<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --TC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X22_Y6_N25
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> = DFFEAS(<A HREF="#TC1L308">TC1L308</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X22_Y6_N58
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> = DFFEAS(<A HREF="#TC1L307">TC1L307</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X22_Y7_N52
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[4]">TC1_W_alu_result[4]</A> = DFFEAS(<A HREF="#TC1L309">TC1L309</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X22_Y7_N23
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[5]">TC1_W_alu_result[5]</A> = DFFEAS(<A HREF="#TC1L310">TC1L310</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X21_Y7_N13
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> = DFFEAS(<A HREF="#TC1L312">TC1L312</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X22_Y7_N25
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[6]">TC1_W_alu_result[6]</A> = DFFEAS(<A HREF="#TC1L311">TC1L311</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X22_Y7_N58
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[11]">TC1_W_alu_result[11]</A> = DFFEAS(<A HREF="#TC1L316">TC1L316</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X21_Y7_N19
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> = DFFEAS(<A HREF="#TC1L317">TC1L317</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X21_Y7_N40
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[8]">TC1_W_alu_result[8]</A> = DFFEAS(<A HREF="#TC1L313">TC1L313</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X22_Y7_N1
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[9]">TC1_W_alu_result[9]</A> = DFFEAS(<A HREF="#TC1L314">TC1L314</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X22_Y7_N7
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[10]">TC1_W_alu_result[10]</A> = DFFEAS(<A HREF="#TC1L315">TC1L315</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X21_Y6_N4
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> = DFFEAS(<A HREF="#TC1L320">TC1L320</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X19_Y6_N4
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> = DFFEAS(<A HREF="#TC1L319">TC1L319</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X21_Y7_N17
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> = DFFEAS(<A HREF="#TC1L318">TC1L318</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X1_Y3_N14
<P> --register power-up is low

<P><A NAME="EB1_td_shift[0]">EB1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L76">EB1L76</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X2_Y4_N2
<P> --register power-up is low

<P><A NAME="PD1_sr[1]">PD1_sr[1]</A> = DFFEAS(<A HREF="#PD1L62">PD1L62</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[0]">YC2_q_b[0]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[0];

<P> --YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[31]">YC2_q_b[31]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[31];

<P> --YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[30]">YC2_q_b[30]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[30];

<P> --YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[29]">YC2_q_b[29]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[29];

<P> --YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[28]">YC2_q_b[28]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[28];

<P> --YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[27]">YC2_q_b[27]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[27];

<P> --YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[26]">YC2_q_b[26]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[26];

<P> --YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[25]">YC2_q_b[25]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[25];

<P> --YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[24]">YC2_q_b[24]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[24];

<P> --YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[23]">YC2_q_b[23]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[23];

<P> --YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[22]">YC2_q_b[22]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[22];

<P> --YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[21]">YC2_q_b[21]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[21];

<P> --YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[20]">YC2_q_b[20]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[20];

<P> --YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[19]">YC2_q_b[19]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[19];

<P> --YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[18]">YC2_q_b[18]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[18];

<P> --YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[17]">YC2_q_b[17]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[17];

<P> --YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[16]">YC2_q_b[16]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[16];

<P> --YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[15]">YC2_q_b[15]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[15];

<P> --YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[14]">YC2_q_b[14]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[14];

<P> --YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[13]">YC2_q_b[13]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[13];

<P> --YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[12]">YC2_q_b[12]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[12];

<P> --YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[11]">YC2_q_b[11]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[11];

<P> --YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[10]">YC2_q_b[10]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[10];

<P> --YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[9]">YC2_q_b[9]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[9];

<P> --YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[8]">YC2_q_b[8]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[8];

<P> --YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[7]">YC2_q_b[7]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[7];

<P> --YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[6]">YC2_q_b[6]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[6];

<P> --YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[5]">YC2_q_b[5]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[5];

<P> --YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[4]">YC2_q_b[4]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[4];

<P> --YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[3]">YC2_q_b[3]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[3];

<P> --YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[2]">YC2_q_b[2]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[2];

<P> --YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>, <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>, <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A>, <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A>, <A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[1]">YC2_q_b[1]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[1];


<P> --TC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X23_Y7_N50
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[3]">TC1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#TC1L439">TC1L439</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X25_Y7_N12
<P><A NAME="TC1L58_adder_eqn">TC1L58_adder_eqn</A> = ( <A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[3]">TC1_E_src2[3]</A>) ) + ( <A HREF="#TC1L63">TC1L63</A> );
<P><A NAME="TC1L58">TC1L58</A> = SUM(<A HREF="#TC1L58_adder_eqn">TC1L58_adder_eqn</A>);

<P> --TC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X25_Y7_N12
<P><A NAME="TC1L59_adder_eqn">TC1L59_adder_eqn</A> = ( <A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[3]">TC1_E_src2[3]</A>) ) + ( <A HREF="#TC1L63">TC1L63</A> );
<P><A NAME="TC1L59">TC1L59</A> = CARRY(<A HREF="#TC1L59_adder_eqn">TC1L59_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X23_Y6_N14
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#TC1L438">TC1L438</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[2]">TC1_E_src1[2]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X25_Y7_N9
<P><A NAME="TC1L62_adder_eqn">TC1L62_adder_eqn</A> = ( <A HREF="#TC1_E_src1[2]">TC1_E_src1[2]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>) ) + ( <A HREF="#TC1L115">TC1L115</A> );
<P><A NAME="TC1L62">TC1L62</A> = SUM(<A HREF="#TC1L62_adder_eqn">TC1L62_adder_eqn</A>);

<P> --TC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X25_Y7_N9
<P><A NAME="TC1L63_adder_eqn">TC1L63_adder_eqn</A> = ( <A HREF="#TC1_E_src1[2]">TC1_E_src1[2]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>) ) + ( <A HREF="#TC1L115">TC1L115</A> );
<P><A NAME="TC1L63">TC1L63</A> = CARRY(<A HREF="#TC1L63_adder_eqn">TC1L63_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X23_Y7_N20
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#TC1L440">TC1L440</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X25_Y7_N15
<P><A NAME="TC1L66_adder_eqn">TC1L66_adder_eqn</A> = ( <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A>) ) + ( <A HREF="#TC1L59">TC1L59</A> );
<P><A NAME="TC1L66">TC1L66</A> = SUM(<A HREF="#TC1L66_adder_eqn">TC1L66_adder_eqn</A>);

<P> --TC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X25_Y7_N15
<P><A NAME="TC1L67_adder_eqn">TC1L67_adder_eqn</A> = ( <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A>) ) + ( <A HREF="#TC1L59">TC1L59</A> );
<P><A NAME="TC1L67">TC1L67</A> = CARRY(<A HREF="#TC1L67_adder_eqn">TC1L67_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X23_Y7_N17
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#TC1L441">TC1L441</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X19_Y7_N40
<P> --register power-up is low

<P><A NAME="TC1_E_src2[5]">TC1_E_src2[5]</A> = DFFEAS(<A HREF="#TC1L516">TC1L516</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X25_Y7_N18
<P><A NAME="TC1L70_adder_eqn">TC1L70_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>) ) + ( <A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> ) + ( <A HREF="#TC1L67">TC1L67</A> );
<P><A NAME="TC1L70">TC1L70</A> = SUM(<A HREF="#TC1L70_adder_eqn">TC1L70_adder_eqn</A>);

<P> --TC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X25_Y7_N18
<P><A NAME="TC1L71_adder_eqn">TC1L71_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>) ) + ( <A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> ) + ( <A HREF="#TC1L67">TC1L67</A> );
<P><A NAME="TC1L71">TC1L71</A> = CARRY(<A HREF="#TC1L71_adder_eqn">TC1L71_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X23_Y7_N52
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#TC1L443">TC1L443</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X19_Y7_N43
<P> --register power-up is low

<P><A NAME="TC1_E_src2[7]">TC1_E_src2[7]</A> = DFFEAS(<A HREF="#TC1L520">TC1L520</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X25_Y7_N24
<P><A NAME="TC1L74_adder_eqn">TC1L74_adder_eqn</A> = ( <A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[7]">TC1_E_src2[7]</A>) ) + ( <A HREF="#TC1L79">TC1L79</A> );
<P><A NAME="TC1L74">TC1L74</A> = SUM(<A HREF="#TC1L74_adder_eqn">TC1L74_adder_eqn</A>);

<P> --TC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X25_Y7_N24
<P><A NAME="TC1L75_adder_eqn">TC1L75_adder_eqn</A> = ( <A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[7]">TC1_E_src2[7]</A>) ) + ( <A HREF="#TC1L79">TC1L79</A> );
<P><A NAME="TC1L75">TC1L75</A> = CARRY(<A HREF="#TC1L75_adder_eqn">TC1L75_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X23_Y7_N13
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#TC1L442">TC1L442</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X19_Y7_N49
<P> --register power-up is low

<P><A NAME="TC1_E_src2[6]">TC1_E_src2[6]</A> = DFFEAS(<A HREF="#TC1L518">TC1L518</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X25_Y7_N21
<P><A NAME="TC1L78_adder_eqn">TC1L78_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A>) ) + ( <A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> ) + ( <A HREF="#TC1L71">TC1L71</A> );
<P><A NAME="TC1L78">TC1L78</A> = SUM(<A HREF="#TC1L78_adder_eqn">TC1L78_adder_eqn</A>);

<P> --TC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X25_Y7_N21
<P><A NAME="TC1L79_adder_eqn">TC1L79_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A>) ) + ( <A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> ) + ( <A HREF="#TC1L71">TC1L71</A> );
<P><A NAME="TC1L79">TC1L79</A> = CARRY(<A HREF="#TC1L79_adder_eqn">TC1L79_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X23_Y7_N47
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#TC1L447">TC1L447</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X19_Y7_N31
<P> --register power-up is low

<P><A NAME="TC1_E_src2[11]">TC1_E_src2[11]</A> = DFFEAS(<A HREF="#TC1L528">TC1L528</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[11]">YC2_q_b[11]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X25_Y7_N36
<P><A NAME="TC1L82_adder_eqn">TC1L82_adder_eqn</A> = ( <A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>) ) + ( <A HREF="#TC1L99">TC1L99</A> );
<P><A NAME="TC1L82">TC1L82</A> = SUM(<A HREF="#TC1L82_adder_eqn">TC1L82_adder_eqn</A>);

<P> --TC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X25_Y7_N36
<P><A NAME="TC1L83_adder_eqn">TC1L83_adder_eqn</A> = ( <A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>) ) + ( <A HREF="#TC1L99">TC1L99</A> );
<P><A NAME="TC1L83">TC1L83</A> = CARRY(<A HREF="#TC1L83_adder_eqn">TC1L83_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X23_Y7_N2
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[12]">TC1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#TC1L448">TC1L448</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X19_Y7_N46
<P> --register power-up is low

<P><A NAME="TC1_E_src2[12]">TC1_E_src2[12]</A> = DFFEAS(<A HREF="#TC1L530">TC1L530</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[12]">YC2_q_b[12]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X25_Y7_N39
<P><A NAME="TC1L86_adder_eqn">TC1L86_adder_eqn</A> = ( <A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A>) ) + ( <A HREF="#TC1L83">TC1L83</A> );
<P><A NAME="TC1L86">TC1L86</A> = SUM(<A HREF="#TC1L86_adder_eqn">TC1L86_adder_eqn</A>);

<P> --TC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X25_Y7_N39
<P><A NAME="TC1L87_adder_eqn">TC1L87_adder_eqn</A> = ( <A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A>) ) + ( <A HREF="#TC1L83">TC1L83</A> );
<P><A NAME="TC1L87">TC1L87</A> = CARRY(<A HREF="#TC1L87_adder_eqn">TC1L87_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X23_Y7_N31
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#TC1L444">TC1L444</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X19_Y7_N4
<P> --register power-up is low

<P><A NAME="TC1_E_src2[8]">TC1_E_src2[8]</A> = DFFEAS(<A HREF="#TC1L522">TC1L522</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X25_Y7_N27
<P><A NAME="TC1L90_adder_eqn">TC1L90_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>) ) + ( <A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> ) + ( <A HREF="#TC1L75">TC1L75</A> );
<P><A NAME="TC1L90">TC1L90</A> = SUM(<A HREF="#TC1L90_adder_eqn">TC1L90_adder_eqn</A>);

<P> --TC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X25_Y7_N27
<P><A NAME="TC1L91_adder_eqn">TC1L91_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>) ) + ( <A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> ) + ( <A HREF="#TC1L75">TC1L75</A> );
<P><A NAME="TC1L91">TC1L91</A> = CARRY(<A HREF="#TC1L91_adder_eqn">TC1L91_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X23_Y7_N38
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[9]">TC1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#TC1L445">TC1L445</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L482Q">TC1L482Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X19_Y7_N1
<P> --register power-up is low

<P><A NAME="TC1_E_src2[9]">TC1_E_src2[9]</A> = DFFEAS(<A HREF="#TC1L524">TC1L524</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[9]">YC2_q_b[9]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X25_Y7_N30
<P><A NAME="TC1L94_adder_eqn">TC1L94_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>) ) + ( <A HREF="#TC1L482Q">TC1L482Q</A> ) + ( <A HREF="#TC1L91">TC1L91</A> );
<P><A NAME="TC1L94">TC1L94</A> = SUM(<A HREF="#TC1L94_adder_eqn">TC1L94_adder_eqn</A>);

<P> --TC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X25_Y7_N30
<P><A NAME="TC1L95_adder_eqn">TC1L95_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>) ) + ( <A HREF="#TC1L482Q">TC1L482Q</A> ) + ( <A HREF="#TC1L91">TC1L91</A> );
<P><A NAME="TC1L95">TC1L95</A> = CARRY(<A HREF="#TC1L95_adder_eqn">TC1L95_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X23_Y7_N41
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[10]">TC1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#TC1L446">TC1L446</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L484Q">TC1L484Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X19_Y7_N52
<P> --register power-up is low

<P><A NAME="TC1_E_src2[10]">TC1_E_src2[10]</A> = DFFEAS(<A HREF="#TC1L526">TC1L526</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[10]">YC2_q_b[10]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X25_Y7_N33
<P><A NAME="TC1L98_adder_eqn">TC1L98_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A>) ) + ( <A HREF="#TC1L484Q">TC1L484Q</A> ) + ( <A HREF="#TC1L95">TC1L95</A> );
<P><A NAME="TC1L98">TC1L98</A> = SUM(<A HREF="#TC1L98_adder_eqn">TC1L98_adder_eqn</A>);

<P> --TC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X25_Y7_N33
<P><A NAME="TC1L99_adder_eqn">TC1L99_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A>) ) + ( <A HREF="#TC1L484Q">TC1L484Q</A> ) + ( <A HREF="#TC1L95">TC1L95</A> );
<P><A NAME="TC1L99">TC1L99</A> = CARRY(<A HREF="#TC1L99_adder_eqn">TC1L99_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X23_Y8_N53
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[15]">TC1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#TC1L451">TC1L451</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L490Q">TC1L490Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X19_Y7_N19
<P> --register power-up is low

<P><A NAME="TC1_E_src2[15]">TC1_E_src2[15]</A> = DFFEAS(<A HREF="#TC1L537">TC1L537</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X25_Y7_N48
<P><A NAME="TC1L102_adder_eqn">TC1L102_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>) ) + ( <A HREF="#TC1_E_src1[15]">TC1_E_src1[15]</A> ) + ( <A HREF="#TC1L107">TC1L107</A> );
<P><A NAME="TC1L102">TC1L102</A> = SUM(<A HREF="#TC1L102_adder_eqn">TC1L102_adder_eqn</A>);

<P> --TC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X25_Y7_N48
<P><A NAME="TC1L103_adder_eqn">TC1L103_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>) ) + ( <A HREF="#TC1_E_src1[15]">TC1_E_src1[15]</A> ) + ( <A HREF="#TC1L107">TC1L107</A> );
<P><A NAME="TC1L103">TC1L103</A> = CARRY(<A HREF="#TC1L103_adder_eqn">TC1L103_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X23_Y8_N23
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[14]">TC1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#TC1L450">TC1L450</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X19_Y7_N34
<P> --register power-up is low

<P><A NAME="TC1_E_src2[14]">TC1_E_src2[14]</A> = DFFEAS(<A HREF="#TC1L534">TC1L534</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[14]">YC2_q_b[14]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X25_Y7_N45
<P><A NAME="TC1L106_adder_eqn">TC1L106_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A>) ) + ( <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> ) + ( <A HREF="#TC1L111">TC1L111</A> );
<P><A NAME="TC1L106">TC1L106</A> = SUM(<A HREF="#TC1L106_adder_eqn">TC1L106_adder_eqn</A>);

<P> --TC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X25_Y7_N45
<P><A NAME="TC1L107_adder_eqn">TC1L107_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A>) ) + ( <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> ) + ( <A HREF="#TC1L111">TC1L111</A> );
<P><A NAME="TC1L107">TC1L107</A> = CARRY(<A HREF="#TC1L107_adder_eqn">TC1L107_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X23_Y8_N13
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[13]">TC1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#TC1L449">TC1L449</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[13]">TC1_E_src1[13]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X19_Y7_N22
<P> --register power-up is low

<P><A NAME="TC1_E_src2[13]">TC1_E_src2[13]</A> = DFFEAS(<A HREF="#TC1L532">TC1L532</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>,  , <A HREF="#TC1L536">TC1L536</A>, !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X25_Y7_N42
<P><A NAME="TC1L110_adder_eqn">TC1L110_adder_eqn</A> = ( <A HREF="#TC1_E_src1[13]">TC1_E_src1[13]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[13]">TC1_E_src2[13]</A>) ) + ( <A HREF="#TC1L87">TC1L87</A> );
<P><A NAME="TC1L110">TC1L110</A> = SUM(<A HREF="#TC1L110_adder_eqn">TC1L110_adder_eqn</A>);

<P> --TC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X25_Y7_N42
<P><A NAME="TC1L111_adder_eqn">TC1L111_adder_eqn</A> = ( <A HREF="#TC1_E_src1[13]">TC1_E_src1[13]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[13]">TC1_E_src2[13]</A>) ) + ( <A HREF="#TC1L87">TC1L87</A> );
<P><A NAME="TC1L111">TC1L111</A> = CARRY(<A HREF="#TC1L111_adder_eqn">TC1L111_adder_eqn</A>);


<P> --TC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X18_Y6_N29
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_st">TC1_R_ctrl_st</A> = DFFEAS(<A HREF="#TC1L246">TC1L246</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>,  );


<P> --EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X1_Y3_N20
<P> --register power-up is low

<P><A NAME="EB1_count[1]">EB1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[0]">EB1_count[0]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y3_N2
<P> --register power-up is low

<P><A NAME="EB1_td_shift[9]">EB1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L77">EB1L77</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X2_Y4_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[2]">PD1_sr[2]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>, <A HREF="#PD1L63">PD1L63</A>,  , <A HREF="#PD1L16">PD1L16</A>, VCC);


<P> --BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N52
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[0]">BD1_break_readreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[0]">ND1_jdo[0]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X7_Y5_N52
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[0]">LD1_MonDReg[0]</A> = DFFEAS(<A HREF="#LD1L55">LD1L55</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --TC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X15_Y6_N13
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[0]">TC1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#HC1_src_data[0]">HC1_src_data[0]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[0]">TC1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X22_Y6_N52
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[0]">TC1_W_alu_result[0]</A> = DFFEAS(<A HREF="#TC1L305">TC1L305</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X17_Y5_N25
<P> --register power-up is low

<P><A NAME="TC1_D_iw[22]">TC1_D_iw[22]</A> = DFFEAS(<A HREF="#TC1L638">TC1L638</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X17_Y5_N22
<P> --register power-up is low

<P><A NAME="TC1_D_iw[23]">TC1_D_iw[23]</A> = DFFEAS(<A HREF="#TC1L639">TC1L639</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X17_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_D_iw[24]">TC1_D_iw[24]</A> = DFFEAS(<A HREF="#TC1L640">TC1L640</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X17_Y6_N4
<P> --register power-up is low

<P><A NAME="TC1_D_iw[25]">TC1_D_iw[25]</A> = DFFEAS(<A HREF="#TC1L641">TC1L641</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X17_Y6_N55
<P> --register power-up is low

<P><A NAME="TC1_D_iw[26]">TC1_D_iw[26]</A> = DFFEAS(<A HREF="#TC1L642">TC1L642</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X17_Y6_N52
<P> --register power-up is low

<P><A NAME="TC1_D_iw[12]">TC1_D_iw[12]</A> = DFFEAS(<A HREF="#TC1L628">TC1L628</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X17_Y6_N31
<P> --register power-up is low

<P><A NAME="TC1_D_iw[14]">TC1_D_iw[14]</A> = DFFEAS(<A HREF="#TC1L630">TC1L630</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X17_Y6_N28
<P> --register power-up is low

<P><A NAME="TC1_D_iw[0]">TC1_D_iw[0]</A> = DFFEAS(<A HREF="#TC1L616">TC1L616</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X17_Y6_N35
<P> --register power-up is low

<P><A NAME="TC1_D_iw[2]">TC1_D_iw[2]</A> = DFFEAS(<A HREF="#TC1L618">TC1L618</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X19_Y9_N3
<P><A NAME="TC1L2_adder_eqn">TC1L2_adder_eqn</A> = ( <A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#TC1L7">TC1L7</A> );
<P><A NAME="TC1L2">TC1L2</A> = SUM(<A HREF="#TC1L2_adder_eqn">TC1L2_adder_eqn</A>);

<P> --TC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X19_Y9_N3
<P><A NAME="TC1L3_adder_eqn">TC1L3_adder_eqn</A> = ( <A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#TC1L7">TC1L7</A> );
<P><A NAME="TC1L3">TC1L3</A> = CARRY(<A HREF="#TC1L3_adder_eqn">TC1L3_adder_eqn</A>);


<P> --TC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X17_Y8_N40
<P> --register power-up is low

<P><A NAME="TC1_D_iw[7]">TC1_D_iw[7]</A> = DFFEAS(<A HREF="#TC1L623">TC1L623</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X17_Y6_N49
<P> --register power-up is low

<P><A NAME="TC1_D_iw[9]">TC1_D_iw[9]</A> = DFFEAS(<A HREF="#TC1L625">TC1L625</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X23_Y6_N35
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#TC1L437">TC1L437</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X17_Y6_N25
<P> --register power-up is low

<P><A NAME="TC1_D_iw[8]">TC1_D_iw[8]</A> = DFFEAS(<A HREF="#TC1L624">TC1L624</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X19_Y9_N0
<P><A NAME="TC1L6_adder_eqn">TC1L6_adder_eqn</A> = ( <A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TC1L6">TC1L6</A> = SUM(<A HREF="#TC1L6_adder_eqn">TC1L6_adder_eqn</A>);

<P> --TC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X19_Y9_N0
<P><A NAME="TC1L7_adder_eqn">TC1L7_adder_eqn</A> = ( <A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TC1L7">TC1L7</A> = CARRY(<A HREF="#TC1L7_adder_eqn">TC1L7_adder_eqn</A>);


<P> --TC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X17_Y6_N43
<P> --register power-up is low

<P><A NAME="TC1_D_iw[6]">TC1_D_iw[6]</A> = DFFEAS(<A HREF="#TC1L622">TC1L622</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X25_Y7_N6
<P><A NAME="TC1L114_adder_eqn">TC1L114_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A>) ) + ( <A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A> ) + ( <A HREF="#TC1L123">TC1L123</A> );
<P><A NAME="TC1L114">TC1L114</A> = SUM(<A HREF="#TC1L114_adder_eqn">TC1L114_adder_eqn</A>);

<P> --TC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X25_Y7_N6
<P><A NAME="TC1L115_adder_eqn">TC1L115_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A>) ) + ( <A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A> ) + ( <A HREF="#TC1L123">TC1L123</A> );
<P><A NAME="TC1L115">TC1L115</A> = CARRY(<A HREF="#TC1L115_adder_eqn">TC1L115_adder_eqn</A>);


<P> --TC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X19_Y9_N6
<P><A NAME="TC1L10_adder_eqn">TC1L10_adder_eqn</A> = ( <A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#TC1L3">TC1L3</A> );
<P><A NAME="TC1L10">TC1L10</A> = SUM(<A HREF="#TC1L10_adder_eqn">TC1L10_adder_eqn</A>);

<P> --TC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X19_Y9_N6
<P><A NAME="TC1L11_adder_eqn">TC1L11_adder_eqn</A> = ( <A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#TC1L3">TC1L3</A> );
<P><A NAME="TC1L11">TC1L11</A> = CARRY(<A HREF="#TC1L11_adder_eqn">TC1L11_adder_eqn</A>);


<P> --TC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X17_Y6_N13
<P> --register power-up is low

<P><A NAME="TC1_D_iw[10]">TC1_D_iw[10]</A> = DFFEAS(<A HREF="#TC1L626">TC1L626</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X19_Y9_N9
<P><A NAME="TC1L14_adder_eqn">TC1L14_adder_eqn</A> = ( <A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#TC1L11">TC1L11</A> );
<P><A NAME="TC1L14">TC1L14</A> = SUM(<A HREF="#TC1L14_adder_eqn">TC1L14_adder_eqn</A>);

<P> --TC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X19_Y9_N9
<P><A NAME="TC1L15_adder_eqn">TC1L15_adder_eqn</A> = ( <A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#TC1L11">TC1L11</A> );
<P><A NAME="TC1L15">TC1L15</A> = CARRY(<A HREF="#TC1L15_adder_eqn">TC1L15_adder_eqn</A>);


<P> --TC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X19_Y9_N15
<P><A NAME="TC1L18_adder_eqn">TC1L18_adder_eqn</A> = ( <A HREF="#TC1_F_pc[5]">TC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#TC1L23">TC1L23</A> );
<P><A NAME="TC1L18">TC1L18</A> = SUM(<A HREF="#TC1L18_adder_eqn">TC1L18_adder_eqn</A>);

<P> --TC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X19_Y9_N15
<P><A NAME="TC1L19_adder_eqn">TC1L19_adder_eqn</A> = ( <A HREF="#TC1_F_pc[5]">TC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#TC1L23">TC1L23</A> );
<P><A NAME="TC1L19">TC1L19</A> = CARRY(<A HREF="#TC1L19_adder_eqn">TC1L19_adder_eqn</A>);


<P> --TC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X19_Y9_N12
<P><A NAME="TC1L22_adder_eqn">TC1L22_adder_eqn</A> = ( <A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#TC1L15">TC1L15</A> );
<P><A NAME="TC1L22">TC1L22</A> = SUM(<A HREF="#TC1L22_adder_eqn">TC1L22_adder_eqn</A>);

<P> --TC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X19_Y9_N12
<P><A NAME="TC1L23_adder_eqn">TC1L23_adder_eqn</A> = ( <A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#TC1L15">TC1L15</A> );
<P><A NAME="TC1L23">TC1L23</A> = CARRY(<A HREF="#TC1L23_adder_eqn">TC1L23_adder_eqn</A>);


<P> --TC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X19_Y9_N27
<P><A NAME="TC1L26_adder_eqn">TC1L26_adder_eqn</A> = ( <A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#TC1L43">TC1L43</A> );
<P><A NAME="TC1L26">TC1L26</A> = SUM(<A HREF="#TC1L26_adder_eqn">TC1L26_adder_eqn</A>);

<P> --TC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X19_Y9_N27
<P><A NAME="TC1L27_adder_eqn">TC1L27_adder_eqn</A> = ( <A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#TC1L43">TC1L43</A> );
<P><A NAME="TC1L27">TC1L27</A> = CARRY(<A HREF="#TC1L27_adder_eqn">TC1L27_adder_eqn</A>);


<P> --TC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X16_Y5_N25
<P> --register power-up is low

<P><A NAME="TC1_D_iw[17]">TC1_D_iw[17]</A> = DFFEAS(<A HREF="#TC1L633">TC1L633</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X19_Y9_N30
<P><A NAME="TC1L30_adder_eqn">TC1L30_adder_eqn</A> = ( <A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#TC1L27">TC1L27</A> );
<P><A NAME="TC1L30">TC1L30</A> = SUM(<A HREF="#TC1L30_adder_eqn">TC1L30_adder_eqn</A>);

<P> --TC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X19_Y9_N30
<P><A NAME="TC1L31_adder_eqn">TC1L31_adder_eqn</A> = ( <A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#TC1L27">TC1L27</A> );
<P><A NAME="TC1L31">TC1L31</A> = CARRY(<A HREF="#TC1L31_adder_eqn">TC1L31_adder_eqn</A>);


<P> --TC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X19_Y9_N18
<P><A NAME="TC1L34_adder_eqn">TC1L34_adder_eqn</A> = ( <A HREF="#TC1_F_pc[6]">TC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#TC1L19">TC1L19</A> );
<P><A NAME="TC1L34">TC1L34</A> = SUM(<A HREF="#TC1L34_adder_eqn">TC1L34_adder_eqn</A>);

<P> --TC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X19_Y9_N18
<P><A NAME="TC1L35_adder_eqn">TC1L35_adder_eqn</A> = ( <A HREF="#TC1_F_pc[6]">TC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#TC1L19">TC1L19</A> );
<P><A NAME="TC1L35">TC1L35</A> = CARRY(<A HREF="#TC1L35_adder_eqn">TC1L35_adder_eqn</A>);


<P> --TC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X19_Y9_N21
<P><A NAME="TC1L38_adder_eqn">TC1L38_adder_eqn</A> = ( <A HREF="#TC1_F_pc[7]">TC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#TC1L35">TC1L35</A> );
<P><A NAME="TC1L38">TC1L38</A> = SUM(<A HREF="#TC1L38_adder_eqn">TC1L38_adder_eqn</A>);

<P> --TC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X19_Y9_N21
<P><A NAME="TC1L39_adder_eqn">TC1L39_adder_eqn</A> = ( <A HREF="#TC1_F_pc[7]">TC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#TC1L35">TC1L35</A> );
<P><A NAME="TC1L39">TC1L39</A> = CARRY(<A HREF="#TC1L39_adder_eqn">TC1L39_adder_eqn</A>);


<P> --TC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X19_Y9_N24
<P><A NAME="TC1L42_adder_eqn">TC1L42_adder_eqn</A> = ( <A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#TC1L39">TC1L39</A> );
<P><A NAME="TC1L42">TC1L42</A> = SUM(<A HREF="#TC1L42_adder_eqn">TC1L42_adder_eqn</A>);

<P> --TC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X19_Y9_N24
<P><A NAME="TC1L43_adder_eqn">TC1L43_adder_eqn</A> = ( <A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#TC1L39">TC1L39</A> );
<P><A NAME="TC1L43">TC1L43</A> = CARRY(<A HREF="#TC1L43_adder_eqn">TC1L43_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X23_Y8_N19
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[16]">TC1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#TC1L452">TC1L452</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X19_Y9_N39
<P><A NAME="TC1L46_adder_eqn">TC1L46_adder_eqn</A> = ( <A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#TC1L51">TC1L51</A> );
<P><A NAME="TC1L46">TC1L46</A> = SUM(<A HREF="#TC1L46_adder_eqn">TC1L46_adder_eqn</A>);


<P> --TC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X19_Y9_N36
<P><A NAME="TC1L50_adder_eqn">TC1L50_adder_eqn</A> = ( !<A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#TC1L55">TC1L55</A> );
<P><A NAME="TC1L50">TC1L50</A> = SUM(<A HREF="#TC1L50_adder_eqn">TC1L50_adder_eqn</A>);

<P> --TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X19_Y9_N36
<P><A NAME="TC1L51_adder_eqn">TC1L51_adder_eqn</A> = ( !<A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#TC1L55">TC1L55</A> );
<P><A NAME="TC1L51">TC1L51</A> = CARRY(<A HREF="#TC1L51_adder_eqn">TC1L51_adder_eqn</A>);


<P> --TC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X19_Y9_N33
<P><A NAME="TC1L54_adder_eqn">TC1L54_adder_eqn</A> = ( <A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#TC1L31">TC1L31</A> );
<P><A NAME="TC1L54">TC1L54</A> = SUM(<A HREF="#TC1L54_adder_eqn">TC1L54_adder_eqn</A>);

<P> --TC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X19_Y9_N33
<P><A NAME="TC1L55_adder_eqn">TC1L55_adder_eqn</A> = ( <A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#TC1L31">TC1L31</A> );
<P><A NAME="TC1L55">TC1L55</A> = CARRY(<A HREF="#TC1L55_adder_eqn">TC1L55_adder_eqn</A>);


<P> --TC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X21_Y9_N37
<P> --register power-up is low

<P><A NAME="TC1_F_pc[9]">TC1_F_pc[9]</A> = DFFEAS(<A HREF="#TC1L671">TC1L671</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X21_Y9_N20
<P> --register power-up is low

<P><A NAME="TC1_F_pc[10]">TC1_F_pc[10]</A> = DFFEAS(<A HREF="#TC1L672">TC1L672</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X21_Y9_N28
<P> --register power-up is low

<P><A NAME="TC1_F_pc[13]">TC1_F_pc[13]</A> = DFFEAS(<A HREF="#TC1L675">TC1L675</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X21_Y9_N22
<P> --register power-up is low

<P><A NAME="TC1_F_pc[11]">TC1_F_pc[11]</A> = DFFEAS(<A HREF="#TC1L673">TC1L673</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X13_Y7_N37
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[1]">TC1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#HC1_src_data[1]">HC1_src_data[1]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[1]">TC1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X22_Y6_N31
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> = DFFEAS(<A HREF="#TC1L306">TC1L306</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X15_Y6_N44
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[2]">TC1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#HC1_src_data[2]">HC1_src_data[2]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[2]">TC1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X15_Y6_N37
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[3]">TC1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#HC1_src_data[3]">HC1_src_data[3]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[3]">TC1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X15_Y6_N19
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[4]">TC1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#HC1_src_data[4]">HC1_src_data[4]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[4]">TC1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X15_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[5]">TC1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#HC1_src_data[5]">HC1_src_data[5]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[5]">TC1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X15_Y6_N7
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[6]">TC1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#HC1_src_data[6]">HC1_src_data[6]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[6]">TC1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --TC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X15_Y6_N49
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte0_data[7]">TC1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#HC1_src_data[7]">HC1_src_data[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L874">TC1L874</A>, <A HREF="#TC1_av_ld_byte1_data[7]">TC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#TC1L982">TC1L982</A>);


<P> --EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X1_Y3_N37
<P> --register power-up is low

<P><A NAME="EB1_count[0]">EB1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L18">EB1L18</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X1_Y3_N44
<P> --register power-up is low

<P><A NAME="EB1_td_shift[10]">EB1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X1_Y3_N4
<P> --register power-up is low

<P><A NAME="EB1_count[8]">EB1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[7]">EB1_count[7]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y6_N14
<P> --register power-up is low

<P><A NAME="PD1_sr[3]">PD1_sr[3]</A> = DFFEAS(<A HREF="#PD1L64">PD1L64</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X2_Y6_N49
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[1]">BD1_break_readreg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[1]">ND1_jdo[1]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X3_Y5_N13
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[1]">LD1_MonDReg[1]</A> = DFFEAS(<A HREF="#LD1L57">LD1L57</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[0]">XD1_q_a[0]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[0];

<P> --XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[23]">XD1_q_a[23]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[17];

<P> --XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[22]">XD1_q_a[22]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[16];

<P> --XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[21]">XD1_q_a[21]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[15];

<P> --XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[20]">XD1_q_a[20]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[14];

<P> --XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[19]">XD1_q_a[19]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[13];

<P> --XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[18]">XD1_q_a[18]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[12];

<P> --XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[17]">XD1_q_a[17]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[11];

<P> --XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[16]">XD1_q_a[16]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[10];

<P> --XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[7]">XD1_q_a[7]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[7];

<P> --XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[6]">XD1_q_a[6]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[6];

<P> --XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[5]">XD1_q_a[5]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[5];

<P> --XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[4]">XD1_q_a[4]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[4];

<P> --XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[3]">XD1_q_a[3]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[3];

<P> --XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[2]">XD1_q_a[2]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[2];

<P> --XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[1]">XD1_q_a[1]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[1];


<P> --TC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X23_Y7_N8
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_cnt[4]">TC1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#TC1L193">TC1L193</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X23_Y7_N29
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_cnt[3]">TC1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#TC1L194">TC1L194</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src2[3]">TC1_E_src2[3]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X23_Y7_N56
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_cnt[2]">TC1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#TC1L195">TC1L195</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X23_Y7_N58
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#TC1L196">TC1L196</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X18_Y8_N37
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#TC1L387">TC1L387</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L386">TC1L386</A>,  ,  , !<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X11_Y4_N41
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[0]">ZB1_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#ZB1L3">ZB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[0]">PB2_q_b[0]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X5_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L25">WB2L25</A>, <A HREF="#WB2L37">WB2L37</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A>, , <A HREF="#YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[0]">YD1_q_a[0]</A> = <A HREF="#YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X5_Y9_N0
<P><A NAME="YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L25">WB2L25</A>, <A HREF="#WB2L37">WB2L37</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A>, , <A HREF="#YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[1]">YD1_q_a[1]</A> = <A HREF="#YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A>[1];


<P> --TC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X25_Y6_N39
<P><A NAME="TC1L118_adder_eqn">TC1L118_adder_eqn</A> = ( <A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#TC1L127">TC1L127</A> );
<P><A NAME="TC1L118">TC1L118</A> = SUM(<A HREF="#TC1L118_adder_eqn">TC1L118_adder_eqn</A>);


<P> --TC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X27_Y7_N16
<P> --register power-up is low

<P><A NAME="TC1_E_src2[16]">TC1_E_src2[16]</A> = DFFEAS(<A HREF="#TC1L737">TC1L737</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X27_Y8_N13
<P> --register power-up is low

<P><A NAME="TC1_E_src1[16]">TC1_E_src1[16]</A> = DFFEAS(<A HREF="#TC1L492">TC1L492</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L472">TC1L472</A>,  );


<P> --TC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X27_Y8_N31
<P> --register power-up is low

<P><A NAME="TC1_E_src1[1]">TC1_E_src1[1]</A> = DFFEAS(<A HREF="#TC1L473">TC1L473</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L472">TC1L472</A>,  );


<P> --TC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X27_Y7_N31
<P> --register power-up is low

<P><A NAME="TC1_E_src2[22]">TC1_E_src2[22]</A> = DFFEAS(<A HREF="#TC1L743">TC1L743</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X25_Y6_N44
<P> --register power-up is low

<P><A NAME="TC1_E_src1[22]">TC1_E_src1[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[22]">YC1_q_b[22]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X27_Y7_N40
<P> --register power-up is low

<P><A NAME="TC1_E_src2[21]">TC1_E_src2[21]</A> = DFFEAS(<A HREF="#TC1L742">TC1L742</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X25_Y6_N47
<P> --register power-up is low

<P><A NAME="TC1_E_src1[21]">TC1_E_src1[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[21]">YC1_q_b[21]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X27_Y7_N20
<P> --register power-up is low

<P><A NAME="TC1_E_src2[20]">TC1_E_src2[20]</A> = DFFEAS(<A HREF="#TC1L741">TC1L741</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X25_Y6_N50
<P> --register power-up is low

<P><A NAME="TC1_E_src1[20]">TC1_E_src1[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[20]">YC1_q_b[20]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X27_Y7_N22
<P> --register power-up is low

<P><A NAME="TC1_E_src2[19]">TC1_E_src2[19]</A> = DFFEAS(<A HREF="#TC1L740">TC1L740</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X25_Y6_N53
<P> --register power-up is low

<P><A NAME="TC1_E_src1[19]">TC1_E_src1[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[19]">YC1_q_b[19]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X27_Y7_N1
<P> --register power-up is low

<P><A NAME="TC1_E_src2[18]">TC1_E_src2[18]</A> = DFFEAS(<A HREF="#TC1L739">TC1L739</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X27_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_E_src1[18]">TC1_E_src1[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[18]">YC1_q_b[18]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X27_Y7_N4
<P> --register power-up is low

<P><A NAME="TC1_E_src2[17]">TC1_E_src2[17]</A> = DFFEAS(<A HREF="#TC1L738">TC1L738</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y6_N59
<P> --register power-up is low

<P><A NAME="TC1_E_src1[17]">TC1_E_src1[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[17]">YC1_q_b[17]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X27_Y7_N56
<P> --register power-up is low

<P><A NAME="TC1_E_src2[24]">TC1_E_src2[24]</A> = DFFEAS(<A HREF="#TC1L745">TC1L745</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X27_Y6_N52
<P> --register power-up is low

<P><A NAME="TC1_E_src1[24]">TC1_E_src1[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[24]">YC1_q_b[24]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X27_Y7_N58
<P> --register power-up is low

<P><A NAME="TC1_E_src2[23]">TC1_E_src2[23]</A> = DFFEAS(<A HREF="#TC1L744">TC1L744</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X27_Y6_N46
<P> --register power-up is low

<P><A NAME="TC1_E_src1[23]">TC1_E_src1[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[23]">YC1_q_b[23]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X27_Y7_N49
<P> --register power-up is low

<P><A NAME="TC1_E_src2[26]">TC1_E_src2[26]</A> = DFFEAS(<A HREF="#TC1L747">TC1L747</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X27_Y6_N16
<P> --register power-up is low

<P><A NAME="TC1_E_src1[26]">TC1_E_src1[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[26]">YC1_q_b[26]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X27_Y7_N52
<P> --register power-up is low

<P><A NAME="TC1_E_src2[25]">TC1_E_src2[25]</A> = DFFEAS(<A HREF="#TC1L746">TC1L746</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X27_Y6_N8
<P> --register power-up is low

<P><A NAME="TC1_E_src1[25]">TC1_E_src1[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[25]">YC1_q_b[25]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X27_Y7_N7
<P> --register power-up is low

<P><A NAME="TC1_E_src2[28]">TC1_E_src2[28]</A> = DFFEAS(<A HREF="#TC1L749">TC1L749</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X27_Y6_N29
<P> --register power-up is low

<P><A NAME="TC1_E_src1[28]">TC1_E_src1[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[28]">YC1_q_b[28]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X27_Y7_N11
<P> --register power-up is low

<P><A NAME="TC1_E_src2[27]">TC1_E_src2[27]</A> = DFFEAS(<A HREF="#TC1L748">TC1L748</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X27_Y6_N26
<P> --register power-up is low

<P><A NAME="TC1_E_src1[27]">TC1_E_src1[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[27]">YC1_q_b[27]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X24_Y7_N5
<P> --register power-up is low

<P><A NAME="TC1_E_src1[0]">TC1_E_src1[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[0]">YC1_q_b[0]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X25_Y6_N56
<P> --register power-up is low

<P><A NAME="TC1_E_src1[31]">TC1_E_src1[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[31]">YC1_q_b[31]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X27_Y7_N25
<P> --register power-up is low

<P><A NAME="TC1_E_src2[30]">TC1_E_src2[30]</A> = DFFEAS(<A HREF="#TC1L751">TC1L751</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X25_Y6_N59
<P> --register power-up is low

<P><A NAME="TC1_E_src1[30]">TC1_E_src1[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[30]">YC1_q_b[30]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X27_Y7_N43
<P> --register power-up is low

<P><A NAME="TC1_E_src2[29]">TC1_E_src2[29]</A> = DFFEAS(<A HREF="#TC1L750">TC1L750</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L753">TC1L753</A>,  );


<P> --TC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X27_Y6_N11
<P> --register power-up is low

<P><A NAME="TC1_E_src1[29]">TC1_E_src1[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[29]">YC1_q_b[29]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X22_Y8_N49
<P> --register power-up is low

<P><A NAME="TC1_W_estatus_reg">TC1_W_estatus_reg</A> = DFFEAS(<A HREF="#TC1L812">TC1L812</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>, <A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>);


<P> --TC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X23_Y6_N53
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#TC1L436">TC1L436</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L470Q">TC1L470Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X25_Y7_N3
<P><A NAME="TC1L122_adder_eqn">TC1L122_adder_eqn</A> = ( <A HREF="#TC1L470Q">TC1L470Q</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[0]">TC1_E_src2[0]</A>) ) + ( <A HREF="#TC1L131">TC1L131</A> );
<P><A NAME="TC1L122">TC1L122</A> = SUM(<A HREF="#TC1L122_adder_eqn">TC1L122_adder_eqn</A>);

<P> --TC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X25_Y7_N3
<P><A NAME="TC1L123_adder_eqn">TC1L123_adder_eqn</A> = ( <A HREF="#TC1L470Q">TC1L470Q</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[0]">TC1_E_src2[0]</A>) ) + ( <A HREF="#TC1L131">TC1L131</A> );
<P><A NAME="TC1L123">TC1L123</A> = CARRY(<A HREF="#TC1L123_adder_eqn">TC1L123_adder_eqn</A>);


<P> --YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X5_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L26">WB2L26</A>, <A HREF="#WB2L27">WB2L27</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A>, , <A HREF="#YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[22]">YD1_q_a[22]</A> = <A HREF="#YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X5_Y13_N0
<P><A NAME="YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L26">WB2L26</A>, <A HREF="#WB2L27">WB2L27</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A>, , <A HREF="#YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[23]">YD1_q_a[23]</A> = <A HREF="#YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X14_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L28">WB2L28</A>, <A HREF="#WB2L29">WB2L29</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A>, , <A HREF="#YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[24]">YD1_q_a[24]</A> = <A HREF="#YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X14_Y14_N0
<P><A NAME="YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L28">WB2L28</A>, <A HREF="#WB2L29">WB2L29</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A>, , <A HREF="#YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[25]">YD1_q_a[25]</A> = <A HREF="#YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X14_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L30">WB2L30</A>, <A HREF="#WB2L52">WB2L52</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A>, , <A HREF="#YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[26]">YD1_q_a[26]</A> = <A HREF="#YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X14_Y12_N0
<P><A NAME="YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L30">WB2L30</A>, <A HREF="#WB2L52">WB2L52</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A>, , <A HREF="#YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[27]">YD1_q_a[27]</A> = <A HREF="#YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X14_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L31">WB2L31</A>, <A HREF="#WB2L32">WB2L32</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A>, , <A HREF="#YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[11]">YD1_q_a[11]</A> = <A HREF="#YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X14_Y9_N0
<P><A NAME="YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L31">WB2L31</A>, <A HREF="#WB2L32">WB2L32</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A>, , <A HREF="#YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[12]">YD1_q_a[12]</A> = <A HREF="#YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X26_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L33">WB2L33</A>, <A HREF="#WB2L34">WB2L34</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A>, , <A HREF="#YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[13]">YD1_q_a[13]</A> = <A HREF="#YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X26_Y13_N0
<P><A NAME="YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L33">WB2L33</A>, <A HREF="#WB2L34">WB2L34</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A>, , <A HREF="#YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[14]">YD1_q_a[14]</A> = <A HREF="#YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X14_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L36">WB2L36</A>, <A HREF="#WB2L47">WB2L47</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A>, , <A HREF="#YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[16]">YD1_q_a[16]</A> = <A HREF="#YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X14_Y13_N0
<P><A NAME="YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L36">WB2L36</A>, <A HREF="#WB2L47">WB2L47</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A>, , <A HREF="#YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[17]">YD1_q_a[17]</A> = <A HREF="#YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X5_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L38">WB2L38</A>, <A HREF="#WB2L39">WB2L39</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A>, , <A HREF="#YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[2]">YD1_q_a[2]</A> = <A HREF="#YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X5_Y10_N0
<P><A NAME="YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L38">WB2L38</A>, <A HREF="#WB2L39">WB2L39</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A>, , <A HREF="#YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[3]">YD1_q_a[3]</A> = <A HREF="#YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X5_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L40">WB2L40</A>, <A HREF="#WB2L41">WB2L41</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A>, , <A HREF="#YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[4]">YD1_q_a[4]</A> = <A HREF="#YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X5_Y11_N0
<P><A NAME="YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L40">WB2L40</A>, <A HREF="#WB2L41">WB2L41</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A>, , <A HREF="#YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[5]">YD1_q_a[5]</A> = <A HREF="#YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A>[1];


<P> --TC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X21_Y9_N55
<P> --register power-up is low

<P><A NAME="TC1_F_pc[1]">TC1_F_pc[1]</A> = DFFEAS(<A HREF="#TC1L664">TC1L664</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X17_Y6_N16
<P> --register power-up is low

<P><A NAME="TC1_D_iw[27]">TC1_D_iw[27]</A> = DFFEAS(<A HREF="#TC1L643">TC1L643</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X17_Y6_N7
<P> --register power-up is low

<P><A NAME="TC1_D_iw[28]">TC1_D_iw[28]</A> = DFFEAS(<A HREF="#TC1L644">TC1L644</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X17_Y8_N46
<P> --register power-up is low

<P><A NAME="TC1_D_iw[29]">TC1_D_iw[29]</A> = DFFEAS(<A HREF="#TC1L645">TC1L645</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X17_Y6_N46
<P> --register power-up is low

<P><A NAME="TC1_D_iw[30]">TC1_D_iw[30]</A> = DFFEAS(<A HREF="#TC1L646">TC1L646</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --TC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X17_Y8_N43
<P> --register power-up is low

<P><A NAME="TC1_D_iw[31]">TC1_D_iw[31]</A> = DFFEAS(<A HREF="#TC1L647">TC1L647</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , <A HREF="#TC1L1049">TC1L1049</A>,  );


<P> --YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X26_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L43">WB2L43</A>, <A HREF="#WB2L35">WB2L35</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A>, , <A HREF="#YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[9]">YD1_q_a[9]</A> = <A HREF="#YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X26_Y10_N0
<P><A NAME="YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L43">WB2L43</A>, <A HREF="#WB2L35">WB2L35</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A>, , <A HREF="#YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[15]">YD1_q_a[15]</A> = <A HREF="#YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X26_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L44">WB2L44</A>, <A HREF="#WB2L46">WB2L46</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A>, , <A HREF="#YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[8]">YD1_q_a[8]</A> = <A HREF="#YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X26_Y12_N0
<P><A NAME="YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L44">WB2L44</A>, <A HREF="#WB2L46">WB2L46</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[33]">WB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A>, , <A HREF="#YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[10]">YD1_q_a[10]</A> = <A HREF="#YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A>[1];


<P> --TC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X21_Y9_N58
<P> --register power-up is low

<P><A NAME="TC1_F_pc[0]">TC1_F_pc[0]</A> = DFFEAS(<A HREF="#TC1L663">TC1L663</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X14_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L45">WB2L45</A>, <A HREF="#WB2L42">WB2L42</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A>, , <A HREF="#YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[6]">YD1_q_a[6]</A> = <A HREF="#YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X14_Y11_N0
<P><A NAME="YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L45">WB2L45</A>, <A HREF="#WB2L42">WB2L42</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[32]">WB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A>, , <A HREF="#YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[7]">YD1_q_a[7]</A> = <A HREF="#YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A>[1];


<P> --TC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X21_Y9_N13
<P> --register power-up is low

<P><A NAME="TC1_F_pc[2]">TC1_F_pc[2]</A> = DFFEAS(<A HREF="#TC1L665">TC1L665</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X22_Y9_N49
<P> --register power-up is low

<P><A NAME="TC1_F_pc[3]">TC1_F_pc[3]</A> = DFFEAS(<A HREF="#TC1L676">TC1L676</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>, VCC,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>);


<P> --TC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X21_Y9_N10
<P> --register power-up is low

<P><A NAME="TC1_F_pc[5]">TC1_F_pc[5]</A> = DFFEAS(<A HREF="#TC1L667">TC1L667</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X21_Y9_N16
<P> --register power-up is low

<P><A NAME="TC1_F_pc[4]">TC1_F_pc[4]</A> = DFFEAS(<A HREF="#TC1L666">TC1L666</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X26_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[18]_PORT_A_data_in">YD1_q_a[18]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L48">WB2L48</A>, <A HREF="#WB2L49">WB2L49</A>);
<P><A NAME="YD1_q_a[18]_PORT_A_data_in_reg">YD1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_data_in">YD1_q_a[18]_PORT_A_data_in</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_address">YD1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[18]_PORT_A_address_reg">YD1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_address">YD1_q_a[18]_PORT_A_address</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_write_enable">YD1_q_a[18]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_write_enable_reg">YD1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_write_enable">YD1_q_a[18]_PORT_A_write_enable</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_read_enable">YD1_q_a[18]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_read_enable_reg">YD1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_read_enable">YD1_q_a[18]_PORT_A_read_enable</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_byte_mask">YD1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_byte_mask_reg">YD1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_byte_mask">YD1_q_a[18]_PORT_A_byte_mask</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_clock_0">YD1_q_a[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[18]_clock_enable_0">YD1_q_a[18]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_data_out">YD1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[18]_PORT_A_data_in_reg">YD1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[18]_PORT_A_address_reg">YD1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[18]_PORT_A_write_enable_reg">YD1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[18]_PORT_A_read_enable_reg">YD1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[18]_PORT_A_byte_mask_reg">YD1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[18]_clock_0">YD1_q_a[18]_clock_0</A>, , <A HREF="#YD1_q_a[18]_clock_enable_0">YD1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[18]">YD1_q_a[18]</A> = <A HREF="#YD1_q_a[18]_PORT_A_data_out">YD1_q_a[18]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X26_Y9_N0
<P><A NAME="YD1_q_a[18]_PORT_A_data_in">YD1_q_a[18]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L48">WB2L48</A>, <A HREF="#WB2L49">WB2L49</A>);
<P><A NAME="YD1_q_a[18]_PORT_A_data_in_reg">YD1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_data_in">YD1_q_a[18]_PORT_A_data_in</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_address">YD1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[18]_PORT_A_address_reg">YD1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_address">YD1_q_a[18]_PORT_A_address</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_write_enable">YD1_q_a[18]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_write_enable_reg">YD1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_write_enable">YD1_q_a[18]_PORT_A_write_enable</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_read_enable">YD1_q_a[18]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_read_enable_reg">YD1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_read_enable">YD1_q_a[18]_PORT_A_read_enable</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_PORT_A_byte_mask">YD1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_byte_mask_reg">YD1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[18]_PORT_A_byte_mask">YD1_q_a[18]_PORT_A_byte_mask</A>, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
<P><A NAME="YD1_q_a[18]_clock_0">YD1_q_a[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[18]_clock_enable_0">YD1_q_a[18]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[18]_PORT_A_data_out">YD1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[18]_PORT_A_data_in_reg">YD1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[18]_PORT_A_address_reg">YD1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[18]_PORT_A_write_enable_reg">YD1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[18]_PORT_A_read_enable_reg">YD1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[18]_PORT_A_byte_mask_reg">YD1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[18]_clock_0">YD1_q_a[18]_clock_0</A>, , <A HREF="#YD1_q_a[18]_clock_enable_0">YD1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[19]">YD1_q_a[19]</A> = <A HREF="#YD1_q_a[18]_PORT_A_data_out">YD1_q_a[18]_PORT_A_data_out</A>[1];


<P> --TC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X21_Y9_N1
<P> --register power-up is low

<P><A NAME="TC1_F_pc[6]">TC1_F_pc[6]</A> = DFFEAS(<A HREF="#TC1L668">TC1L668</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X21_Y9_N4
<P> --register power-up is low

<P><A NAME="TC1_F_pc[7]">TC1_F_pc[7]</A> = DFFEAS(<A HREF="#TC1L669">TC1L669</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X21_Y9_N31
<P> --register power-up is low

<P><A NAME="TC1_F_pc[8]">TC1_F_pc[8]</A> = DFFEAS(<A HREF="#TC1L670">TC1L670</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  , <A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A>,  );


<P> --TC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X23_Y8_N50
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#TC1L453">TC1L453</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L494Q">TC1L494Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X5_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L51">WB2L51</A>, <A HREF="#WB2L50">WB2L50</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A>, , <A HREF="#YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[20]">YD1_q_a[20]</A> = <A HREF="#YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X5_Y12_N0
<P><A NAME="YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L51">WB2L51</A>, <A HREF="#WB2L50">WB2L50</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[34]">WB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A>, , <A HREF="#YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[21]">YD1_q_a[21]</A> = <A HREF="#YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A>[1];


<P> --LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X4_Y6_N54
<P><A NAME="LD1L2_adder_eqn">LD1L2_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[10]">LD1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#LD1L8">LD1L8</A> );
<P><A NAME="LD1L2">LD1L2</A> = SUM(<A HREF="#LD1L2_adder_eqn">LD1L2_adder_eqn</A>);


<P> --ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X12_Y6_N26
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[1]">ZB1_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#ZB1L5">ZB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[1]">PB2_q_b[1]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X11_Y4_N44
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[2]">ZB1_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#ZB1L7">ZB1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[2]">PB2_q_b[2]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X11_Y4_N26
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[3]">ZB1_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#ZB1L9">ZB1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[3]">PB2_q_b[3]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X11_Y4_N32
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[4]">ZB1_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#ZB1L11">ZB1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[4]">PB2_q_b[4]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X11_Y4_N17
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[5]">ZB1_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#ZB1L13">ZB1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[5]">PB2_q_b[5]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X11_Y4_N58
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[6]">ZB1_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#ZB1L15">ZB1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[6]">PB2_q_b[6]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y4_N5
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#ZB1L17">ZB1L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#PB2_q_b[7]">PB2_q_b[7]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X1_Y3_N16
<P> --register power-up is low

<P><A NAME="EB1_count[7]">EB1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[6]">EB1_count[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y6_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[4]">PD1_sr[4]</A> = DFFEAS(<A HREF="#PD1L65">PD1L65</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y6_N56
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[2]">BD1_break_readreg[2]</A> = DFFEAS(<A HREF="#BD1L5">BD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X3_Y5_N22
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[2]">LD1_MonDReg[2]</A> = DFFEAS(<A HREF="#LD1L59">LD1L59</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X4_Y6_N32
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[2]">LD1_MonAReg[2]</A> = DFFEAS(<A HREF="#LD1L11">LD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X4_Y6_N35
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[3]">LD1_MonAReg[3]</A> = DFFEAS(<A HREF="#LD1L15">LD1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X4_Y6_N38
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[4]">LD1_MonAReg[4]</A> = DFFEAS(<A HREF="#LD1L19">LD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X4_Y6_N40
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[5]">LD1_MonAReg[5]</A> = DFFEAS(<A HREF="#LD1L23">LD1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X4_Y6_N43
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[6]">LD1_MonAReg[6]</A> = DFFEAS(<A HREF="#LD1L27">LD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X4_Y6_N47
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[7]">LD1_MonAReg[7]</A> = DFFEAS(<A HREF="#LD1L31">LD1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X4_Y6_N49
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[8]">LD1_MonAReg[8]</A> = DFFEAS(<A HREF="#LD1L35">LD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X4_Y6_N52
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[9]">LD1_MonAReg[9]</A> = DFFEAS(<A HREF="#LD1L7">LD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[33]">ND1_jdo[33]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y4_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[0]">PB2_q_b[0]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[0];

<P> --PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[7]">PB2_q_b[7]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[7];

<P> --PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[6]">PB2_q_b[6]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[6];

<P> --PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[5]">PB2_q_b[5]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[5];

<P> --PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[4]">PB2_q_b[4]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[4];

<P> --PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[3]">PB2_q_b[3]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[3];

<P> --PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[2]">PB2_q_b[2]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[2];

<P> --PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y4_N0
<P><A NAME="PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#EB1_wdata[0]">EB1_wdata[0]</A>, <A HREF="#EB1_wdata[1]">EB1_wdata[1]</A>, <A HREF="#EB1_wdata[2]">EB1_wdata[2]</A>, <A HREF="#EB1_wdata[3]">EB1_wdata[3]</A>, <A HREF="#EB1_wdata[4]">EB1_wdata[4]</A>, <A HREF="#EB1_wdata[5]">EB1_wdata[5]</A>, <A HREF="#EB1_wdata[6]">EB1_wdata[6]</A>, <A HREF="#EB1_wdata[7]">EB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_data_in">PB2_q_b[0]_PORT_A_data_in</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A>, <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A>, <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A>, <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A>, <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A>, <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_address">PB2_q_b[0]_PORT_A_address</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A>, <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A>, <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A>, <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A>, <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A>, <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A>);
<P><A NAME="PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_address">PB2_q_b[0]_PORT_B_address</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_A_write_enable">PB2_q_b[0]_PORT_A_write_enable</A>, PB2_q_b[0]_clock_0, , , );
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#PB2_q_b[0]_PORT_B_read_enable">PB2_q_b[0]_PORT_B_read_enable</A>, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
<P><A NAME="PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A> = <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>;
<P><A NAME="PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A> = <A HREF="#U1L74">U1L74</A>;
<P><A NAME="PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#PB2_q_b[0]_PORT_A_data_in_reg">PB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#PB2_q_b[0]_PORT_A_address_reg">PB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_B_address_reg">PB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#PB2_q_b[0]_PORT_A_write_enable_reg">PB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_PORT_B_read_enable_reg">PB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#PB2_q_b[0]_clock_0">PB2_q_b[0]_clock_0</A>, <A HREF="#PB2_q_b[0]_clock_1">PB2_q_b[0]_clock_1</A>, <A HREF="#PB2_q_b[0]_clock_enable_0">PB2_q_b[0]_clock_enable_0</A>, <A HREF="#PB2_q_b[0]_clock_enable_1">PB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="PB2_q_b[1]">PB2_q_b[1]</A> = <A HREF="#PB2_q_b[0]_PORT_B_data_out">PB2_q_b[0]_PORT_B_data_out</A>[1];


<P> --ZB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0] at M10K_X14_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_in">ZB2_av_readdata_pre[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_in_reg">ZB2_av_readdata_pre[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_in">ZB2_av_readdata_pre[0]_PORT_A_data_in</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_address">ZB2_av_readdata_pre[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_address_reg">ZB2_av_readdata_pre[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_address">ZB2_av_readdata_pre[0]_PORT_A_address</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_write_enable">ZB2_av_readdata_pre[0]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_write_enable">ZB2_av_readdata_pre[0]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_read_enable">ZB2_av_readdata_pre[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_read_enable">ZB2_av_readdata_pre[0]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_clock_0">ZB2_av_readdata_pre[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_clear_0">ZB2_av_readdata_pre[0]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_out">ZB2_av_readdata_pre[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_in_reg">ZB2_av_readdata_pre[0]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_address_reg">ZB2_av_readdata_pre[0]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[0]_clock_0">ZB2_av_readdata_pre[0]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[0]_clear_0">ZB2_av_readdata_pre[0]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_out_reg">ZB2_av_readdata_pre[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_out">ZB2_av_readdata_pre[0]_PORT_A_data_out</A>, ZB2_av_readdata_pre[0]_clock_0, ZB2_av_readdata_pre[0]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[0]">ZB2_av_readdata_pre[0]</A> = <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_out_reg">ZB2_av_readdata_pre[0]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1] at M10K_X14_Y3_N0
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_in">ZB2_av_readdata_pre[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_in_reg">ZB2_av_readdata_pre[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_in">ZB2_av_readdata_pre[0]_PORT_A_data_in</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_address">ZB2_av_readdata_pre[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_address_reg">ZB2_av_readdata_pre[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_address">ZB2_av_readdata_pre[0]_PORT_A_address</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_write_enable">ZB2_av_readdata_pre[0]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_write_enable">ZB2_av_readdata_pre[0]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_read_enable">ZB2_av_readdata_pre[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_read_enable">ZB2_av_readdata_pre[0]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[0]_clock_0">ZB2_av_readdata_pre[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[0]_clear_0">ZB2_av_readdata_pre[0]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_out">ZB2_av_readdata_pre[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_in_reg">ZB2_av_readdata_pre[0]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_address_reg">ZB2_av_readdata_pre[0]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[0]_clock_0">ZB2_av_readdata_pre[0]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[0]_clear_0">ZB2_av_readdata_pre[0]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[0]_PORT_A_data_out_reg">ZB2_av_readdata_pre[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_out">ZB2_av_readdata_pre[0]_PORT_A_data_out</A>, ZB2_av_readdata_pre[0]_clock_0, ZB2_av_readdata_pre[0]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[1]">ZB2_av_readdata_pre[1]</A> = <A HREF="#ZB2_av_readdata_pre[0]_PORT_A_data_out_reg">ZB2_av_readdata_pre[0]_PORT_A_data_out_reg</A>[1];


<P> --WC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X9_Y6_N13
<P> --register power-up is low

<P><A NAME="WC1_readdata[0]">WC1_readdata[0]</A> = DFFEAS(<A HREF="#AD1L8">AD1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X25_Y6_N36
<P><A NAME="TC1L126_adder_eqn">TC1L126_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_invert_arith_src_msb">TC1_E_invert_arith_src_msb</A> $ (<A HREF="#TC1_E_src2[31]">TC1_E_src2[31]</A>)) ) + ( !<A HREF="#TC1_E_invert_arith_src_msb">TC1_E_invert_arith_src_msb</A> $ (!<A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>) ) + ( <A HREF="#TC1L135">TC1L135</A> );
<P><A NAME="TC1L126">TC1L126</A> = SUM(<A HREF="#TC1L126_adder_eqn">TC1L126_adder_eqn</A>);

<P> --TC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at MLABCELL_X25_Y6_N36
<P><A NAME="TC1L127_adder_eqn">TC1L127_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_invert_arith_src_msb">TC1_E_invert_arith_src_msb</A> $ (<A HREF="#TC1_E_src2[31]">TC1_E_src2[31]</A>)) ) + ( !<A HREF="#TC1_E_invert_arith_src_msb">TC1_E_invert_arith_src_msb</A> $ (!<A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>) ) + ( <A HREF="#TC1L135">TC1L135</A> );
<P><A NAME="TC1L127">TC1L127</A> = CARRY(<A HREF="#TC1L127_adder_eqn">TC1L127_adder_eqn</A>);


<P> --YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y6_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[0]">YC1_q_b[0]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[0];

<P> --YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[31]">YC1_q_b[31]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[31];

<P> --YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[30]">YC1_q_b[30]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[30];

<P> --YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[29]">YC1_q_b[29]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[29];

<P> --YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[28]">YC1_q_b[28]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[28];

<P> --YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[27]">YC1_q_b[27]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[27];

<P> --YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[26]">YC1_q_b[26]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[26];

<P> --YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[25]">YC1_q_b[25]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[25];

<P> --YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[24]">YC1_q_b[24]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[24];

<P> --YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[23]">YC1_q_b[23]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[23];

<P> --YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[22]">YC1_q_b[22]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[22];

<P> --YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[21]">YC1_q_b[21]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[21];

<P> --YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[20]">YC1_q_b[20]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[20];

<P> --YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[19]">YC1_q_b[19]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[19];

<P> --YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[18]">YC1_q_b[18]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[18];

<P> --YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[17]">YC1_q_b[17]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[17];

<P> --YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[16]">YC1_q_b[16]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[16];

<P> --YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[15]">YC1_q_b[15]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[15];

<P> --YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[14]">YC1_q_b[14]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[14];

<P> --YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[13]">YC1_q_b[13]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[13];

<P> --YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[12]">YC1_q_b[12]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[12];

<P> --YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[11]">YC1_q_b[11]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[11];

<P> --YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[10]">YC1_q_b[10]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[10];

<P> --YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[9]">YC1_q_b[9]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[9];

<P> --YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[8]">YC1_q_b[8]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[8];

<P> --YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[7]">YC1_q_b[7]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[7];

<P> --YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[6]">YC1_q_b[6]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[6];

<P> --YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[5]">YC1_q_b[5]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[5];

<P> --YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[4]">YC1_q_b[4]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[4];

<P> --YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[3]">YC1_q_b[3]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[3];

<P> --YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[2]">YC1_q_b[2]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[2];

<P> --YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y6_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#TC1L819">TC1L819</A>, <A HREF="#TC1L823">TC1L823</A>, <A HREF="#TC1L824">TC1L824</A>, <A HREF="#TC1L825">TC1L825</A>, <A HREF="#TC1L826">TC1L826</A>, <A HREF="#TC1L827">TC1L827</A>, <A HREF="#TC1L828">TC1L828</A>, <A HREF="#TC1L829">TC1L829</A>, <A HREF="#TC1L830">TC1L830</A>, <A HREF="#TC1L831">TC1L831</A>, <A HREF="#TC1L832">TC1L832</A>, <A HREF="#TC1L833">TC1L833</A>, <A HREF="#TC1L834">TC1L834</A>, <A HREF="#TC1L835">TC1L835</A>, <A HREF="#TC1L836">TC1L836</A>, <A HREF="#TC1L837">TC1L837</A>, <A HREF="#TC1L838">TC1L838</A>, <A HREF="#TC1L839">TC1L839</A>, <A HREF="#TC1L840">TC1L840</A>, <A HREF="#TC1L841">TC1L841</A>, <A HREF="#TC1L842">TC1L842</A>, <A HREF="#TC1L843">TC1L843</A>, <A HREF="#TC1L844">TC1L844</A>, <A HREF="#TC1L845">TC1L845</A>, <A HREF="#TC1L846">TC1L846</A>, <A HREF="#TC1L847">TC1L847</A>, <A HREF="#TC1L848">TC1L848</A>, <A HREF="#TC1L849">TC1L849</A>, <A HREF="#TC1L850">TC1L850</A>, <A HREF="#TC1L851">TC1L851</A>, <A HREF="#TC1L852">TC1L852</A>, <A HREF="#TC1L853">TC1L853</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A>, <A HREF="#TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A>, <A HREF="#TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A>, <A HREF="#TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A>, <A HREF="#TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#TC1_D_iw[27]">TC1_D_iw[27]</A>, <A HREF="#TC1_D_iw[28]">TC1_D_iw[28]</A>, <A HREF="#TC1_D_iw[29]">TC1_D_iw[29]</A>, <A HREF="#TC1_D_iw[30]">TC1_D_iw[30]</A>, <A HREF="#TC1_D_iw[31]">TC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#TC1_W_rf_wren">TC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[1]">YC1_q_b[1]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[1];


<P> --TC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X23_Y6_N23
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[31]">TC1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#TC1L467">TC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X25_Y7_N0
<P><A NAME="TC1L131_adder_eqn">TC1L131_adder_eqn</A> = ( <A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TC1L131">TC1L131</A> = CARRY(<A HREF="#TC1L131_adder_eqn">TC1L131_adder_eqn</A>);


<P> --WC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X15_Y5_N29
<P> --register power-up is low

<P><A NAME="WC1_readdata[22]">WC1_readdata[22]</A> = DFFEAS(<A HREF="#WC1L60">WC1L60</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X10_Y7_N50
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[22]">TC1_d_writedata[22]</A> = DFFEAS(<A HREF="#TC1L1034">TC1L1034</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[22]">YC2_q_b[22]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X15_Y5_N10
<P> --register power-up is low

<P><A NAME="WC1_readdata[23]">WC1_readdata[23]</A> = DFFEAS(<A HREF="#WC1L62">WC1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X10_Y7_N23
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[23]">TC1_d_writedata[23]</A> = DFFEAS(<A HREF="#TC1L1036">TC1L1036</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[23]">YC2_q_b[23]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y5_N52
<P> --register power-up is low

<P><A NAME="WC1_readdata[24]">WC1_readdata[24]</A> = DFFEAS(<A HREF="#WC1L64">WC1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X8_Y5_N55
<P> --register power-up is low

<P><A NAME="WC1_readdata[25]">WC1_readdata[25]</A> = DFFEAS(<A HREF="#WC1L66">WC1L66</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X8_Y5_N37
<P> --register power-up is low

<P><A NAME="WC1_readdata[26]">WC1_readdata[26]</A> = DFFEAS(<A HREF="#WC1L68">WC1L68</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X15_Y5_N5
<P> --register power-up is low

<P><A NAME="WC1_readdata[11]">WC1_readdata[11]</A> = DFFEAS(<A HREF="#WC1L38">WC1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X18_Y7_N38
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[11]">TC1_d_writedata[11]</A> = DFFEAS(<A HREF="#TC1L1012">TC1L1012</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[11]">YC2_q_b[11]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y5_N19
<P> --register power-up is low

<P><A NAME="WC1_readdata[12]">WC1_readdata[12]</A> = DFFEAS(<A HREF="#WC1L40">WC1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[12]">XD1_q_a[12]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X18_Y7_N56
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[12]">TC1_d_writedata[12]</A> = DFFEAS(<A HREF="#TC1L1014">TC1L1014</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[12]">YC2_q_b[12]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X6_Y3_N28
<P> --register power-up is low

<P><A NAME="WC1_readdata[13]">WC1_readdata[13]</A> = DFFEAS(<A HREF="#WC1L42">WC1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X18_Y7_N14
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[13]">TC1_d_writedata[13]</A> = DFFEAS(<A HREF="#TC1L1016">TC1L1016</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y5_N22
<P> --register power-up is low

<P><A NAME="WC1_readdata[14]">WC1_readdata[14]</A> = DFFEAS(<A HREF="#WC1L44">WC1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[14]">XD1_q_a[14]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X18_Y7_N8
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[14]">TC1_d_writedata[14]</A> = DFFEAS(<A HREF="#TC1L1018">TC1L1018</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[14]">YC2_q_b[14]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X6_Y3_N46
<P> --register power-up is low

<P><A NAME="WC1_readdata[15]">WC1_readdata[15]</A> = DFFEAS(<A HREF="#WC1L46">WC1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X18_Y7_N53
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[15]">TC1_d_writedata[15]</A> = DFFEAS(<A HREF="#TC1L1020">TC1L1020</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y5_N25
<P> --register power-up is low

<P><A NAME="WC1_readdata[16]">WC1_readdata[16]</A> = DFFEAS(<A HREF="#WC1L48">WC1L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X10_Y7_N38
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[16]">TC1_d_writedata[16]</A> = DFFEAS(<A HREF="#TC1L1022">TC1L1022</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[16]">YC2_q_b[16]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X9_Y6_N43
<P> --register power-up is low

<P><A NAME="WC1_readdata[1]">WC1_readdata[1]</A> = DFFEAS(<A HREF="#WC1L79">WC1L79</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y6_N46
<P> --register power-up is low

<P><A NAME="WC1_readdata[2]">WC1_readdata[2]</A> = DFFEAS(<A HREF="#WC1L80">WC1L80</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y6_N2
<P> --register power-up is low

<P><A NAME="WC1_readdata[3]">WC1_readdata[3]</A> = DFFEAS(<A HREF="#WC1L81">WC1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X15_Y5_N32
<P> --register power-up is low

<P><A NAME="WC1_readdata[4]">WC1_readdata[4]</A> = DFFEAS(<A HREF="#WC1L24">WC1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X8_Y5_N32
<P> --register power-up is low

<P><A NAME="WC1_readdata[5]">WC1_readdata[5]</A> = DFFEAS(<A HREF="#WC1L26">WC1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[5]">XD1_q_a[5]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y5_N16
<P> --register power-up is low

<P><A NAME="WC1_readdata[7]">WC1_readdata[7]</A> = DFFEAS(<A HREF="#WC1L30">WC1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X14_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L53">WB2L53</A>, <A HREF="#WB2L54">WB2L54</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A>, , <A HREF="#YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[28]">YD1_q_a[28]</A> = <A HREF="#YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X14_Y10_N0
<P><A NAME="YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L53">WB2L53</A>, <A HREF="#WB2L54">WB2L54</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A>, , <A HREF="#YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[29]">YD1_q_a[29]</A> = <A HREF="#YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X26_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L55">WB2L55</A>, <A HREF="#WB2L56">WB2L56</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A>, , <A HREF="#YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[30]">YD1_q_a[30]</A> = <A HREF="#YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X26_Y11_N0
<P><A NAME="YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A> = BUS(<A HREF="#WB2L55">WB2L55</A>, <A HREF="#WB2L56">WB2L56</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#WB2_src_data[38]">WB2_src_data[38]</A>, <A HREF="#WB2_src_data[39]">WB2_src_data[39]</A>, <A HREF="#WB2_src_data[40]">WB2_src_data[40]</A>, <A HREF="#WB2_src_data[41]">WB2_src_data[41]</A>, <A HREF="#WB2_src_data[42]">WB2_src_data[42]</A>, <A HREF="#WB2_src_data[43]">WB2_src_data[43]</A>, <A HREF="#WB2_src_data[44]">WB2_src_data[44]</A>, <A HREF="#WB2_src_data[45]">WB2_src_data[45]</A>, <A HREF="#WB2_src_data[46]">WB2_src_data[46]</A>, <A HREF="#WB2_src_data[47]">WB2_src_data[47]</A>, <A HREF="#WB2_src_data[48]">WB2_src_data[48]</A>, <A HREF="#WB2_src_data[49]">WB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Z1L3">Z1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#WB2_src_data[35]">WB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A> = !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A>, , <A HREF="#YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[31]">YD1_q_a[31]</A> = <A HREF="#YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A>[1];


<P> --WC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X8_Y5_N13
<P> --register power-up is low

<P><A NAME="WC1_readdata[9]">WC1_readdata[9]</A> = DFFEAS(<A HREF="#WC1L34">WC1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X18_Y7_N44
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[9]">TC1_d_writedata[9]</A> = DFFEAS(<A HREF="#TC1L1008">TC1L1008</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[9]">YC2_q_b[9]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y5_N34
<P> --register power-up is low

<P><A NAME="WC1_readdata[8]">WC1_readdata[8]</A> = DFFEAS(<A HREF="#WC1L32">WC1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X18_Y7_N26
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[8]">TC1_d_writedata[8]</A> = DFFEAS(<A HREF="#TC1L1006">TC1L1006</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y5_N43
<P> --register power-up is low

<P><A NAME="WC1_readdata[6]">WC1_readdata[6]</A> = DFFEAS(<A HREF="#WC1L28">WC1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X8_Y5_N46
<P> --register power-up is low

<P><A NAME="WC1_readdata[10]">WC1_readdata[10]</A> = DFFEAS(<A HREF="#WC1L36">WC1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X18_Y7_N20
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[10]">TC1_d_writedata[10]</A> = DFFEAS(<A HREF="#TC1L1010">TC1L1010</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[10]">YC2_q_b[10]</A>,  ,  , <A HREF="#TC1L230">TC1L230</A>);


<P> --WC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X8_Y5_N4
<P> --register power-up is low

<P><A NAME="WC1_readdata[17]">WC1_readdata[17]</A> = DFFEAS(<A HREF="#WC1L50">WC1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X10_Y7_N47
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[17]">TC1_d_writedata[17]</A> = DFFEAS(<A HREF="#TC1L1024">TC1L1024</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[17]">YC2_q_b[17]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X9_Y5_N49
<P> --register power-up is low

<P><A NAME="WC1_readdata[18]">WC1_readdata[18]</A> = DFFEAS(<A HREF="#WC1L52">WC1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X10_Y7_N41
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[18]">TC1_d_writedata[18]</A> = DFFEAS(<A HREF="#TC1L1026">TC1L1026</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[18]">YC2_q_b[18]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --TC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X23_Y6_N4
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#TC1L454">TC1L454</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --WC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X8_Y5_N7
<P> --register power-up is low

<P><A NAME="WC1_readdata[19]">WC1_readdata[19]</A> = DFFEAS(<A HREF="#WC1L54">WC1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X10_Y7_N20
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[19]">TC1_d_writedata[19]</A> = DFFEAS(<A HREF="#TC1L1028">TC1L1028</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[19]">YC2_q_b[19]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X15_Y5_N40
<P> --register power-up is low

<P><A NAME="WC1_readdata[21]">WC1_readdata[21]</A> = DFFEAS(<A HREF="#WC1L58">WC1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X10_Y7_N5
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[21]">TC1_d_writedata[21]</A> = DFFEAS(<A HREF="#TC1L1032">TC1L1032</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[21]">YC2_q_b[21]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --WC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X9_Y5_N19
<P> --register power-up is low

<P><A NAME="WC1_readdata[20]">WC1_readdata[20]</A> = DFFEAS(<A HREF="#WC1L56">WC1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --TC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X10_Y7_N8
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[20]">TC1_d_writedata[20]</A> = DFFEAS(<A HREF="#TC1L1030">TC1L1030</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[20]">YC2_q_b[20]</A>,  ,  , <A HREF="#TC1L554">TC1L554</A>);


<P> --PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X2_Y5_N5
<P> --register power-up is low

<P><A NAME="PD1_sr[17]">PD1_sr[17]</A> = DFFEAS(<A HREF="#PD1L69">PD1L69</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X4_Y6_N14
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[10]">LD1_MonAReg[10]</A> = DFFEAS(<A HREF="#LD1L3">LD1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X4_Y6_N51
<P><A NAME="LD1L7_adder_eqn">LD1L7_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#LD1L36">LD1L36</A> );
<P><A NAME="LD1L7">LD1L7</A> = SUM(<A HREF="#LD1L7_adder_eqn">LD1L7_adder_eqn</A>);

<P> --LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X4_Y6_N51
<P><A NAME="LD1L8_adder_eqn">LD1L8_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#LD1L36">LD1L36</A> );
<P><A NAME="LD1L8">LD1L8</A> = CARRY(<A HREF="#LD1L8_adder_eqn">LD1L8_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2] at M10K_X14_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_in">ZB2_av_readdata_pre[2]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_in_reg">ZB2_av_readdata_pre[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_in">ZB2_av_readdata_pre[2]_PORT_A_data_in</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_address">ZB2_av_readdata_pre[2]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_address_reg">ZB2_av_readdata_pre[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_address">ZB2_av_readdata_pre[2]_PORT_A_address</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_write_enable">ZB2_av_readdata_pre[2]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_write_enable">ZB2_av_readdata_pre[2]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_read_enable">ZB2_av_readdata_pre[2]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_read_enable">ZB2_av_readdata_pre[2]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_clock_0">ZB2_av_readdata_pre[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_clear_0">ZB2_av_readdata_pre[2]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_out">ZB2_av_readdata_pre[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_in_reg">ZB2_av_readdata_pre[2]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_address_reg">ZB2_av_readdata_pre[2]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[2]_clock_0">ZB2_av_readdata_pre[2]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[2]_clear_0">ZB2_av_readdata_pre[2]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_out_reg">ZB2_av_readdata_pre[2]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_out">ZB2_av_readdata_pre[2]_PORT_A_data_out</A>, ZB2_av_readdata_pre[2]_clock_0, ZB2_av_readdata_pre[2]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[2]">ZB2_av_readdata_pre[2]</A> = <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_out_reg">ZB2_av_readdata_pre[2]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3] at M10K_X14_Y4_N0
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_in">ZB2_av_readdata_pre[2]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_in_reg">ZB2_av_readdata_pre[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_in">ZB2_av_readdata_pre[2]_PORT_A_data_in</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_address">ZB2_av_readdata_pre[2]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_address_reg">ZB2_av_readdata_pre[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_address">ZB2_av_readdata_pre[2]_PORT_A_address</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_write_enable">ZB2_av_readdata_pre[2]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_write_enable">ZB2_av_readdata_pre[2]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_read_enable">ZB2_av_readdata_pre[2]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_read_enable">ZB2_av_readdata_pre[2]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[2]_clock_0">ZB2_av_readdata_pre[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[2]_clear_0">ZB2_av_readdata_pre[2]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_out">ZB2_av_readdata_pre[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_in_reg">ZB2_av_readdata_pre[2]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_address_reg">ZB2_av_readdata_pre[2]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[2]_clock_0">ZB2_av_readdata_pre[2]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[2]_clear_0">ZB2_av_readdata_pre[2]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[2]_PORT_A_data_out_reg">ZB2_av_readdata_pre[2]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_out">ZB2_av_readdata_pre[2]_PORT_A_data_out</A>, ZB2_av_readdata_pre[2]_clock_0, ZB2_av_readdata_pre[2]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[3]">ZB2_av_readdata_pre[3]</A> = <A HREF="#ZB2_av_readdata_pre[2]_PORT_A_data_out_reg">ZB2_av_readdata_pre[2]_PORT_A_data_out_reg</A>[1];


<P> --ZB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4] at M10K_X5_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_in">ZB2_av_readdata_pre[4]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_in_reg">ZB2_av_readdata_pre[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_in">ZB2_av_readdata_pre[4]_PORT_A_data_in</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_address">ZB2_av_readdata_pre[4]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_address_reg">ZB2_av_readdata_pre[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_address">ZB2_av_readdata_pre[4]_PORT_A_address</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_write_enable">ZB2_av_readdata_pre[4]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_write_enable">ZB2_av_readdata_pre[4]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_read_enable">ZB2_av_readdata_pre[4]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_read_enable">ZB2_av_readdata_pre[4]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_clock_0">ZB2_av_readdata_pre[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_clear_0">ZB2_av_readdata_pre[4]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_out">ZB2_av_readdata_pre[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_in_reg">ZB2_av_readdata_pre[4]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_address_reg">ZB2_av_readdata_pre[4]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[4]_clock_0">ZB2_av_readdata_pre[4]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[4]_clear_0">ZB2_av_readdata_pre[4]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_out_reg">ZB2_av_readdata_pre[4]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_out">ZB2_av_readdata_pre[4]_PORT_A_data_out</A>, ZB2_av_readdata_pre[4]_clock_0, ZB2_av_readdata_pre[4]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[4]">ZB2_av_readdata_pre[4]</A> = <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_out_reg">ZB2_av_readdata_pre[4]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5] at M10K_X5_Y2_N0
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_in">ZB2_av_readdata_pre[4]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_in_reg">ZB2_av_readdata_pre[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_in">ZB2_av_readdata_pre[4]_PORT_A_data_in</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_address">ZB2_av_readdata_pre[4]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_address_reg">ZB2_av_readdata_pre[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_address">ZB2_av_readdata_pre[4]_PORT_A_address</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_write_enable">ZB2_av_readdata_pre[4]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_write_enable">ZB2_av_readdata_pre[4]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_read_enable">ZB2_av_readdata_pre[4]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_read_enable">ZB2_av_readdata_pre[4]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[4]_clock_0">ZB2_av_readdata_pre[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[4]_clear_0">ZB2_av_readdata_pre[4]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_out">ZB2_av_readdata_pre[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_in_reg">ZB2_av_readdata_pre[4]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_address_reg">ZB2_av_readdata_pre[4]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[4]_clock_0">ZB2_av_readdata_pre[4]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[4]_clear_0">ZB2_av_readdata_pre[4]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[4]_PORT_A_data_out_reg">ZB2_av_readdata_pre[4]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_out">ZB2_av_readdata_pre[4]_PORT_A_data_out</A>, ZB2_av_readdata_pre[4]_clock_0, ZB2_av_readdata_pre[4]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[5]">ZB2_av_readdata_pre[5]</A> = <A HREF="#ZB2_av_readdata_pre[4]_PORT_A_data_out_reg">ZB2_av_readdata_pre[4]_PORT_A_data_out_reg</A>[1];


<P> --ZB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6] at M10K_X14_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_in">ZB2_av_readdata_pre[6]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_in_reg">ZB2_av_readdata_pre[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_in">ZB2_av_readdata_pre[6]_PORT_A_data_in</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_address">ZB2_av_readdata_pre[6]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_address_reg">ZB2_av_readdata_pre[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_address">ZB2_av_readdata_pre[6]_PORT_A_address</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_write_enable">ZB2_av_readdata_pre[6]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_write_enable">ZB2_av_readdata_pre[6]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_read_enable">ZB2_av_readdata_pre[6]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_read_enable">ZB2_av_readdata_pre[6]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_clock_0">ZB2_av_readdata_pre[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_clear_0">ZB2_av_readdata_pre[6]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_out">ZB2_av_readdata_pre[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_in_reg">ZB2_av_readdata_pre[6]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_address_reg">ZB2_av_readdata_pre[6]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[6]_clock_0">ZB2_av_readdata_pre[6]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[6]_clear_0">ZB2_av_readdata_pre[6]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_out_reg">ZB2_av_readdata_pre[6]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_out">ZB2_av_readdata_pre[6]_PORT_A_data_out</A>, ZB2_av_readdata_pre[6]_clock_0, ZB2_av_readdata_pre[6]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[6]">ZB2_av_readdata_pre[6]</A> = <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_out_reg">ZB2_av_readdata_pre[6]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7] at M10K_X14_Y2_N0
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_in">ZB2_av_readdata_pre[6]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_in_reg">ZB2_av_readdata_pre[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_in">ZB2_av_readdata_pre[6]_PORT_A_data_in</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_address">ZB2_av_readdata_pre[6]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_address_reg">ZB2_av_readdata_pre[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_address">ZB2_av_readdata_pre[6]_PORT_A_address</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_write_enable">ZB2_av_readdata_pre[6]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_write_enable">ZB2_av_readdata_pre[6]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_read_enable">ZB2_av_readdata_pre[6]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_read_enable">ZB2_av_readdata_pre[6]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[6]_clock_0">ZB2_av_readdata_pre[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[6]_clear_0">ZB2_av_readdata_pre[6]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_out">ZB2_av_readdata_pre[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_in_reg">ZB2_av_readdata_pre[6]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_address_reg">ZB2_av_readdata_pre[6]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[6]_clock_0">ZB2_av_readdata_pre[6]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[6]_clear_0">ZB2_av_readdata_pre[6]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[6]_PORT_A_data_out_reg">ZB2_av_readdata_pre[6]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_out">ZB2_av_readdata_pre[6]_PORT_A_data_out</A>, ZB2_av_readdata_pre[6]_clock_0, ZB2_av_readdata_pre[6]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[7]">ZB2_av_readdata_pre[7]</A> = <A HREF="#ZB2_av_readdata_pre[6]_PORT_A_data_out_reg">ZB2_av_readdata_pre[6]_PORT_A_data_out_reg</A>[1];


<P> --EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
<P><A NAME="EB1_rdata[0]">EB1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[7]">EB1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[6]">EB1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[5]">EB1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[4]">EB1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[3]">EB1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[2]">EB1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);

<P> --EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
<P><A NAME="EB1_rdata[1]">EB1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#U1_fifo_wr">U1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L26">EB1L26</A>, <A HREF="#U1L86">U1L86</A>, <A HREF="#U1_fifo_wr">U1_fifo_wr</A>, <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>, <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>, <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>, <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>, <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>, <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>, <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>, <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>, <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>, <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>, <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>, <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>, <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>, <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>, <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>);


<P> --EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X1_Y3_N46
<P> --register power-up is low

<P><A NAME="EB1_count[6]">EB1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L13">EB1L13</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X2_Y5_N59
<P> --register power-up is low

<P><A NAME="PD1_sr[25]">PD1_sr[25]</A> = DFFEAS(<A HREF="#PD1L71">PD1L71</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y6_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[5]">PD1_sr[5]</A> = DFFEAS(<A HREF="#PD1L72">PD1L72</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y6_N58
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[3]">BD1_break_readreg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[3]">ND1_jdo[3]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X3_Y5_N28
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[3]">LD1_MonDReg[3]</A> = DFFEAS(<A HREF="#LD1L61">LD1L61</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X4_Y6_N30
<P><A NAME="LD1L11_adder_eqn">LD1L11_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LD1L11">LD1L11</A> = SUM(<A HREF="#LD1L11_adder_eqn">LD1L11_adder_eqn</A>);

<P> --LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X4_Y6_N30
<P><A NAME="LD1L12_adder_eqn">LD1L12_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LD1L12">LD1L12</A> = CARRY(<A HREF="#LD1L12_adder_eqn">LD1L12_adder_eqn</A>);


<P> --LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X4_Y6_N33
<P><A NAME="LD1L15_adder_eqn">LD1L15_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#LD1L12">LD1L12</A> );
<P><A NAME="LD1L15">LD1L15</A> = SUM(<A HREF="#LD1L15_adder_eqn">LD1L15_adder_eqn</A>);

<P> --LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X4_Y6_N33
<P><A NAME="LD1L16_adder_eqn">LD1L16_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#LD1L12">LD1L12</A> );
<P><A NAME="LD1L16">LD1L16</A> = CARRY(<A HREF="#LD1L16_adder_eqn">LD1L16_adder_eqn</A>);


<P> --LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X4_Y6_N36
<P><A NAME="LD1L19_adder_eqn">LD1L19_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#LD1L16">LD1L16</A> );
<P><A NAME="LD1L19">LD1L19</A> = SUM(<A HREF="#LD1L19_adder_eqn">LD1L19_adder_eqn</A>);

<P> --LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X4_Y6_N36
<P><A NAME="LD1L20_adder_eqn">LD1L20_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#LD1L16">LD1L16</A> );
<P><A NAME="LD1L20">LD1L20</A> = CARRY(<A HREF="#LD1L20_adder_eqn">LD1L20_adder_eqn</A>);


<P> --LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X4_Y6_N39
<P><A NAME="LD1L23_adder_eqn">LD1L23_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#LD1L20">LD1L20</A> );
<P><A NAME="LD1L23">LD1L23</A> = SUM(<A HREF="#LD1L23_adder_eqn">LD1L23_adder_eqn</A>);

<P> --LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X4_Y6_N39
<P><A NAME="LD1L24_adder_eqn">LD1L24_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#LD1L20">LD1L20</A> );
<P><A NAME="LD1L24">LD1L24</A> = CARRY(<A HREF="#LD1L24_adder_eqn">LD1L24_adder_eqn</A>);


<P> --LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X4_Y6_N42
<P><A NAME="LD1L27_adder_eqn">LD1L27_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#LD1L24">LD1L24</A> );
<P><A NAME="LD1L27">LD1L27</A> = SUM(<A HREF="#LD1L27_adder_eqn">LD1L27_adder_eqn</A>);

<P> --LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X4_Y6_N42
<P><A NAME="LD1L28_adder_eqn">LD1L28_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#LD1L24">LD1L24</A> );
<P><A NAME="LD1L28">LD1L28</A> = CARRY(<A HREF="#LD1L28_adder_eqn">LD1L28_adder_eqn</A>);


<P> --LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X4_Y6_N45
<P><A NAME="LD1L31_adder_eqn">LD1L31_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#LD1L28">LD1L28</A> );
<P><A NAME="LD1L31">LD1L31</A> = SUM(<A HREF="#LD1L31_adder_eqn">LD1L31_adder_eqn</A>);

<P> --LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X4_Y6_N45
<P><A NAME="LD1L32_adder_eqn">LD1L32_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#LD1L28">LD1L28</A> );
<P><A NAME="LD1L32">LD1L32</A> = CARRY(<A HREF="#LD1L32_adder_eqn">LD1L32_adder_eqn</A>);


<P> --LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X4_Y6_N48
<P><A NAME="LD1L35_adder_eqn">LD1L35_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#LD1L32">LD1L32</A> );
<P><A NAME="LD1L35">LD1L35</A> = SUM(<A HREF="#LD1L35_adder_eqn">LD1L35_adder_eqn</A>);

<P> --LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X4_Y6_N48
<P><A NAME="LD1L36_adder_eqn">LD1L36_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#LD1L32">LD1L32</A> );
<P><A NAME="LD1L36">LD1L36</A> = CARRY(<A HREF="#LD1L36_adder_eqn">LD1L36_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8] at M10K_X26_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_in">ZB2_av_readdata_pre[8]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[8]">TC1_d_writedata[8]</A>, <A HREF="#TC1_d_writedata[11]">TC1_d_writedata[11]</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_in_reg">ZB2_av_readdata_pre[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_in">ZB2_av_readdata_pre[8]_PORT_A_data_in</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_address">ZB2_av_readdata_pre[8]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_address_reg">ZB2_av_readdata_pre[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_address">ZB2_av_readdata_pre[8]_PORT_A_address</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_write_enable">ZB2_av_readdata_pre[8]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_write_enable">ZB2_av_readdata_pre[8]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_read_enable">ZB2_av_readdata_pre[8]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_read_enable">ZB2_av_readdata_pre[8]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_clock_0">ZB2_av_readdata_pre[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_clear_0">ZB2_av_readdata_pre[8]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_out">ZB2_av_readdata_pre[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_in_reg">ZB2_av_readdata_pre[8]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_address_reg">ZB2_av_readdata_pre[8]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[8]_clock_0">ZB2_av_readdata_pre[8]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[8]_clear_0">ZB2_av_readdata_pre[8]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_out_reg">ZB2_av_readdata_pre[8]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_out">ZB2_av_readdata_pre[8]_PORT_A_data_out</A>, ZB2_av_readdata_pre[8]_clock_0, ZB2_av_readdata_pre[8]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[8]">ZB2_av_readdata_pre[8]</A> = <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_out_reg">ZB2_av_readdata_pre[8]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11] at M10K_X26_Y8_N0
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_in">ZB2_av_readdata_pre[8]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[8]">TC1_d_writedata[8]</A>, <A HREF="#TC1_d_writedata[11]">TC1_d_writedata[11]</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_in_reg">ZB2_av_readdata_pre[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_in">ZB2_av_readdata_pre[8]_PORT_A_data_in</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_address">ZB2_av_readdata_pre[8]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_address_reg">ZB2_av_readdata_pre[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_address">ZB2_av_readdata_pre[8]_PORT_A_address</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_write_enable">ZB2_av_readdata_pre[8]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_write_enable">ZB2_av_readdata_pre[8]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_read_enable">ZB2_av_readdata_pre[8]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_read_enable">ZB2_av_readdata_pre[8]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[8]_clock_0">ZB2_av_readdata_pre[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[8]_clear_0">ZB2_av_readdata_pre[8]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_out">ZB2_av_readdata_pre[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_in_reg">ZB2_av_readdata_pre[8]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_address_reg">ZB2_av_readdata_pre[8]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[8]_clock_0">ZB2_av_readdata_pre[8]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[8]_clear_0">ZB2_av_readdata_pre[8]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[8]_PORT_A_data_out_reg">ZB2_av_readdata_pre[8]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_out">ZB2_av_readdata_pre[8]_PORT_A_data_out</A>, ZB2_av_readdata_pre[8]_clock_0, ZB2_av_readdata_pre[8]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[11]">ZB2_av_readdata_pre[11]</A> = <A HREF="#ZB2_av_readdata_pre[8]_PORT_A_data_out_reg">ZB2_av_readdata_pre[8]_PORT_A_data_out_reg</A>[1];


<P> --ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X11_Y5_N31
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[16]">ZB1_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#U1L30">U1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --TC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X16_Y6_N13
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#HC1_src_data[24]">HC1_src_data[24]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X25_Y6_N33
<P><A NAME="TC1L134_adder_eqn">TC1L134_adder_eqn</A> = ( <A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[30]">TC1_E_src2[30]</A>) ) + ( <A HREF="#TC1L139">TC1L139</A> );
<P><A NAME="TC1L134">TC1L134</A> = SUM(<A HREF="#TC1L134_adder_eqn">TC1L134_adder_eqn</A>);

<P> --TC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X25_Y6_N33
<P><A NAME="TC1L135_adder_eqn">TC1L135_adder_eqn</A> = ( <A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[30]">TC1_E_src2[30]</A>) ) + ( <A HREF="#TC1L139">TC1L139</A> );
<P><A NAME="TC1L135">TC1L135</A> = CARRY(<A HREF="#TC1L135_adder_eqn">TC1L135_adder_eqn</A>);


<P> --TC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X22_Y6_N14
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[16]">TC1_W_alu_result[16]</A> = DFFEAS(<A HREF="#TC1L321">TC1L321</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X24_Y6_N14
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[22]">TC1_W_alu_result[22]</A> = DFFEAS(<A HREF="#TC1L327">TC1L327</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X24_Y6_N17
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[21]">TC1_W_alu_result[21]</A> = DFFEAS(<A HREF="#TC1L326">TC1L326</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X24_Y6_N11
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[20]">TC1_W_alu_result[20]</A> = DFFEAS(<A HREF="#TC1L325">TC1L325</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X24_Y6_N53
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[19]">TC1_W_alu_result[19]</A> = DFFEAS(<A HREF="#TC1L324">TC1L324</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X24_Y6_N49
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[18]">TC1_W_alu_result[18]</A> = DFFEAS(<A HREF="#TC1L323">TC1L323</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X24_Y6_N8
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[17]">TC1_W_alu_result[17]</A> = DFFEAS(<A HREF="#TC1L322">TC1L322</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X24_Y6_N32
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[24]">TC1_W_alu_result[24]</A> = DFFEAS(<A HREF="#TC1L329">TC1L329</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X21_Y6_N8
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[23]">TC1_W_alu_result[23]</A> = DFFEAS(<A HREF="#TC1L328">TC1L328</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X16_Y6_N56
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[2]">TC1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#HC1_src_data[26]">HC1_src_data[26]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X19_Y6_N20
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[26]">TC1_W_alu_result[26]</A> = DFFEAS(<A HREF="#TC1L331">TC1L331</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X17_Y7_N49
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[1]">TC1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#HC1_src_data[25]">HC1_src_data[25]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X21_Y6_N16
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[25]">TC1_W_alu_result[25]</A> = DFFEAS(<A HREF="#TC1L330">TC1L330</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X17_Y7_N56
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[4]">TC1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#HC1_src_data[28]">HC1_src_data[28]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X22_Y6_N19
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[28]">TC1_W_alu_result[28]</A> = DFFEAS(<A HREF="#TC1L333">TC1L333</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X17_Y7_N37
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#HC1_src_data[27]">HC1_src_data[27]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X19_Y6_N41
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[27]">TC1_W_alu_result[27]</A> = DFFEAS(<A HREF="#TC1L332">TC1L332</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X17_Y7_N7
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[7]">TC1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#HC1_src_data[31]">HC1_src_data[31]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X22_Y6_N41
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[31]">TC1_W_alu_result[31]</A> = DFFEAS(<A HREF="#TC1L336">TC1L336</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X17_Y7_N13
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[6]">TC1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#HC1_src_data[30]">HC1_src_data[30]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X22_Y6_N46
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[30]">TC1_W_alu_result[30]</A> = DFFEAS(<A HREF="#TC1L335">TC1L335</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X16_Y6_N25
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#HC1_src_data[29]">HC1_src_data[29]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X22_Y6_N44
<P> --register power-up is low

<P><A NAME="TC1_W_alu_result[29]">TC1_W_alu_result[29]</A> = DFFEAS(<A HREF="#TC1L334">TC1L334</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X12_Y5_N39
<P><A NAME="U1L2_adder_eqn">U1L2_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L2">U1L2</A> = SUM(<A HREF="#U1L2_adder_eqn">U1L2_adder_eqn</A>);

<P> --U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X12_Y5_N39
<P><A NAME="U1L3_adder_eqn">U1L3_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L3">U1L3</A> = CARRY(<A HREF="#U1L3_adder_eqn">U1L3_adder_eqn</A>);


<P> --U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X12_Y5_N42
<P><A NAME="U1L6_adder_eqn">U1L6_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L6">U1L6</A> = SUM(<A HREF="#U1L6_adder_eqn">U1L6_adder_eqn</A>);

<P> --U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X12_Y5_N42
<P><A NAME="U1L7_adder_eqn">U1L7_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L7">U1L7</A> = CARRY(<A HREF="#U1L7_adder_eqn">U1L7_adder_eqn</A>);


<P> --U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X12_Y5_N45
<P><A NAME="U1L10_adder_eqn">U1L10_adder_eqn</A> = ( !<A HREF="#NB2_b_full">NB2_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L10">U1L10</A> = SUM(<A HREF="#U1L10_adder_eqn">U1L10_adder_eqn</A>);

<P> --U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X12_Y5_N45
<P><A NAME="U1L11_adder_eqn">U1L11_adder_eqn</A> = ( !<A HREF="#NB2_b_full">NB2_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L11">U1L11</A> = CARRY(<A HREF="#U1L11_adder_eqn">U1L11_adder_eqn</A>);


<P> --U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X12_Y5_N48
<P><A NAME="U1L14_adder_eqn">U1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#U1L11">U1L11</A> );
<P><A NAME="U1L14">U1L14</A> = SUM(<A HREF="#U1L14_adder_eqn">U1L14_adder_eqn</A>);


<P> --U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X12_Y5_N36
<P><A NAME="U1L18_adder_eqn">U1L18_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L18">U1L18</A> = SUM(<A HREF="#U1L18_adder_eqn">U1L18_adder_eqn</A>);

<P> --U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X12_Y5_N36
<P><A NAME="U1L19_adder_eqn">U1L19_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L19">U1L19</A> = CARRY(<A HREF="#U1L19_adder_eqn">U1L19_adder_eqn</A>);


<P> --U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X12_Y5_N30
<P><A NAME="U1L22_adder_eqn">U1L22_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="U1L22">U1L22</A> = SUM(<A HREF="#U1L22_adder_eqn">U1L22_adder_eqn</A>);

<P> --U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X12_Y5_N30
<P><A NAME="U1L23_adder_eqn">U1L23_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="U1L23">U1L23</A> = CARRY(<A HREF="#U1L23_adder_eqn">U1L23_adder_eqn</A>);


<P> --U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X12_Y5_N33
<P><A NAME="U1L26_adder_eqn">U1L26_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L26">U1L26</A> = SUM(<A HREF="#U1L26_adder_eqn">U1L26_adder_eqn</A>);

<P> --U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X12_Y5_N33
<P><A NAME="U1L27_adder_eqn">U1L27_adder_eqn</A> = ( !<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L27">U1L27</A> = CARRY(<A HREF="#U1L27_adder_eqn">U1L27_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X23_Y6_N58
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[30]">TC1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#TC1L466">TC1L466</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X2_Y5_N41
<P> --register power-up is low

<P><A NAME="PD1_sr[21]">PD1_sr[21]</A> = DFFEAS(<A HREF="#PD1L73">PD1L73</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X2_Y5_N38
<P> --register power-up is low

<P><A NAME="PD1_sr[20]">PD1_sr[20]</A> = DFFEAS(<A HREF="#PD1L74">PD1L74</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --WC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y5_N58
<P> --register power-up is low

<P><A NAME="WC1_readdata[27]">WC1_readdata[27]</A> = DFFEAS(<A HREF="#WC1L70">WC1L70</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y5_N13
<P> --register power-up is low

<P><A NAME="WC1_readdata[28]">WC1_readdata[28]</A> = DFFEAS(<A HREF="#WC1L72">WC1L72</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X6_Y3_N49
<P> --register power-up is low

<P><A NAME="WC1_readdata[29]">WC1_readdata[29]</A> = DFFEAS(<A HREF="#WC1L74">WC1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y5_N10
<P> --register power-up is low

<P><A NAME="WC1_readdata[30]">WC1_readdata[30]</A> = DFFEAS(<A HREF="#WC1L76">WC1L76</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X4_Y5_N50
<P> --register power-up is low

<P><A NAME="WC1_readdata[31]">WC1_readdata[31]</A> = DFFEAS(<A HREF="#WC1L78">WC1L78</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A>,  ,  , !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[8]">XD1_q_a[8]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[0];

<P> --XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[31]">XD1_q_a[31]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[17];

<P> --XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[30]">XD1_q_a[30]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[16];

<P> --XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[29]">XD1_q_a[29]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[15];

<P> --XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[28]">XD1_q_a[28]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[14];

<P> --XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[27]">XD1_q_a[27]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[13];

<P> --XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[26]">XD1_q_a[26]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[12];

<P> --XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[25]">XD1_q_a[25]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[11];

<P> --XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[24]">XD1_q_a[24]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[10];

<P> --XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[15]">XD1_q_a[15]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[7];

<P> --XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[14]">XD1_q_a[14]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[6];

<P> --XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[13]">XD1_q_a[13]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[5];

<P> --XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[12]">XD1_q_a[12]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[4];

<P> --XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[11]">XD1_q_a[11]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[3];

<P> --XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[10]">XD1_q_a[10]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[2];

<P> --XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[9]">XD1_q_a[9]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[1];


<P> --ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X11_Y5_N40
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[19]">ZB1_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#U1L34">U1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X11_Y5_N43
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[20]">ZB1_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#U1L38">U1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9] at M10K_X14_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_in">ZB2_av_readdata_pre[9]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[9]">TC1_d_writedata[9]</A>, <A HREF="#TC1_d_writedata[12]">TC1_d_writedata[12]</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_in_reg">ZB2_av_readdata_pre[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_in">ZB2_av_readdata_pre[9]_PORT_A_data_in</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_address">ZB2_av_readdata_pre[9]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_address_reg">ZB2_av_readdata_pre[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_address">ZB2_av_readdata_pre[9]_PORT_A_address</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_write_enable">ZB2_av_readdata_pre[9]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_write_enable">ZB2_av_readdata_pre[9]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_read_enable">ZB2_av_readdata_pre[9]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_read_enable">ZB2_av_readdata_pre[9]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_clock_0">ZB2_av_readdata_pre[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_clear_0">ZB2_av_readdata_pre[9]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_out">ZB2_av_readdata_pre[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_in_reg">ZB2_av_readdata_pre[9]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_address_reg">ZB2_av_readdata_pre[9]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[9]_clock_0">ZB2_av_readdata_pre[9]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[9]_clear_0">ZB2_av_readdata_pre[9]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_out_reg">ZB2_av_readdata_pre[9]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_out">ZB2_av_readdata_pre[9]_PORT_A_data_out</A>, ZB2_av_readdata_pre[9]_clock_0, ZB2_av_readdata_pre[9]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[9]">ZB2_av_readdata_pre[9]</A> = <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_out_reg">ZB2_av_readdata_pre[9]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12] at M10K_X14_Y8_N0
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_in">ZB2_av_readdata_pre[9]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[9]">TC1_d_writedata[9]</A>, <A HREF="#TC1_d_writedata[12]">TC1_d_writedata[12]</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_in_reg">ZB2_av_readdata_pre[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_in">ZB2_av_readdata_pre[9]_PORT_A_data_in</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_address">ZB2_av_readdata_pre[9]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_address_reg">ZB2_av_readdata_pre[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_address">ZB2_av_readdata_pre[9]_PORT_A_address</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_write_enable">ZB2_av_readdata_pre[9]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_write_enable">ZB2_av_readdata_pre[9]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_read_enable">ZB2_av_readdata_pre[9]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_read_enable">ZB2_av_readdata_pre[9]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[9]_clock_0">ZB2_av_readdata_pre[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[9]_clear_0">ZB2_av_readdata_pre[9]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_out">ZB2_av_readdata_pre[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_in_reg">ZB2_av_readdata_pre[9]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_address_reg">ZB2_av_readdata_pre[9]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[9]_clock_0">ZB2_av_readdata_pre[9]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[9]_clear_0">ZB2_av_readdata_pre[9]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[9]_PORT_A_data_out_reg">ZB2_av_readdata_pre[9]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_out">ZB2_av_readdata_pre[9]_PORT_A_data_out</A>, ZB2_av_readdata_pre[9]_clock_0, ZB2_av_readdata_pre[9]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> = <A HREF="#ZB2_av_readdata_pre[9]_PORT_A_data_out_reg">ZB2_av_readdata_pre[9]_PORT_A_data_out_reg</A>[1];


<P> --ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X11_Y5_N34
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[17]">ZB1_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#U1L42">U1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10] at M10K_X14_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_in">ZB2_av_readdata_pre[10]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[10]">TC1_d_writedata[10]</A>, <A HREF="#TC1_d_writedata[15]">TC1_d_writedata[15]</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_in_reg">ZB2_av_readdata_pre[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_in">ZB2_av_readdata_pre[10]_PORT_A_data_in</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_address">ZB2_av_readdata_pre[10]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_address_reg">ZB2_av_readdata_pre[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_address">ZB2_av_readdata_pre[10]_PORT_A_address</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_write_enable">ZB2_av_readdata_pre[10]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_write_enable">ZB2_av_readdata_pre[10]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_read_enable">ZB2_av_readdata_pre[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_read_enable">ZB2_av_readdata_pre[10]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_clock_0">ZB2_av_readdata_pre[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_clear_0">ZB2_av_readdata_pre[10]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_out">ZB2_av_readdata_pre[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_in_reg">ZB2_av_readdata_pre[10]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_address_reg">ZB2_av_readdata_pre[10]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[10]_clock_0">ZB2_av_readdata_pre[10]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[10]_clear_0">ZB2_av_readdata_pre[10]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_out_reg">ZB2_av_readdata_pre[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_out">ZB2_av_readdata_pre[10]_PORT_A_data_out</A>, ZB2_av_readdata_pre[10]_clock_0, ZB2_av_readdata_pre[10]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[10]">ZB2_av_readdata_pre[10]</A> = <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_out_reg">ZB2_av_readdata_pre[10]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15] at M10K_X14_Y6_N0
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_in">ZB2_av_readdata_pre[10]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[10]">TC1_d_writedata[10]</A>, <A HREF="#TC1_d_writedata[15]">TC1_d_writedata[15]</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_in_reg">ZB2_av_readdata_pre[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_in">ZB2_av_readdata_pre[10]_PORT_A_data_in</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_address">ZB2_av_readdata_pre[10]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_address_reg">ZB2_av_readdata_pre[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_address">ZB2_av_readdata_pre[10]_PORT_A_address</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_write_enable">ZB2_av_readdata_pre[10]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_write_enable">ZB2_av_readdata_pre[10]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_read_enable">ZB2_av_readdata_pre[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_read_enable">ZB2_av_readdata_pre[10]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[10]_clock_0">ZB2_av_readdata_pre[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[10]_clear_0">ZB2_av_readdata_pre[10]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_out">ZB2_av_readdata_pre[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_in_reg">ZB2_av_readdata_pre[10]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_address_reg">ZB2_av_readdata_pre[10]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[10]_clock_0">ZB2_av_readdata_pre[10]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[10]_clear_0">ZB2_av_readdata_pre[10]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[10]_PORT_A_data_out_reg">ZB2_av_readdata_pre[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_out">ZB2_av_readdata_pre[10]_PORT_A_data_out</A>, ZB2_av_readdata_pre[10]_clock_0, ZB2_av_readdata_pre[10]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> = <A HREF="#ZB2_av_readdata_pre[10]_PORT_A_data_out_reg">ZB2_av_readdata_pre[10]_PORT_A_data_out_reg</A>[1];


<P> --ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X11_Y5_N37
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[18]">ZB1_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#U1L46">U1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --TC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X23_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#TC1L455">TC1L455</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X11_Y5_N49
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[22]">ZB1_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#U1L50">U1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_b_full">NB2_b_full</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --ZB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13] at M10K_X5_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_in">ZB2_av_readdata_pre[13]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[13]">TC1_d_writedata[13]</A>, <A HREF="#TC1_d_writedata[14]">TC1_d_writedata[14]</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_in_reg">ZB2_av_readdata_pre[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_in">ZB2_av_readdata_pre[13]_PORT_A_data_in</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_address">ZB2_av_readdata_pre[13]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_address_reg">ZB2_av_readdata_pre[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_address">ZB2_av_readdata_pre[13]_PORT_A_address</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_write_enable">ZB2_av_readdata_pre[13]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_write_enable">ZB2_av_readdata_pre[13]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_read_enable">ZB2_av_readdata_pre[13]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_read_enable">ZB2_av_readdata_pre[13]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_clock_0">ZB2_av_readdata_pre[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_clear_0">ZB2_av_readdata_pre[13]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_out">ZB2_av_readdata_pre[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_in_reg">ZB2_av_readdata_pre[13]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_address_reg">ZB2_av_readdata_pre[13]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[13]_clock_0">ZB2_av_readdata_pre[13]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[13]_clear_0">ZB2_av_readdata_pre[13]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_out_reg">ZB2_av_readdata_pre[13]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_out">ZB2_av_readdata_pre[13]_PORT_A_data_out</A>, ZB2_av_readdata_pre[13]_clock_0, ZB2_av_readdata_pre[13]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[13]">ZB2_av_readdata_pre[13]</A> = <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_out_reg">ZB2_av_readdata_pre[13]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14] at M10K_X5_Y6_N0
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_in">ZB2_av_readdata_pre[13]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[13]">TC1_d_writedata[13]</A>, <A HREF="#TC1_d_writedata[14]">TC1_d_writedata[14]</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_in_reg">ZB2_av_readdata_pre[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_in">ZB2_av_readdata_pre[13]_PORT_A_data_in</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_address">ZB2_av_readdata_pre[13]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_address_reg">ZB2_av_readdata_pre[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_address">ZB2_av_readdata_pre[13]_PORT_A_address</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_write_enable">ZB2_av_readdata_pre[13]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_write_enable">ZB2_av_readdata_pre[13]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_read_enable">ZB2_av_readdata_pre[13]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_read_enable">ZB2_av_readdata_pre[13]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[13]_clock_0">ZB2_av_readdata_pre[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[13]_clear_0">ZB2_av_readdata_pre[13]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_out">ZB2_av_readdata_pre[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_in_reg">ZB2_av_readdata_pre[13]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_address_reg">ZB2_av_readdata_pre[13]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[13]_clock_0">ZB2_av_readdata_pre[13]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[13]_clear_0">ZB2_av_readdata_pre[13]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[13]_PORT_A_data_out_reg">ZB2_av_readdata_pre[13]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_out">ZB2_av_readdata_pre[13]_PORT_A_data_out</A>, ZB2_av_readdata_pre[13]_clock_0, ZB2_av_readdata_pre[13]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[14]">ZB2_av_readdata_pre[14]</A> = <A HREF="#ZB2_av_readdata_pre[13]_PORT_A_data_out_reg">ZB2_av_readdata_pre[13]_PORT_A_data_out_reg</A>[1];


<P> --ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X11_Y5_N46
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[21]">ZB1_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#U1L54">U1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A>,  ,  , <A HREF="#U1_read_0">U1_read_0</A>);


<P> --PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X2_Y5_N8
<P> --register power-up is low

<P><A NAME="PD1_sr[18]">PD1_sr[18]</A> = DFFEAS(<A HREF="#PD1L75">PD1L75</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y6_N25
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[16]">BD1_break_readreg[16]</A> = DFFEAS(<A HREF="#BD1L32">BD1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X7_Y5_N35
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[16]">LD1_MonDReg[16]</A> = DFFEAS(<A HREF="#LD1L82">LD1L82</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X7_Y3_N30
<P><A NAME="QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2_counter_comb_bita0">QB2_counter_comb_bita0</A> = SUM(<A HREF="#QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A>);

<P> --QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X7_Y3_N30
<P><A NAME="QB2L3_adder_eqn">QB2L3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2L3">QB2L3</A> = CARRY(<A HREF="#QB2L3_adder_eqn">QB2L3_adder_eqn</A>);


<P> --QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X7_Y3_N33
<P><A NAME="QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2_counter_comb_bita1">QB2_counter_comb_bita1</A> = SUM(<A HREF="#QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A>);

<P> --QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X7_Y3_N33
<P><A NAME="QB2L7_adder_eqn">QB2L7_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2L7">QB2L7</A> = CARRY(<A HREF="#QB2L7_adder_eqn">QB2L7_adder_eqn</A>);


<P> --QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X7_Y3_N36
<P><A NAME="QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2_counter_comb_bita2">QB2_counter_comb_bita2</A> = SUM(<A HREF="#QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A>);

<P> --QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X7_Y3_N36
<P><A NAME="QB2L11_adder_eqn">QB2L11_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2L11">QB2L11</A> = CARRY(<A HREF="#QB2L11_adder_eqn">QB2L11_adder_eqn</A>);


<P> --QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X7_Y3_N39
<P><A NAME="QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2_counter_comb_bita3">QB2_counter_comb_bita3</A> = SUM(<A HREF="#QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A>);

<P> --QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X7_Y3_N39
<P><A NAME="QB2L15_adder_eqn">QB2L15_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2L15">QB2L15</A> = CARRY(<A HREF="#QB2L15_adder_eqn">QB2L15_adder_eqn</A>);


<P> --QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X7_Y3_N42
<P><A NAME="QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2_counter_comb_bita4">QB2_counter_comb_bita4</A> = SUM(<A HREF="#QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A>);

<P> --QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X7_Y3_N42
<P><A NAME="QB2L19_adder_eqn">QB2L19_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2L19">QB2L19</A> = CARRY(<A HREF="#QB2L19_adder_eqn">QB2L19_adder_eqn</A>);


<P> --QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X7_Y3_N45
<P><A NAME="QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#QB2L19">QB2L19</A> );
<P><A NAME="QB2_counter_comb_bita5">QB2_counter_comb_bita5</A> = SUM(<A HREF="#QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A>);


<P> --QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X8_Y3_N30
<P><A NAME="QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1_counter_comb_bita0">QB1_counter_comb_bita0</A> = SUM(<A HREF="#QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A>);

<P> --QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X8_Y3_N30
<P><A NAME="QB1L3_adder_eqn">QB1L3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1L3">QB1L3</A> = CARRY(<A HREF="#QB1L3_adder_eqn">QB1L3_adder_eqn</A>);


<P> --QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X8_Y3_N33
<P><A NAME="QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1_counter_comb_bita1">QB1_counter_comb_bita1</A> = SUM(<A HREF="#QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A>);

<P> --QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X8_Y3_N33
<P><A NAME="QB1L7_adder_eqn">QB1L7_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1L7">QB1L7</A> = CARRY(<A HREF="#QB1L7_adder_eqn">QB1L7_adder_eqn</A>);


<P> --QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X8_Y3_N36
<P><A NAME="QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1_counter_comb_bita2">QB1_counter_comb_bita2</A> = SUM(<A HREF="#QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A>);

<P> --QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X8_Y3_N36
<P><A NAME="QB1L11_adder_eqn">QB1L11_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1L11">QB1L11</A> = CARRY(<A HREF="#QB1L11_adder_eqn">QB1L11_adder_eqn</A>);


<P> --QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X8_Y3_N39
<P><A NAME="QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1_counter_comb_bita3">QB1_counter_comb_bita3</A> = SUM(<A HREF="#QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A>);

<P> --QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X8_Y3_N39
<P><A NAME="QB1L15_adder_eqn">QB1L15_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1L15">QB1L15</A> = CARRY(<A HREF="#QB1L15_adder_eqn">QB1L15_adder_eqn</A>);


<P> --QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X8_Y3_N42
<P><A NAME="QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1_counter_comb_bita4">QB1_counter_comb_bita4</A> = SUM(<A HREF="#QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A>);

<P> --QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X8_Y3_N42
<P><A NAME="QB1L19_adder_eqn">QB1L19_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1L19">QB1L19</A> = CARRY(<A HREF="#QB1L19_adder_eqn">QB1L19_adder_eqn</A>);


<P> --QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X8_Y3_N45
<P><A NAME="QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#QB1L19">QB1L19</A> );
<P><A NAME="QB1_counter_comb_bita5">QB1_counter_comb_bita5</A> = SUM(<A HREF="#QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A>);


<P> --RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X12_Y5_N3
<P><A NAME="RB2_counter_comb_bita1_adder_eqn">RB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L3">RB2L3</A> );
<P><A NAME="RB2_counter_comb_bita1">RB2_counter_comb_bita1</A> = SUM(<A HREF="#RB2_counter_comb_bita1_adder_eqn">RB2_counter_comb_bita1_adder_eqn</A>);

<P> --RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X12_Y5_N3
<P><A NAME="RB2L7_adder_eqn">RB2L7_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L3">RB2L3</A> );
<P><A NAME="RB2L7">RB2L7</A> = CARRY(<A HREF="#RB2L7_adder_eqn">RB2L7_adder_eqn</A>);


<P> --RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X12_Y5_N0
<P><A NAME="RB2_counter_comb_bita0_adder_eqn">RB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB2_counter_comb_bita0">RB2_counter_comb_bita0</A> = SUM(<A HREF="#RB2_counter_comb_bita0_adder_eqn">RB2_counter_comb_bita0_adder_eqn</A>);

<P> --RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X12_Y5_N0
<P><A NAME="RB2L3_adder_eqn">RB2L3_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB2L3">RB2L3</A> = CARRY(<A HREF="#RB2L3_adder_eqn">RB2L3_adder_eqn</A>);


<P> --RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X12_Y5_N15
<P><A NAME="RB2_counter_comb_bita5_adder_eqn">RB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L19">RB2L19</A> );
<P><A NAME="RB2_counter_comb_bita5">RB2_counter_comb_bita5</A> = SUM(<A HREF="#RB2_counter_comb_bita5_adder_eqn">RB2_counter_comb_bita5_adder_eqn</A>);


<P> --RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X12_Y5_N12
<P><A NAME="RB2_counter_comb_bita4_adder_eqn">RB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L15">RB2L15</A> );
<P><A NAME="RB2_counter_comb_bita4">RB2_counter_comb_bita4</A> = SUM(<A HREF="#RB2_counter_comb_bita4_adder_eqn">RB2_counter_comb_bita4_adder_eqn</A>);

<P> --RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X12_Y5_N12
<P><A NAME="RB2L19_adder_eqn">RB2L19_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L15">RB2L15</A> );
<P><A NAME="RB2L19">RB2L19</A> = CARRY(<A HREF="#RB2L19_adder_eqn">RB2L19_adder_eqn</A>);


<P> --RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X12_Y5_N9
<P><A NAME="RB2_counter_comb_bita3_adder_eqn">RB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L11">RB2L11</A> );
<P><A NAME="RB2_counter_comb_bita3">RB2_counter_comb_bita3</A> = SUM(<A HREF="#RB2_counter_comb_bita3_adder_eqn">RB2_counter_comb_bita3_adder_eqn</A>);

<P> --RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X12_Y5_N9
<P><A NAME="RB2L15_adder_eqn">RB2L15_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L11">RB2L11</A> );
<P><A NAME="RB2L15">RB2L15</A> = CARRY(<A HREF="#RB2L15_adder_eqn">RB2L15_adder_eqn</A>);


<P> --RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X12_Y5_N6
<P><A NAME="RB2_counter_comb_bita2_adder_eqn">RB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L7">RB2L7</A> );
<P><A NAME="RB2_counter_comb_bita2">RB2_counter_comb_bita2</A> = SUM(<A HREF="#RB2_counter_comb_bita2_adder_eqn">RB2_counter_comb_bita2_adder_eqn</A>);

<P> --RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X12_Y5_N6
<P><A NAME="RB2L11_adder_eqn">RB2L11_adder_eqn</A> = ( <A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) + ( <A HREF="#RB2L7">RB2L7</A> );
<P><A NAME="RB2L11">RB2L11</A> = CARRY(<A HREF="#RB2L11_adder_eqn">RB2L11_adder_eqn</A>);


<P> --EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X1_Y3_N32
<P> --register power-up is low

<P><A NAME="EB1_count[5]">EB1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[4]">EB1_count[4]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X2_Y5_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[26]">PD1_sr[26]</A> = DFFEAS(<A HREF="#PD1L76">PD1L76</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y6_N29
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[24]">BD1_break_readreg[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[24]">ND1_jdo[24]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X3_Y5_N46
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[24]">LD1_MonDReg[24]</A> = DFFEAS(<A HREF="#LD1L98">LD1L98</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y6_N59
<P> --register power-up is low

<P><A NAME="PD1_sr[6]">PD1_sr[6]</A> = DFFEAS(<A HREF="#PD1L77">PD1L77</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y6_N23
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[4]">BD1_break_readreg[4]</A> = DFFEAS(<A HREF="#BD1L10">BD1L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X2_Y5_N29
<P> --register power-up is low

<P><A NAME="PD1_sr[27]">PD1_sr[27]</A> = DFFEAS(<A HREF="#PD1L78">PD1L78</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X2_Y5_N20
<P> --register power-up is low

<P><A NAME="PD1_sr[28]">PD1_sr[28]</A> = DFFEAS(<A HREF="#PD1L79">PD1L79</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X2_Y5_N23
<P> --register power-up is low

<P><A NAME="PD1_sr[29]">PD1_sr[29]</A> = DFFEAS(<A HREF="#PD1L80">PD1L80</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X2_Y5_N50
<P> --register power-up is low

<P><A NAME="PD1_sr[30]">PD1_sr[30]</A> = DFFEAS(<A HREF="#PD1L81">PD1L81</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X2_Y5_N32
<P> --register power-up is low

<P><A NAME="PD1_sr[32]">PD1_sr[32]</A> = DFFEAS(<A HREF="#PD1L85">PD1L85</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y4_N0
<P><A NAME="QB4_counter_comb_bita0_adder_eqn">QB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB4_counter_comb_bita0">QB4_counter_comb_bita0</A> = SUM(<A HREF="#QB4_counter_comb_bita0_adder_eqn">QB4_counter_comb_bita0_adder_eqn</A>);

<P> --QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N0
<P><A NAME="QB4L3_adder_eqn">QB4L3_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB4L3">QB4L3</A> = CARRY(<A HREF="#QB4L3_adder_eqn">QB4L3_adder_eqn</A>);


<P> --QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y4_N3
<P><A NAME="QB4_counter_comb_bita1_adder_eqn">QB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB4L3">QB4L3</A> );
<P><A NAME="QB4_counter_comb_bita1">QB4_counter_comb_bita1</A> = SUM(<A HREF="#QB4_counter_comb_bita1_adder_eqn">QB4_counter_comb_bita1_adder_eqn</A>);

<P> --QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N3
<P><A NAME="QB4L7_adder_eqn">QB4L7_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB4L3">QB4L3</A> );
<P><A NAME="QB4L7">QB4L7</A> = CARRY(<A HREF="#QB4L7_adder_eqn">QB4L7_adder_eqn</A>);


<P> --QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y4_N6
<P><A NAME="QB4_counter_comb_bita2_adder_eqn">QB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB4L7">QB4L7</A> );
<P><A NAME="QB4_counter_comb_bita2">QB4_counter_comb_bita2</A> = SUM(<A HREF="#QB4_counter_comb_bita2_adder_eqn">QB4_counter_comb_bita2_adder_eqn</A>);

<P> --QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N6
<P><A NAME="QB4L11_adder_eqn">QB4L11_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB4L7">QB4L7</A> );
<P><A NAME="QB4L11">QB4L11</A> = CARRY(<A HREF="#QB4L11_adder_eqn">QB4L11_adder_eqn</A>);


<P> --QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y4_N9
<P><A NAME="QB4_counter_comb_bita3_adder_eqn">QB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB4L11">QB4L11</A> );
<P><A NAME="QB4_counter_comb_bita3">QB4_counter_comb_bita3</A> = SUM(<A HREF="#QB4_counter_comb_bita3_adder_eqn">QB4_counter_comb_bita3_adder_eqn</A>);

<P> --QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N9
<P><A NAME="QB4L15_adder_eqn">QB4L15_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB4L11">QB4L11</A> );
<P><A NAME="QB4L15">QB4L15</A> = CARRY(<A HREF="#QB4L15_adder_eqn">QB4L15_adder_eqn</A>);


<P> --QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y4_N12
<P><A NAME="QB4_counter_comb_bita4_adder_eqn">QB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB4L15">QB4L15</A> );
<P><A NAME="QB4_counter_comb_bita4">QB4_counter_comb_bita4</A> = SUM(<A HREF="#QB4_counter_comb_bita4_adder_eqn">QB4_counter_comb_bita4_adder_eqn</A>);

<P> --QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N12
<P><A NAME="QB4L19_adder_eqn">QB4L19_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB4L15">QB4L15</A> );
<P><A NAME="QB4L19">QB4L19</A> = CARRY(<A HREF="#QB4L19_adder_eqn">QB4L19_adder_eqn</A>);


<P> --QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y4_N15
<P><A NAME="QB4_counter_comb_bita5_adder_eqn">QB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#QB4L19">QB4L19</A> );
<P><A NAME="QB4_counter_comb_bita5">QB4_counter_comb_bita5</A> = SUM(<A HREF="#QB4_counter_comb_bita5_adder_eqn">QB4_counter_comb_bita5_adder_eqn</A>);


<P> --QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y4_N30
<P><A NAME="QB3_counter_comb_bita0_adder_eqn">QB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB3_counter_comb_bita0">QB3_counter_comb_bita0</A> = SUM(<A HREF="#QB3_counter_comb_bita0_adder_eqn">QB3_counter_comb_bita0_adder_eqn</A>);

<P> --QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N30
<P><A NAME="QB3L3_adder_eqn">QB3L3_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB3L3">QB3L3</A> = CARRY(<A HREF="#QB3L3_adder_eqn">QB3L3_adder_eqn</A>);


<P> --QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y4_N33
<P><A NAME="QB3_counter_comb_bita1_adder_eqn">QB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB3L3">QB3L3</A> );
<P><A NAME="QB3_counter_comb_bita1">QB3_counter_comb_bita1</A> = SUM(<A HREF="#QB3_counter_comb_bita1_adder_eqn">QB3_counter_comb_bita1_adder_eqn</A>);

<P> --QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N33
<P><A NAME="QB3L7_adder_eqn">QB3L7_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#QB3L3">QB3L3</A> );
<P><A NAME="QB3L7">QB3L7</A> = CARRY(<A HREF="#QB3L7_adder_eqn">QB3L7_adder_eqn</A>);


<P> --QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y4_N36
<P><A NAME="QB3_counter_comb_bita2_adder_eqn">QB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB3L7">QB3L7</A> );
<P><A NAME="QB3_counter_comb_bita2">QB3_counter_comb_bita2</A> = SUM(<A HREF="#QB3_counter_comb_bita2_adder_eqn">QB3_counter_comb_bita2_adder_eqn</A>);

<P> --QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N36
<P><A NAME="QB3L11_adder_eqn">QB3L11_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#QB3L7">QB3L7</A> );
<P><A NAME="QB3L11">QB3L11</A> = CARRY(<A HREF="#QB3L11_adder_eqn">QB3L11_adder_eqn</A>);


<P> --QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y4_N39
<P><A NAME="QB3_counter_comb_bita3_adder_eqn">QB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB3L11">QB3L11</A> );
<P><A NAME="QB3_counter_comb_bita3">QB3_counter_comb_bita3</A> = SUM(<A HREF="#QB3_counter_comb_bita3_adder_eqn">QB3_counter_comb_bita3_adder_eqn</A>);

<P> --QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N39
<P><A NAME="QB3L15_adder_eqn">QB3L15_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#QB3L11">QB3L11</A> );
<P><A NAME="QB3L15">QB3L15</A> = CARRY(<A HREF="#QB3L15_adder_eqn">QB3L15_adder_eqn</A>);


<P> --QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y4_N42
<P><A NAME="QB3_counter_comb_bita4_adder_eqn">QB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB3L15">QB3L15</A> );
<P><A NAME="QB3_counter_comb_bita4">QB3_counter_comb_bita4</A> = SUM(<A HREF="#QB3_counter_comb_bita4_adder_eqn">QB3_counter_comb_bita4_adder_eqn</A>);

<P> --QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N42
<P><A NAME="QB3L19_adder_eqn">QB3L19_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#QB3L15">QB3L15</A> );
<P><A NAME="QB3L19">QB3L19</A> = CARRY(<A HREF="#QB3L19_adder_eqn">QB3L19_adder_eqn</A>);


<P> --QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y4_N45
<P><A NAME="QB3_counter_comb_bita5_adder_eqn">QB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#QB3L19">QB3L19</A> );
<P><A NAME="QB3_counter_comb_bita5">QB3_counter_comb_bita5</A> = SUM(<A HREF="#QB3_counter_comb_bita5_adder_eqn">QB3_counter_comb_bita5_adder_eqn</A>);


<P> --U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X11_Y5_N30
<P><A NAME="U1L30_adder_eqn">U1L30_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L30">U1L30</A> = SUM(<A HREF="#U1L30_adder_eqn">U1L30_adder_eqn</A>);

<P> --U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X11_Y5_N30
<P><A NAME="U1L31_adder_eqn">U1L31_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L31">U1L31</A> = CARRY(<A HREF="#U1L31_adder_eqn">U1L31_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16] at M10K_X5_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_in">ZB2_av_readdata_pre[16]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[16]">TC1_d_writedata[16]</A>, <A HREF="#TC1_d_writedata[19]">TC1_d_writedata[19]</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_in_reg">ZB2_av_readdata_pre[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_in">ZB2_av_readdata_pre[16]_PORT_A_data_in</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_address">ZB2_av_readdata_pre[16]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_address_reg">ZB2_av_readdata_pre[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_address">ZB2_av_readdata_pre[16]_PORT_A_address</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_write_enable">ZB2_av_readdata_pre[16]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_write_enable">ZB2_av_readdata_pre[16]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_read_enable">ZB2_av_readdata_pre[16]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_read_enable">ZB2_av_readdata_pre[16]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_clock_0">ZB2_av_readdata_pre[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_clear_0">ZB2_av_readdata_pre[16]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_out">ZB2_av_readdata_pre[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_in_reg">ZB2_av_readdata_pre[16]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_address_reg">ZB2_av_readdata_pre[16]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[16]_clock_0">ZB2_av_readdata_pre[16]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[16]_clear_0">ZB2_av_readdata_pre[16]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_out_reg">ZB2_av_readdata_pre[16]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_out">ZB2_av_readdata_pre[16]_PORT_A_data_out</A>, ZB2_av_readdata_pre[16]_clock_0, ZB2_av_readdata_pre[16]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[16]">ZB2_av_readdata_pre[16]</A> = <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_out_reg">ZB2_av_readdata_pre[16]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19] at M10K_X5_Y8_N0
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_in">ZB2_av_readdata_pre[16]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[16]">TC1_d_writedata[16]</A>, <A HREF="#TC1_d_writedata[19]">TC1_d_writedata[19]</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_in_reg">ZB2_av_readdata_pre[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_in">ZB2_av_readdata_pre[16]_PORT_A_data_in</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_address">ZB2_av_readdata_pre[16]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_address_reg">ZB2_av_readdata_pre[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_address">ZB2_av_readdata_pre[16]_PORT_A_address</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_write_enable">ZB2_av_readdata_pre[16]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_write_enable">ZB2_av_readdata_pre[16]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_read_enable">ZB2_av_readdata_pre[16]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_read_enable">ZB2_av_readdata_pre[16]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[16]_clock_0">ZB2_av_readdata_pre[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[16]_clear_0">ZB2_av_readdata_pre[16]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_out">ZB2_av_readdata_pre[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_in_reg">ZB2_av_readdata_pre[16]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_address_reg">ZB2_av_readdata_pre[16]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[16]_clock_0">ZB2_av_readdata_pre[16]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[16]_clear_0">ZB2_av_readdata_pre[16]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[16]_PORT_A_data_out_reg">ZB2_av_readdata_pre[16]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_out">ZB2_av_readdata_pre[16]_PORT_A_data_out</A>, ZB2_av_readdata_pre[16]_clock_0, ZB2_av_readdata_pre[16]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[19]">ZB2_av_readdata_pre[19]</A> = <A HREF="#ZB2_av_readdata_pre[16]_PORT_A_data_out_reg">ZB2_av_readdata_pre[16]_PORT_A_data_out_reg</A>[1];


<P> --TC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X25_Y6_N30
<P><A NAME="TC1L138_adder_eqn">TC1L138_adder_eqn</A> = ( <A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[29]">TC1_E_src2[29]</A>) ) + ( <A HREF="#TC1L187">TC1L187</A> );
<P><A NAME="TC1L138">TC1L138</A> = SUM(<A HREF="#TC1L138_adder_eqn">TC1L138_adder_eqn</A>);

<P> --TC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X25_Y6_N30
<P><A NAME="TC1L139_adder_eqn">TC1L139_adder_eqn</A> = ( <A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[29]">TC1_E_src2[29]</A>) ) + ( <A HREF="#TC1L187">TC1L187</A> );
<P><A NAME="TC1L139">TC1L139</A> = CARRY(<A HREF="#TC1L139_adder_eqn">TC1L139_adder_eqn</A>);


<P> --TC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X25_Y7_N51
<P><A NAME="TC1L142_adder_eqn">TC1L142_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A>) ) + ( <A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A> ) + ( <A HREF="#TC1L103">TC1L103</A> );
<P><A NAME="TC1L142">TC1L142</A> = SUM(<A HREF="#TC1L142_adder_eqn">TC1L142_adder_eqn</A>);

<P> --TC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X25_Y7_N51
<P><A NAME="TC1L143_adder_eqn">TC1L143_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A>) ) + ( <A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A> ) + ( <A HREF="#TC1L103">TC1L103</A> );
<P><A NAME="TC1L143">TC1L143</A> = CARRY(<A HREF="#TC1L143_adder_eqn">TC1L143_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X23_Y6_N40
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[22]">TC1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#TC1L458">TC1L458</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X25_Y6_N9
<P><A NAME="TC1L146_adder_eqn">TC1L146_adder_eqn</A> = ( <A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[22]">TC1_E_src2[22]</A>) ) + ( <A HREF="#TC1L151">TC1L151</A> );
<P><A NAME="TC1L146">TC1L146</A> = SUM(<A HREF="#TC1L146_adder_eqn">TC1L146_adder_eqn</A>);

<P> --TC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X25_Y6_N9
<P><A NAME="TC1L147_adder_eqn">TC1L147_adder_eqn</A> = ( <A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[22]">TC1_E_src2[22]</A>) ) + ( <A HREF="#TC1L151">TC1L151</A> );
<P><A NAME="TC1L147">TC1L147</A> = CARRY(<A HREF="#TC1L147_adder_eqn">TC1L147_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X23_Y6_N7
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[21]">TC1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#TC1L457">TC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X25_Y6_N6
<P><A NAME="TC1L150_adder_eqn">TC1L150_adder_eqn</A> = ( <A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[21]">TC1_E_src2[21]</A>) ) + ( <A HREF="#TC1L155">TC1L155</A> );
<P><A NAME="TC1L150">TC1L150</A> = SUM(<A HREF="#TC1L150_adder_eqn">TC1L150_adder_eqn</A>);

<P> --TC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X25_Y6_N6
<P><A NAME="TC1L151_adder_eqn">TC1L151_adder_eqn</A> = ( <A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[21]">TC1_E_src2[21]</A>) ) + ( <A HREF="#TC1L155">TC1L155</A> );
<P><A NAME="TC1L151">TC1L151</A> = CARRY(<A HREF="#TC1L151_adder_eqn">TC1L151_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X23_Y6_N10
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#TC1L456">TC1L456</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X25_Y6_N3
<P><A NAME="TC1L154_adder_eqn">TC1L154_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[20]">TC1_E_src2[20]</A>) ) + ( <A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A> ) + ( <A HREF="#TC1L159">TC1L159</A> );
<P><A NAME="TC1L154">TC1L154</A> = SUM(<A HREF="#TC1L154_adder_eqn">TC1L154_adder_eqn</A>);

<P> --TC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X25_Y6_N3
<P><A NAME="TC1L155_adder_eqn">TC1L155_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[20]">TC1_E_src2[20]</A>) ) + ( <A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A> ) + ( <A HREF="#TC1L159">TC1L159</A> );
<P><A NAME="TC1L155">TC1L155</A> = CARRY(<A HREF="#TC1L155_adder_eqn">TC1L155_adder_eqn</A>);


<P> --TC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X25_Y6_N0
<P><A NAME="TC1L158_adder_eqn">TC1L158_adder_eqn</A> = ( <A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[19]">TC1_E_src2[19]</A>) ) + ( <A HREF="#TC1L163">TC1L163</A> );
<P><A NAME="TC1L158">TC1L158</A> = SUM(<A HREF="#TC1L158_adder_eqn">TC1L158_adder_eqn</A>);

<P> --TC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X25_Y6_N0
<P><A NAME="TC1L159_adder_eqn">TC1L159_adder_eqn</A> = ( <A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[19]">TC1_E_src2[19]</A>) ) + ( <A HREF="#TC1L163">TC1L163</A> );
<P><A NAME="TC1L159">TC1L159</A> = CARRY(<A HREF="#TC1L159_adder_eqn">TC1L159_adder_eqn</A>);


<P> --TC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X25_Y7_N57
<P><A NAME="TC1L162_adder_eqn">TC1L162_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[18]">TC1_E_src2[18]</A>) ) + ( <A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A> ) + ( <A HREF="#TC1L167">TC1L167</A> );
<P><A NAME="TC1L162">TC1L162</A> = SUM(<A HREF="#TC1L162_adder_eqn">TC1L162_adder_eqn</A>);

<P> --TC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X25_Y7_N57
<P><A NAME="TC1L163_adder_eqn">TC1L163_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[18]">TC1_E_src2[18]</A>) ) + ( <A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A> ) + ( <A HREF="#TC1L167">TC1L167</A> );
<P><A NAME="TC1L163">TC1L163</A> = CARRY(<A HREF="#TC1L163_adder_eqn">TC1L163_adder_eqn</A>);


<P> --TC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X25_Y7_N54
<P><A NAME="TC1L166_adder_eqn">TC1L166_adder_eqn</A> = ( <A HREF="#TC1L494Q">TC1L494Q</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>) ) + ( <A HREF="#TC1L143">TC1L143</A> );
<P><A NAME="TC1L166">TC1L166</A> = SUM(<A HREF="#TC1L166_adder_eqn">TC1L166_adder_eqn</A>);

<P> --TC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X25_Y7_N54
<P><A NAME="TC1L167_adder_eqn">TC1L167_adder_eqn</A> = ( <A HREF="#TC1L494Q">TC1L494Q</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>) ) + ( <A HREF="#TC1L143">TC1L143</A> );
<P><A NAME="TC1L167">TC1L167</A> = CARRY(<A HREF="#TC1L167_adder_eqn">TC1L167_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X23_Y6_N26
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[24]">TC1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#TC1L460">TC1L460</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X25_Y6_N15
<P><A NAME="TC1L170_adder_eqn">TC1L170_adder_eqn</A> = ( <A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A>) ) + ( <A HREF="#TC1L175">TC1L175</A> );
<P><A NAME="TC1L170">TC1L170</A> = SUM(<A HREF="#TC1L170_adder_eqn">TC1L170_adder_eqn</A>);

<P> --TC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X25_Y6_N15
<P><A NAME="TC1L171_adder_eqn">TC1L171_adder_eqn</A> = ( <A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A>) ) + ( <A HREF="#TC1L175">TC1L175</A> );
<P><A NAME="TC1L171">TC1L171</A> = CARRY(<A HREF="#TC1L171_adder_eqn">TC1L171_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X23_Y6_N29
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[23]">TC1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#TC1L459">TC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X25_Y6_N12
<P><A NAME="TC1L174_adder_eqn">TC1L174_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>) ) + ( <A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A> ) + ( <A HREF="#TC1L147">TC1L147</A> );
<P><A NAME="TC1L174">TC1L174</A> = SUM(<A HREF="#TC1L174_adder_eqn">TC1L174_adder_eqn</A>);

<P> --TC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X25_Y6_N12
<P><A NAME="TC1L175_adder_eqn">TC1L175_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>) ) + ( <A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A> ) + ( <A HREF="#TC1L147">TC1L147</A> );
<P><A NAME="TC1L175">TC1L175</A> = CARRY(<A HREF="#TC1L175_adder_eqn">TC1L175_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X23_Y6_N20
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#TC1L462">TC1L462</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X25_Y6_N21
<P><A NAME="TC1L178_adder_eqn">TC1L178_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A>) ) + ( <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A> ) + ( <A HREF="#TC1L183">TC1L183</A> );
<P><A NAME="TC1L178">TC1L178</A> = SUM(<A HREF="#TC1L178_adder_eqn">TC1L178_adder_eqn</A>);

<P> --TC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X25_Y6_N21
<P><A NAME="TC1L179_adder_eqn">TC1L179_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A>) ) + ( <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A> ) + ( <A HREF="#TC1L183">TC1L183</A> );
<P><A NAME="TC1L179">TC1L179</A> = CARRY(<A HREF="#TC1L179_adder_eqn">TC1L179_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X23_Y6_N31
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#TC1L461">TC1L461</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X25_Y6_N18
<P><A NAME="TC1L182_adder_eqn">TC1L182_adder_eqn</A> = ( <A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A>) ) + ( <A HREF="#TC1L171">TC1L171</A> );
<P><A NAME="TC1L182">TC1L182</A> = SUM(<A HREF="#TC1L182_adder_eqn">TC1L182_adder_eqn</A>);

<P> --TC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X25_Y6_N18
<P><A NAME="TC1L183_adder_eqn">TC1L183_adder_eqn</A> = ( <A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A>) ) + ( <A HREF="#TC1L171">TC1L171</A> );
<P><A NAME="TC1L183">TC1L183</A> = CARRY(<A HREF="#TC1L183_adder_eqn">TC1L183_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X23_Y6_N55
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[28]">TC1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#TC1L464">TC1L464</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X25_Y6_N27
<P><A NAME="TC1L186_adder_eqn">TC1L186_adder_eqn</A> = ( <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>) ) + ( <A HREF="#TC1L191">TC1L191</A> );
<P><A NAME="TC1L186">TC1L186</A> = SUM(<A HREF="#TC1L186_adder_eqn">TC1L186_adder_eqn</A>);

<P> --TC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X25_Y6_N27
<P><A NAME="TC1L187_adder_eqn">TC1L187_adder_eqn</A> = ( <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> ) + ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>) ) + ( <A HREF="#TC1L191">TC1L191</A> );
<P><A NAME="TC1L187">TC1L187</A> = CARRY(<A HREF="#TC1L187_adder_eqn">TC1L187_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X23_Y6_N46
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#TC1L463">TC1L463</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X25_Y6_N24
<P><A NAME="TC1L190_adder_eqn">TC1L190_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A>) ) + ( <A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> ) + ( <A HREF="#TC1L179">TC1L179</A> );
<P><A NAME="TC1L190">TC1L190</A> = SUM(<A HREF="#TC1L190_adder_eqn">TC1L190_adder_eqn</A>);

<P> --TC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X25_Y6_N24
<P><A NAME="TC1L191_adder_eqn">TC1L191_adder_eqn</A> = ( !<A HREF="#TC1_E_alu_sub">TC1_E_alu_sub</A> $ (!<A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A>) ) + ( <A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> ) + ( <A HREF="#TC1L179">TC1L179</A> );
<P><A NAME="TC1L191">TC1L191</A> = CARRY(<A HREF="#TC1L191_adder_eqn">TC1L191_adder_eqn</A>);


<P> --TC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X23_Y6_N43
<P> --register power-up is low

<P><A NAME="TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#TC1L465">TC1L465</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X10_Y5_N39
<P><A NAME="RB1_counter_comb_bita3_adder_eqn">RB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L11">RB1L11</A> );
<P><A NAME="RB1_counter_comb_bita3">RB1_counter_comb_bita3</A> = SUM(<A HREF="#RB1_counter_comb_bita3_adder_eqn">RB1_counter_comb_bita3_adder_eqn</A>);

<P> --RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X10_Y5_N39
<P><A NAME="RB1L15_adder_eqn">RB1L15_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L11">RB1L11</A> );
<P><A NAME="RB1L15">RB1L15</A> = CARRY(<A HREF="#RB1L15_adder_eqn">RB1L15_adder_eqn</A>);


<P> --RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X10_Y5_N30
<P><A NAME="RB1_counter_comb_bita0_adder_eqn">RB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB1_counter_comb_bita0">RB1_counter_comb_bita0</A> = SUM(<A HREF="#RB1_counter_comb_bita0_adder_eqn">RB1_counter_comb_bita0_adder_eqn</A>);

<P> --RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X10_Y5_N30
<P><A NAME="RB1L3_adder_eqn">RB1L3_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="RB1L3">RB1L3</A> = CARRY(<A HREF="#RB1L3_adder_eqn">RB1L3_adder_eqn</A>);


<P> --RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X10_Y5_N36
<P><A NAME="RB1_counter_comb_bita2_adder_eqn">RB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L7">RB1L7</A> );
<P><A NAME="RB1_counter_comb_bita2">RB1_counter_comb_bita2</A> = SUM(<A HREF="#RB1_counter_comb_bita2_adder_eqn">RB1_counter_comb_bita2_adder_eqn</A>);

<P> --RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X10_Y5_N36
<P><A NAME="RB1L11_adder_eqn">RB1L11_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L7">RB1L7</A> );
<P><A NAME="RB1L11">RB1L11</A> = CARRY(<A HREF="#RB1L11_adder_eqn">RB1L11_adder_eqn</A>);


<P> --RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X10_Y5_N33
<P><A NAME="RB1_counter_comb_bita1_adder_eqn">RB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L3">RB1L3</A> );
<P><A NAME="RB1_counter_comb_bita1">RB1_counter_comb_bita1</A> = SUM(<A HREF="#RB1_counter_comb_bita1_adder_eqn">RB1_counter_comb_bita1_adder_eqn</A>);

<P> --RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X10_Y5_N33
<P><A NAME="RB1L7_adder_eqn">RB1L7_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L3">RB1L3</A> );
<P><A NAME="RB1L7">RB1L7</A> = CARRY(<A HREF="#RB1L7_adder_eqn">RB1L7_adder_eqn</A>);


<P> --RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X10_Y5_N45
<P><A NAME="RB1_counter_comb_bita5_adder_eqn">RB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L19">RB1L19</A> );
<P><A NAME="RB1_counter_comb_bita5">RB1_counter_comb_bita5</A> = SUM(<A HREF="#RB1_counter_comb_bita5_adder_eqn">RB1_counter_comb_bita5_adder_eqn</A>);


<P> --RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X10_Y5_N42
<P><A NAME="RB1_counter_comb_bita4_adder_eqn">RB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L15">RB1L15</A> );
<P><A NAME="RB1_counter_comb_bita4">RB1_counter_comb_bita4</A> = SUM(<A HREF="#RB1_counter_comb_bita4_adder_eqn">RB1_counter_comb_bita4_adder_eqn</A>);

<P> --RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X10_Y5_N42
<P><A NAME="RB1L19_adder_eqn">RB1L19_adder_eqn</A> = ( <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) + ( <A HREF="#RB1L15">RB1L15</A> );
<P><A NAME="RB1L19">RB1L19</A> = CARRY(<A HREF="#RB1L19_adder_eqn">RB1L19_adder_eqn</A>);


<P> --LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X7_Y5_N31
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[22]">LD1_MonDReg[22]</A> = DFFEAS(<A HREF="#LD1L94">LD1L94</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X2_Y5_N14
<P> --register power-up is low

<P><A NAME="PD1_sr[22]">PD1_sr[22]</A> = DFFEAS(<A HREF="#PD1L87">PD1L87</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X6_Y5_N1
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[20]">BD1_break_readreg[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X7_Y5_N40
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[20]">LD1_MonDReg[20]</A> = DFFEAS(<A HREF="#LD1L90">LD1L90</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X6_Y5_N4
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[19]">BD1_break_readreg[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[19]">ND1_jdo[19]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X7_Y5_N43
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[19]">LD1_MonDReg[19]</A> = DFFEAS(<A HREF="#LD1L88">LD1L88</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X2_Y5_N11
<P> --register power-up is low

<P><A NAME="PD1_sr[19]">PD1_sr[19]</A> = DFFEAS(<A HREF="#PD1L88">PD1L88</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X7_Y5_N49
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[23]">LD1_MonDReg[23]</A> = DFFEAS(<A HREF="#LD1L96">LD1L96</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y5_N37
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[25]">LD1_MonDReg[25]</A> = DFFEAS(<A HREF="#LD1L100">LD1L100</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X7_Y5_N29
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[26]">LD1_MonDReg[26]</A> = DFFEAS(<A HREF="#LD1L103">LD1L103</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X3_Y5_N53
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[11]">LD1_MonDReg[11]</A> = DFFEAS(<A HREF="#LD1L74">LD1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X3_Y5_N8
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[13]">LD1_MonDReg[13]</A> = DFFEAS(<A HREF="#LD1L77">LD1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X3_Y5_N10
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[15]">LD1_MonDReg[15]</A> = DFFEAS(<A HREF="#LD1L80">LD1L80</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X3_Y5_N16
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[7]">LD1_MonDReg[7]</A> = DFFEAS(<A HREF="#LD1L67">LD1L67</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X3_Y5_N40
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[9]">LD1_MonDReg[9]</A> = DFFEAS(<A HREF="#LD1L70">LD1L70</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X7_Y5_N19
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[6]">LD1_MonDReg[6]</A> = DFFEAS(<A HREF="#LD1L65">LD1L65</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X3_Y5_N43
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[10]">LD1_MonDReg[10]</A> = DFFEAS(<A HREF="#LD1L72">LD1L72</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X11_Y5_N39
<P><A NAME="U1L34_adder_eqn">U1L34_adder_eqn</A> = ( !<A HREF="#RB1L31Q">RB1L31Q</A> ) + ( GND ) + ( <A HREF="#U1L47">U1L47</A> );
<P><A NAME="U1L34">U1L34</A> = SUM(<A HREF="#U1L34_adder_eqn">U1L34_adder_eqn</A>);

<P> --U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X11_Y5_N39
<P><A NAME="U1L35_adder_eqn">U1L35_adder_eqn</A> = ( !<A HREF="#RB1L31Q">RB1L31Q</A> ) + ( GND ) + ( <A HREF="#U1L47">U1L47</A> );
<P><A NAME="U1L35">U1L35</A> = CARRY(<A HREF="#U1L35_adder_eqn">U1L35_adder_eqn</A>);


<P> --LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X3_Y5_N20
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[17]">LD1_MonDReg[17]</A> = DFFEAS(<A HREF="#LD1L85">LD1L85</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X11_Y5_N42
<P><A NAME="U1L38_adder_eqn">U1L38_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L35">U1L35</A> );
<P><A NAME="U1L38">U1L38</A> = SUM(<A HREF="#U1L38_adder_eqn">U1L38_adder_eqn</A>);

<P> --U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X11_Y5_N42
<P><A NAME="U1L39_adder_eqn">U1L39_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#U1L35">U1L35</A> );
<P><A NAME="U1L39">U1L39</A> = CARRY(<A HREF="#U1L39_adder_eqn">U1L39_adder_eqn</A>);


<P> --U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X11_Y5_N33
<P><A NAME="U1L42_adder_eqn">U1L42_adder_eqn</A> = ( !<A HREF="#RB1L28Q">RB1L28Q</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L42">U1L42</A> = SUM(<A HREF="#U1L42_adder_eqn">U1L42_adder_eqn</A>);

<P> --U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X11_Y5_N33
<P><A NAME="U1L43_adder_eqn">U1L43_adder_eqn</A> = ( !<A HREF="#RB1L28Q">RB1L28Q</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L43">U1L43</A> = CARRY(<A HREF="#U1L43_adder_eqn">U1L43_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17] at M10K_X26_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_in">ZB2_av_readdata_pre[17]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[17]">TC1_d_writedata[17]</A>, <A HREF="#TC1_d_writedata[20]">TC1_d_writedata[20]</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_in_reg">ZB2_av_readdata_pre[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_in">ZB2_av_readdata_pre[17]_PORT_A_data_in</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_address">ZB2_av_readdata_pre[17]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_address_reg">ZB2_av_readdata_pre[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_address">ZB2_av_readdata_pre[17]_PORT_A_address</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_write_enable">ZB2_av_readdata_pre[17]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_write_enable">ZB2_av_readdata_pre[17]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_read_enable">ZB2_av_readdata_pre[17]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_read_enable">ZB2_av_readdata_pre[17]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_clock_0">ZB2_av_readdata_pre[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_clear_0">ZB2_av_readdata_pre[17]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_out">ZB2_av_readdata_pre[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_in_reg">ZB2_av_readdata_pre[17]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_address_reg">ZB2_av_readdata_pre[17]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[17]_clock_0">ZB2_av_readdata_pre[17]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[17]_clear_0">ZB2_av_readdata_pre[17]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_out_reg">ZB2_av_readdata_pre[17]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_out">ZB2_av_readdata_pre[17]_PORT_A_data_out</A>, ZB2_av_readdata_pre[17]_clock_0, ZB2_av_readdata_pre[17]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[17]">ZB2_av_readdata_pre[17]</A> = <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_out_reg">ZB2_av_readdata_pre[17]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20] at M10K_X26_Y5_N0
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_in">ZB2_av_readdata_pre[17]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[17]">TC1_d_writedata[17]</A>, <A HREF="#TC1_d_writedata[20]">TC1_d_writedata[20]</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_in_reg">ZB2_av_readdata_pre[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_in">ZB2_av_readdata_pre[17]_PORT_A_data_in</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_address">ZB2_av_readdata_pre[17]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_address_reg">ZB2_av_readdata_pre[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_address">ZB2_av_readdata_pre[17]_PORT_A_address</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_write_enable">ZB2_av_readdata_pre[17]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_write_enable">ZB2_av_readdata_pre[17]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_read_enable">ZB2_av_readdata_pre[17]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_read_enable">ZB2_av_readdata_pre[17]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[17]_clock_0">ZB2_av_readdata_pre[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[17]_clear_0">ZB2_av_readdata_pre[17]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_out">ZB2_av_readdata_pre[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_in_reg">ZB2_av_readdata_pre[17]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_address_reg">ZB2_av_readdata_pre[17]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[17]_clock_0">ZB2_av_readdata_pre[17]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[17]_clear_0">ZB2_av_readdata_pre[17]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[17]_PORT_A_data_out_reg">ZB2_av_readdata_pre[17]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_out">ZB2_av_readdata_pre[17]_PORT_A_data_out</A>, ZB2_av_readdata_pre[17]_clock_0, ZB2_av_readdata_pre[17]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[20]">ZB2_av_readdata_pre[20]</A> = <A HREF="#ZB2_av_readdata_pre[17]_PORT_A_data_out_reg">ZB2_av_readdata_pre[17]_PORT_A_data_out_reg</A>[1];


<P> --U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X11_Y5_N36
<P><A NAME="U1L46_adder_eqn">U1L46_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L43">U1L43</A> );
<P><A NAME="U1L46">U1L46</A> = SUM(<A HREF="#U1L46_adder_eqn">U1L46_adder_eqn</A>);

<P> --U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X11_Y5_N36
<P><A NAME="U1L47_adder_eqn">U1L47_adder_eqn</A> = ( !<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#U1L43">U1L43</A> );
<P><A NAME="U1L47">U1L47</A> = CARRY(<A HREF="#U1L47_adder_eqn">U1L47_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18] at M10K_X14_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_in">ZB2_av_readdata_pre[18]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[18]">TC1_d_writedata[18]</A>, <A HREF="#TC1_d_writedata[23]">TC1_d_writedata[23]</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_in_reg">ZB2_av_readdata_pre[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_in">ZB2_av_readdata_pre[18]_PORT_A_data_in</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_address">ZB2_av_readdata_pre[18]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_address_reg">ZB2_av_readdata_pre[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_address">ZB2_av_readdata_pre[18]_PORT_A_address</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_write_enable">ZB2_av_readdata_pre[18]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_write_enable">ZB2_av_readdata_pre[18]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_read_enable">ZB2_av_readdata_pre[18]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_read_enable">ZB2_av_readdata_pre[18]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_clock_0">ZB2_av_readdata_pre[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_clear_0">ZB2_av_readdata_pre[18]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_out">ZB2_av_readdata_pre[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_in_reg">ZB2_av_readdata_pre[18]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_address_reg">ZB2_av_readdata_pre[18]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[18]_clock_0">ZB2_av_readdata_pre[18]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[18]_clear_0">ZB2_av_readdata_pre[18]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_out_reg">ZB2_av_readdata_pre[18]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_out">ZB2_av_readdata_pre[18]_PORT_A_data_out</A>, ZB2_av_readdata_pre[18]_clock_0, ZB2_av_readdata_pre[18]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[18]">ZB2_av_readdata_pre[18]</A> = <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_out_reg">ZB2_av_readdata_pre[18]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23] at M10K_X14_Y5_N0
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_in">ZB2_av_readdata_pre[18]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[18]">TC1_d_writedata[18]</A>, <A HREF="#TC1_d_writedata[23]">TC1_d_writedata[23]</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_in_reg">ZB2_av_readdata_pre[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_in">ZB2_av_readdata_pre[18]_PORT_A_data_in</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_address">ZB2_av_readdata_pre[18]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_address_reg">ZB2_av_readdata_pre[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_address">ZB2_av_readdata_pre[18]_PORT_A_address</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_write_enable">ZB2_av_readdata_pre[18]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_write_enable">ZB2_av_readdata_pre[18]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_read_enable">ZB2_av_readdata_pre[18]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_read_enable">ZB2_av_readdata_pre[18]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[18]_clock_0">ZB2_av_readdata_pre[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[18]_clear_0">ZB2_av_readdata_pre[18]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_out">ZB2_av_readdata_pre[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_in_reg">ZB2_av_readdata_pre[18]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_address_reg">ZB2_av_readdata_pre[18]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[18]_clock_0">ZB2_av_readdata_pre[18]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[18]_clear_0">ZB2_av_readdata_pre[18]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[18]_PORT_A_data_out_reg">ZB2_av_readdata_pre[18]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_out">ZB2_av_readdata_pre[18]_PORT_A_data_out</A>, ZB2_av_readdata_pre[18]_clock_0, ZB2_av_readdata_pre[18]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[23]">ZB2_av_readdata_pre[23]</A> = <A HREF="#ZB2_av_readdata_pre[18]_PORT_A_data_out_reg">ZB2_av_readdata_pre[18]_PORT_A_data_out_reg</A>[1];


<P> --LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X7_Y5_N46
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[21]">LD1_MonDReg[21]</A> = DFFEAS(<A HREF="#LD1L92">LD1L92</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X11_Y5_N48
<P><A NAME="U1L50_adder_eqn">U1L50_adder_eqn</A> = ( !<A HREF="#NB1_b_full">NB1_b_full</A> ) + ( VCC ) + ( <A HREF="#U1L55">U1L55</A> );
<P><A NAME="U1L50">U1L50</A> = SUM(<A HREF="#U1L50_adder_eqn">U1L50_adder_eqn</A>);


<P> --U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X11_Y5_N45
<P><A NAME="U1L54_adder_eqn">U1L54_adder_eqn</A> = ( !<A HREF="#RB1L34Q">RB1L34Q</A> ) + ( GND ) + ( <A HREF="#U1L39">U1L39</A> );
<P><A NAME="U1L54">U1L54</A> = SUM(<A HREF="#U1L54_adder_eqn">U1L54_adder_eqn</A>);

<P> --U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X11_Y5_N45
<P><A NAME="U1L55_adder_eqn">U1L55_adder_eqn</A> = ( !<A HREF="#RB1L34Q">RB1L34Q</A> ) + ( GND ) + ( <A HREF="#U1L39">U1L39</A> );
<P><A NAME="U1L55">U1L55</A> = CARRY(<A HREF="#U1L55_adder_eqn">U1L55_adder_eqn</A>);


<P> --ZB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21] at M10K_X26_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_in">ZB2_av_readdata_pre[21]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[21]">TC1_d_writedata[21]</A>, <A HREF="#TC1_d_writedata[22]">TC1_d_writedata[22]</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_in_reg">ZB2_av_readdata_pre[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_in">ZB2_av_readdata_pre[21]_PORT_A_data_in</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_address">ZB2_av_readdata_pre[21]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_address_reg">ZB2_av_readdata_pre[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_address">ZB2_av_readdata_pre[21]_PORT_A_address</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_write_enable">ZB2_av_readdata_pre[21]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_write_enable">ZB2_av_readdata_pre[21]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_read_enable">ZB2_av_readdata_pre[21]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_read_enable">ZB2_av_readdata_pre[21]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_clock_0">ZB2_av_readdata_pre[21]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_clear_0">ZB2_av_readdata_pre[21]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_out">ZB2_av_readdata_pre[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_in_reg">ZB2_av_readdata_pre[21]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_address_reg">ZB2_av_readdata_pre[21]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[21]_clock_0">ZB2_av_readdata_pre[21]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[21]_clear_0">ZB2_av_readdata_pre[21]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_out_reg">ZB2_av_readdata_pre[21]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_out">ZB2_av_readdata_pre[21]_PORT_A_data_out</A>, ZB2_av_readdata_pre[21]_clock_0, ZB2_av_readdata_pre[21]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[21]">ZB2_av_readdata_pre[21]</A> = <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_out_reg">ZB2_av_readdata_pre[21]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22] at M10K_X26_Y2_N0
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_in">ZB2_av_readdata_pre[21]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[21]">TC1_d_writedata[21]</A>, <A HREF="#TC1_d_writedata[22]">TC1_d_writedata[22]</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_in_reg">ZB2_av_readdata_pre[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_in">ZB2_av_readdata_pre[21]_PORT_A_data_in</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_address">ZB2_av_readdata_pre[21]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_address_reg">ZB2_av_readdata_pre[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_address">ZB2_av_readdata_pre[21]_PORT_A_address</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_write_enable">ZB2_av_readdata_pre[21]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_write_enable">ZB2_av_readdata_pre[21]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_read_enable">ZB2_av_readdata_pre[21]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_read_enable">ZB2_av_readdata_pre[21]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[21]_clock_0">ZB2_av_readdata_pre[21]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[21]_clear_0">ZB2_av_readdata_pre[21]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_out">ZB2_av_readdata_pre[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_in_reg">ZB2_av_readdata_pre[21]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_address_reg">ZB2_av_readdata_pre[21]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[21]_clock_0">ZB2_av_readdata_pre[21]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[21]_clear_0">ZB2_av_readdata_pre[21]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[21]_PORT_A_data_out_reg">ZB2_av_readdata_pre[21]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_out">ZB2_av_readdata_pre[21]_PORT_A_data_out</A>, ZB2_av_readdata_pre[21]_clock_0, ZB2_av_readdata_pre[21]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[22]">ZB2_av_readdata_pre[22]</A> = <A HREF="#ZB2_av_readdata_pre[21]_PORT_A_data_out_reg">ZB2_av_readdata_pre[21]_PORT_A_data_out_reg</A>[1];


<P> --BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X2_Y6_N19
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[17]">BD1_break_readreg[17]</A> = DFFEAS(<A HREF="#BD1L34">BD1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y3_N23
<P> --register power-up is low

<P><A NAME="EB1_td_shift[8]">EB1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L86">EB1L86</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X1_Y3_N34
<P> --register power-up is low

<P><A NAME="EB1_count[4]">EB1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[3]">EB1_count[3]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X6_Y5_N55
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[25]">BD1_break_readreg[25]</A> = DFFEAS(<A HREF="#BD1L44">BD1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y6_N50
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[5]">BD1_break_readreg[5]</A> = DFFEAS(<A HREF="#BD1L12">BD1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y6_N53
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[26]">BD1_break_readreg[26]</A> = DFFEAS(<A HREF="#BD1L46">BD1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y6_N2
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[27]">BD1_break_readreg[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X3_Y5_N37
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[27]">LD1_MonDReg[27]</A> = DFFEAS(<A HREF="#LD1L105">LD1L105</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X6_Y5_N2
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[28]">BD1_break_readreg[28]</A> = DFFEAS(<A HREF="#BD1L49">BD1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X3_Y5_N49
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[28]">LD1_MonDReg[28]</A> = DFFEAS(<A HREF="#LD1L107">LD1L107</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y6_N5
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[29]">BD1_break_readreg[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y5_N26
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[30]">LD1_MonDReg[30]</A> = DFFEAS(<A HREF="#LD1L111">LD1L111</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y6_N52
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[30]">BD1_break_readreg[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y6_N20
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[31]">BD1_break_readreg[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X3_Y5_N25
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[31]">LD1_MonDReg[31]</A> = DFFEAS(<A HREF="#LD1L113">LD1L113</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --ZB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24] at M10K_X14_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_in">ZB2_av_readdata_pre[24]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[24]">TC1_d_writedata[24]</A>, <A HREF="#TC1_d_writedata[26]">TC1_d_writedata[26]</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_in_reg">ZB2_av_readdata_pre[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_in">ZB2_av_readdata_pre[24]_PORT_A_data_in</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_address">ZB2_av_readdata_pre[24]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_address_reg">ZB2_av_readdata_pre[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_address">ZB2_av_readdata_pre[24]_PORT_A_address</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_write_enable">ZB2_av_readdata_pre[24]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_write_enable">ZB2_av_readdata_pre[24]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_read_enable">ZB2_av_readdata_pre[24]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_read_enable">ZB2_av_readdata_pre[24]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_clock_0">ZB2_av_readdata_pre[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_clear_0">ZB2_av_readdata_pre[24]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_out">ZB2_av_readdata_pre[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_in_reg">ZB2_av_readdata_pre[24]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_address_reg">ZB2_av_readdata_pre[24]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[24]_clock_0">ZB2_av_readdata_pre[24]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[24]_clear_0">ZB2_av_readdata_pre[24]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_out_reg">ZB2_av_readdata_pre[24]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_out">ZB2_av_readdata_pre[24]_PORT_A_data_out</A>, ZB2_av_readdata_pre[24]_clock_0, ZB2_av_readdata_pre[24]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[24]">ZB2_av_readdata_pre[24]</A> = <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_out_reg">ZB2_av_readdata_pre[24]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26] at M10K_X14_Y7_N0
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_in">ZB2_av_readdata_pre[24]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[24]">TC1_d_writedata[24]</A>, <A HREF="#TC1_d_writedata[26]">TC1_d_writedata[26]</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_in_reg">ZB2_av_readdata_pre[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_in">ZB2_av_readdata_pre[24]_PORT_A_data_in</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_address">ZB2_av_readdata_pre[24]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_address_reg">ZB2_av_readdata_pre[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_address">ZB2_av_readdata_pre[24]_PORT_A_address</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_write_enable">ZB2_av_readdata_pre[24]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_write_enable">ZB2_av_readdata_pre[24]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_read_enable">ZB2_av_readdata_pre[24]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_read_enable">ZB2_av_readdata_pre[24]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[24]_clock_0">ZB2_av_readdata_pre[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[24]_clear_0">ZB2_av_readdata_pre[24]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_out">ZB2_av_readdata_pre[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_in_reg">ZB2_av_readdata_pre[24]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_address_reg">ZB2_av_readdata_pre[24]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[24]_clock_0">ZB2_av_readdata_pre[24]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[24]_clear_0">ZB2_av_readdata_pre[24]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[24]_PORT_A_data_out_reg">ZB2_av_readdata_pre[24]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_out">ZB2_av_readdata_pre[24]_PORT_A_data_out</A>, ZB2_av_readdata_pre[24]_clock_0, ZB2_av_readdata_pre[24]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[26]">ZB2_av_readdata_pre[26]</A> = <A HREF="#ZB2_av_readdata_pre[24]_PORT_A_data_out_reg">ZB2_av_readdata_pre[24]_PORT_A_data_out_reg</A>[1];


<P> --ZB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25] at M10K_X5_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_in">ZB2_av_readdata_pre[25]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[25]">TC1_d_writedata[25]</A>, <A HREF="#TC1_d_writedata[28]">TC1_d_writedata[28]</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_in_reg">ZB2_av_readdata_pre[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_in">ZB2_av_readdata_pre[25]_PORT_A_data_in</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_address">ZB2_av_readdata_pre[25]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_address_reg">ZB2_av_readdata_pre[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_address">ZB2_av_readdata_pre[25]_PORT_A_address</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_write_enable">ZB2_av_readdata_pre[25]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_write_enable">ZB2_av_readdata_pre[25]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_read_enable">ZB2_av_readdata_pre[25]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_read_enable">ZB2_av_readdata_pre[25]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_clock_0">ZB2_av_readdata_pre[25]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_clear_0">ZB2_av_readdata_pre[25]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_out">ZB2_av_readdata_pre[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_in_reg">ZB2_av_readdata_pre[25]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_address_reg">ZB2_av_readdata_pre[25]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[25]_clock_0">ZB2_av_readdata_pre[25]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[25]_clear_0">ZB2_av_readdata_pre[25]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_out_reg">ZB2_av_readdata_pre[25]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_out">ZB2_av_readdata_pre[25]_PORT_A_data_out</A>, ZB2_av_readdata_pre[25]_clock_0, ZB2_av_readdata_pre[25]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[25]">ZB2_av_readdata_pre[25]</A> = <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_out_reg">ZB2_av_readdata_pre[25]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28] at M10K_X5_Y7_N0
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_in">ZB2_av_readdata_pre[25]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[25]">TC1_d_writedata[25]</A>, <A HREF="#TC1_d_writedata[28]">TC1_d_writedata[28]</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_in_reg">ZB2_av_readdata_pre[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_in">ZB2_av_readdata_pre[25]_PORT_A_data_in</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_address">ZB2_av_readdata_pre[25]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_address_reg">ZB2_av_readdata_pre[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_address">ZB2_av_readdata_pre[25]_PORT_A_address</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_write_enable">ZB2_av_readdata_pre[25]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_write_enable">ZB2_av_readdata_pre[25]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_read_enable">ZB2_av_readdata_pre[25]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_read_enable">ZB2_av_readdata_pre[25]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[25]_clock_0">ZB2_av_readdata_pre[25]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[25]_clear_0">ZB2_av_readdata_pre[25]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_out">ZB2_av_readdata_pre[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_in_reg">ZB2_av_readdata_pre[25]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_address_reg">ZB2_av_readdata_pre[25]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[25]_clock_0">ZB2_av_readdata_pre[25]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[25]_clear_0">ZB2_av_readdata_pre[25]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[25]_PORT_A_data_out_reg">ZB2_av_readdata_pre[25]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_out">ZB2_av_readdata_pre[25]_PORT_A_data_out</A>, ZB2_av_readdata_pre[25]_clock_0, ZB2_av_readdata_pre[25]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[28]">ZB2_av_readdata_pre[28]</A> = <A HREF="#ZB2_av_readdata_pre[25]_PORT_A_data_out_reg">ZB2_av_readdata_pre[25]_PORT_A_data_out_reg</A>[1];


<P> --ZB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27] at M10K_X26_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_in">ZB2_av_readdata_pre[27]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[27]">TC1_d_writedata[27]</A>, <A HREF="#TC1_d_writedata[31]">TC1_d_writedata[31]</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_in_reg">ZB2_av_readdata_pre[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_in">ZB2_av_readdata_pre[27]_PORT_A_data_in</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_address">ZB2_av_readdata_pre[27]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_address_reg">ZB2_av_readdata_pre[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_address">ZB2_av_readdata_pre[27]_PORT_A_address</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_write_enable">ZB2_av_readdata_pre[27]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_write_enable">ZB2_av_readdata_pre[27]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_read_enable">ZB2_av_readdata_pre[27]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_read_enable">ZB2_av_readdata_pre[27]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_clock_0">ZB2_av_readdata_pre[27]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_clear_0">ZB2_av_readdata_pre[27]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_out">ZB2_av_readdata_pre[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_in_reg">ZB2_av_readdata_pre[27]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_address_reg">ZB2_av_readdata_pre[27]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[27]_clock_0">ZB2_av_readdata_pre[27]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[27]_clear_0">ZB2_av_readdata_pre[27]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_out_reg">ZB2_av_readdata_pre[27]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_out">ZB2_av_readdata_pre[27]_PORT_A_data_out</A>, ZB2_av_readdata_pre[27]_clock_0, ZB2_av_readdata_pre[27]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[27]">ZB2_av_readdata_pre[27]</A> = <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_out_reg">ZB2_av_readdata_pre[27]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31] at M10K_X26_Y4_N0
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_in">ZB2_av_readdata_pre[27]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[27]">TC1_d_writedata[27]</A>, <A HREF="#TC1_d_writedata[31]">TC1_d_writedata[31]</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_in_reg">ZB2_av_readdata_pre[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_in">ZB2_av_readdata_pre[27]_PORT_A_data_in</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_address">ZB2_av_readdata_pre[27]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_address_reg">ZB2_av_readdata_pre[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_address">ZB2_av_readdata_pre[27]_PORT_A_address</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_write_enable">ZB2_av_readdata_pre[27]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_write_enable">ZB2_av_readdata_pre[27]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_read_enable">ZB2_av_readdata_pre[27]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_read_enable">ZB2_av_readdata_pre[27]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[27]_clock_0">ZB2_av_readdata_pre[27]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[27]_clear_0">ZB2_av_readdata_pre[27]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_out">ZB2_av_readdata_pre[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_in_reg">ZB2_av_readdata_pre[27]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_address_reg">ZB2_av_readdata_pre[27]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[27]_clock_0">ZB2_av_readdata_pre[27]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[27]_clear_0">ZB2_av_readdata_pre[27]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[27]_PORT_A_data_out_reg">ZB2_av_readdata_pre[27]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_out">ZB2_av_readdata_pre[27]_PORT_A_data_out</A>, ZB2_av_readdata_pre[27]_clock_0, ZB2_av_readdata_pre[27]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[31]">ZB2_av_readdata_pre[31]</A> = <A HREF="#ZB2_av_readdata_pre[27]_PORT_A_data_out_reg">ZB2_av_readdata_pre[27]_PORT_A_data_out_reg</A>[1];


<P> --ZB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29] at M10K_X26_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_in">ZB2_av_readdata_pre[29]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[29]">TC1_d_writedata[29]</A>, <A HREF="#TC1_d_writedata[30]">TC1_d_writedata[30]</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_in_reg">ZB2_av_readdata_pre[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_in">ZB2_av_readdata_pre[29]_PORT_A_data_in</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_address">ZB2_av_readdata_pre[29]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_address_reg">ZB2_av_readdata_pre[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_address">ZB2_av_readdata_pre[29]_PORT_A_address</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_write_enable">ZB2_av_readdata_pre[29]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_write_enable">ZB2_av_readdata_pre[29]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_read_enable">ZB2_av_readdata_pre[29]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_read_enable">ZB2_av_readdata_pre[29]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_clock_0">ZB2_av_readdata_pre[29]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_clear_0">ZB2_av_readdata_pre[29]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_out">ZB2_av_readdata_pre[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_in_reg">ZB2_av_readdata_pre[29]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_address_reg">ZB2_av_readdata_pre[29]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[29]_clock_0">ZB2_av_readdata_pre[29]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[29]_clear_0">ZB2_av_readdata_pre[29]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_out_reg">ZB2_av_readdata_pre[29]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_out">ZB2_av_readdata_pre[29]_PORT_A_data_out</A>, ZB2_av_readdata_pre[29]_clock_0, ZB2_av_readdata_pre[29]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[29]">ZB2_av_readdata_pre[29]</A> = <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_out_reg">ZB2_av_readdata_pre[29]_PORT_A_data_out_reg</A>[0];

<P> --ZB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30] at M10K_X26_Y3_N0
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_in">ZB2_av_readdata_pre[29]_PORT_A_data_in</A> = BUS(<A HREF="#TC1_d_writedata[29]">TC1_d_writedata[29]</A>, <A HREF="#TC1_d_writedata[30]">TC1_d_writedata[30]</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_in_reg">ZB2_av_readdata_pre[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_in">ZB2_av_readdata_pre[29]_PORT_A_data_in</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_address">ZB2_av_readdata_pre[29]_PORT_A_address</A> = BUS(<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>, <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>, <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>, <A HREF="#TC1L775Q">TC1L775Q</A>, <A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>, <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>, <A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>, <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>, <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>, <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>, <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>, <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_address_reg">ZB2_av_readdata_pre[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_address">ZB2_av_readdata_pre[29]_PORT_A_address</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_write_enable">ZB2_av_readdata_pre[29]_PORT_A_write_enable</A> = <A HREF="#S1L3">S1L3</A>;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_write_enable">ZB2_av_readdata_pre[29]_PORT_A_write_enable</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_read_enable">ZB2_av_readdata_pre[29]_PORT_A_read_enable</A> = VCC;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_read_enable">ZB2_av_readdata_pre[29]_PORT_A_read_enable</A>, ZB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="ZB2_av_readdata_pre[29]_clock_0">ZB2_av_readdata_pre[29]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="ZB2_av_readdata_pre[29]_clear_0">ZB2_av_readdata_pre[29]_clear_0</A> = <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>;
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_out">ZB2_av_readdata_pre[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_in_reg">ZB2_av_readdata_pre[29]_PORT_A_data_in_reg</A>, , <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_address_reg">ZB2_av_readdata_pre[29]_PORT_A_address_reg</A>, , <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A>, <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg">ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#ZB2_av_readdata_pre[29]_clock_0">ZB2_av_readdata_pre[29]_clock_0</A>, , , , , , <A HREF="#ZB2_av_readdata_pre[29]_clear_0">ZB2_av_readdata_pre[29]_clear_0</A>, );
<P><A NAME="ZB2_av_readdata_pre[29]_PORT_A_data_out_reg">ZB2_av_readdata_pre[29]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_out">ZB2_av_readdata_pre[29]_PORT_A_data_out</A>, ZB2_av_readdata_pre[29]_clock_0, ZB2_av_readdata_pre[29]_clear_0, , );
<P><A NAME="ZB2_av_readdata_pre[30]">ZB2_av_readdata_pre[30]</A> = <A HREF="#ZB2_av_readdata_pre[29]_PORT_A_data_out_reg">ZB2_av_readdata_pre[29]_PORT_A_data_out_reg</A>[1];


<P> --PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X2_Y5_N17
<P> --register power-up is low

<P><A NAME="PD1_sr[23]">PD1_sr[23]</A> = DFFEAS(<A HREF="#PD1L91">PD1L91</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X6_Y5_N56
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[21]">BD1_break_readreg[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X6_Y5_N49
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[18]">BD1_break_readreg[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[18]">ND1_jdo[18]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X2_Y5_N35
<P> --register power-up is low

<P><A NAME="PD1_sr[16]">PD1_sr[16]</A> = DFFEAS(<A HREF="#PD1L92">PD1L92</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X1_Y3_N28
<P> --register power-up is low

<P><A NAME="EB1_count[3]">EB1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[2]">EB1_count[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X2_Y5_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[24]">PD1_sr[24]</A> = DFFEAS(<A HREF="#PD1L93">PD1L93</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  , <A HREF="#PD1L40">PD1L40</A>,  );


<P> --PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y6_N38
<P> --register power-up is low

<P><A NAME="PD1_sr[8]">PD1_sr[8]</A> = DFFEAS(<A HREF="#PD1L94">PD1L94</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y6_N47
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[6]">BD1_break_readreg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[6]">ND1_jdo[6]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y4_N31
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[22]">BD1_break_readreg[22]</A> = DFFEAS(<A HREF="#BD1L40">BD1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y6_N32
<P> --register power-up is low

<P><A NAME="PD1_sr[14]">PD1_sr[14]</A> = DFFEAS(<A HREF="#PD1L95">PD1L95</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y6_N2
<P> --register power-up is low

<P><A NAME="PD1_sr[10]">PD1_sr[10]</A> = DFFEAS(<A HREF="#PD1L98">PD1L98</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y6_N8
<P> --register power-up is low

<P><A NAME="PD1_sr[12]">PD1_sr[12]</A> = DFFEAS(<A HREF="#PD1L99">PD1L99</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y6_N5
<P> --register power-up is low

<P><A NAME="PD1_sr[11]">PD1_sr[11]</A> = DFFEAS(<A HREF="#PD1L100">PD1L100</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y6_N41
<P> --register power-up is low

<P><A NAME="PD1_sr[9]">PD1_sr[9]</A> = DFFEAS(<A HREF="#PD1L101">PD1L101</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y6_N11
<P> --register power-up is low

<P><A NAME="PD1_sr[13]">PD1_sr[13]</A> = DFFEAS(<A HREF="#PD1L102">PD1L102</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L17">PD1L17</A>,  ,  , <A HREF="#PD1L16">PD1L16</A>,  );


<P> --BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y6_N4
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[15]">BD1_break_readreg[15]</A> = DFFEAS(<A HREF="#BD1L30">BD1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X1_Y3_N22
<P> --register power-up is low

<P><A NAME="EB1_count[2]">EB1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_count[1]">EB1_count[1]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N16
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[23]">BD1_break_readreg[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X2_Y6_N1
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[7]">BD1_break_readreg[7]</A> = DFFEAS(<A HREF="#BD1L15">BD1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y6_N43
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[13]">BD1_break_readreg[13]</A> = DFFEAS(<A HREF="#BD1L26">BD1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y4_N7
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[14]">BD1_break_readreg[14]</A> = DFFEAS(<A HREF="#BD1L28">BD1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y4_N40
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[9]">BD1_break_readreg[9]</A> = DFFEAS(<A HREF="#BD1L19">BD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X2_Y6_N17
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[11]">BD1_break_readreg[11]</A> = DFFEAS(<A HREF="#BD1L22">BD1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N49
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[10]">BD1_break_readreg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>, <A HREF="#ND1_jdo[10]">ND1_jdo[10]</A>,  , <A HREF="#BD1L9">BD1L9</A>, VCC);


<P> --BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X2_Y6_N13
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[8]">BD1_break_readreg[8]</A> = DFFEAS(<A HREF="#BD1L17">BD1L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y6_N46
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[12]">BD1_break_readreg[12]</A> = DFFEAS(<A HREF="#BD1L24">BD1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L8">BD1L8</A>,  ,  , <A HREF="#BD1L9">BD1L9</A>,  );


<P> --LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X4_Y6_N6
<P><A NAME="LD1L119">LD1L119</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1L40Q">LD1L40Q</A> & (((<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> & !<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A>))))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>)))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>))) ) );


<P> --LD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X4_Y6_N0
<P><A NAME="LD1L123">LD1L123</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1L40Q">LD1L40Q</A> & (((!<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> & <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A>))))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>)))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>))) ) );


<P> --LD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X6_Y5_N30
<P><A NAME="LD1L127">LD1L127</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#LD1L40Q">LD1L40Q</A> & (<A HREF="#LD1L42Q">LD1L42Q</A> & (!<A HREF="#LD1L44Q">LD1L44Q</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((((<A HREF="#ND1_jdo[11]">ND1_jdo[11]</A>))))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[11]">ND1_jdo[11]</A>))))) ) );


<P> --LD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at MLABCELL_X6_Y5_N12
<P><A NAME="LD1L131">LD1L131</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1L40Q">LD1L40Q</A> & (((!<A HREF="#LD1L44Q">LD1L44Q</A> & !<A HREF="#LD1L42Q">LD1L42Q</A>))))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[8]">ND1_jdo[8]</A>)))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[5]">XD1_q_a[5]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[8]">ND1_jdo[8]</A>))) ) );


<P> --TC1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~16 at LABCELL_X17_Y5_N12
<P><A NAME="TC1L967">TC1L967</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>)))) # (<A HREF="#TC1L966">TC1L966</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>)))) # (<A HREF="#TC1L966">TC1L966</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte3_data[7]">TC1_av_ld_byte3_data[7]</A>))))) ) );


<P> --TC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20 at LABCELL_X16_Y6_N18
<P><A NAME="TC1L946">TC1L946</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>)) # (<A HREF="#TC1L945">TC1L945</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1L861">TC1L861</A>)))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>)) # (<A HREF="#TC1L945">TC1L945</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1_av_ld_byte3_data[2]">TC1_av_ld_byte3_data[2]</A>)))) ) );


<P> --TC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~24 at LABCELL_X17_Y7_N18
<P><A NAME="TC1L956">TC1L956</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[20]">YD1_q_a[20]</A>)))) # (<A HREF="#TC1L955">TC1L955</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[20]">YD1_q_a[20]</A>)))) # (<A HREF="#TC1L955">TC1L955</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte3_data[4]">TC1_av_ld_byte3_data[4]</A>))))) ) );


<P> --TC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~28 at LABCELL_X17_Y5_N9
<P><A NAME="TC1L951">TC1L951</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[19]">YD1_q_a[19]</A>)) # (<A HREF="#TC1L950">TC1L950</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[19]">YD1_q_a[19]</A>)) # (<A HREF="#TC1L950">TC1L950</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A>))))) ) );


<P> --TC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12 at LABCELL_X17_Y5_N0
<P><A NAME="TC1L922">TC1L922</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>)) # (<A HREF="#TC1L921">TC1L921</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>)) # (<A HREF="#TC1L921">TC1L921</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A>))))) ) );


<P> --TC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16 at LABCELL_X16_Y6_N48
<P><A NAME="TC1L901">TC1L901</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#TC1L900">TC1L900</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1L861">TC1L861</A>)))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#TC1L900">TC1L900</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1_av_ld_byte2_data[2]">TC1_av_ld_byte2_data[2]</A>)))) ) );


<P> --TC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20 at LABCELL_X17_Y5_N42
<P><A NAME="TC1L896">TC1L896</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[9]">YD1_q_a[9]</A>)))) # (<A HREF="#TC1L895">TC1L895</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[9]">YD1_q_a[9]</A>)))) # (<A HREF="#TC1L895">TC1L895</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte2_data[1]">TC1_av_ld_byte2_data[1]</A>))))) ) );


<P> --TC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~24 at LABCELL_X16_Y6_N42
<P><A NAME="TC1L911">TC1L911</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#TC1L910">TC1L910</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1L861">TC1L861</A>)))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#TC1L910">TC1L910</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1_av_ld_byte2_data[4]">TC1_av_ld_byte2_data[4]</A>)))) ) );


<P> --TC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28 at LABCELL_X17_Y5_N36
<P><A NAME="TC1L906">TC1L906</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)) # (<A HREF="#TC1L905">TC1L905</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)) # (<A HREF="#TC1L905">TC1L905</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte2_data[3]">TC1_av_ld_byte2_data[3]</A>))))) ) );


<P> --TC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N30
<P><A NAME="TC1L803">TC1L803</A> = ( !<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( (!<A HREF="#TC1L615">TC1L615</A> & (<A HREF="#TC1_W_bstatus_reg">TC1_W_bstatus_reg</A>)) # (<A HREF="#TC1L615">TC1L615</A> & ((!<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> & (<A HREF="#TC1_W_bstatus_reg">TC1_W_bstatus_reg</A>)) # (<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> & ((!<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ((<A HREF="#TC1L470Q">TC1L470Q</A>))) # (<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & (<A HREF="#TC1_W_bstatus_reg">TC1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( (((<A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A>))) ) );


<P> --TC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~32 at LABCELL_X17_Y5_N30
<P><A NAME="TC1L891">TC1L891</A> = ( !<A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>)))) # (<A HREF="#TC1L890">TC1L890</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1L861">TC1L861</A>))))) ) ) # ( <A HREF="#TC1L681">TC1L681</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A> & ((<A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>)))) # (<A HREF="#TC1L890">TC1L890</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((((<A HREF="#TC1_av_ld_byte2_data[0]">TC1_av_ld_byte2_data[0]</A>))))) ) );


<P> --WC1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X13_Y8_N24
<P><A NAME="WC1L129">WC1L129</A> = ( !<A HREF="#WC1_write">WC1_write</A> & ( (<A HREF="#TC1_d_write">TC1_d_write</A> & (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & (!<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & !<A HREF="#YB4_mem_used[1]">YB4_mem_used[1]</A>)))) ) ) # ( <A HREF="#WC1_write">WC1_write</A> & ( (((<A HREF="#LD1_waitrequest">LD1_waitrequest</A>))) ) );


<P> --TC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X19_Y7_N15
<P><A NAME="TC1L762">TC1L762</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1L569">TC1L569</A>)))) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1L569">TC1L569</A>)))) ) );


<P> --EB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X1_Y3_N54
<P><A NAME="EB1L52">EB1L52</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --TC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X22_Y7_N36
<P><A NAME="TC1L819">TC1L819</A> = ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ((<A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A>))) # (<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (<A HREF="#TC1_W_cmp_result">TC1_W_cmp_result</A>))))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte0_data[0]">TC1_av_ld_byte0_data[0]</A>)))) ) ) # ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ((<A HREF="#TC1_W_control_rd_data[0]">TC1_W_control_rd_data[0]</A>))) # (<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (<A HREF="#TC1_W_cmp_result">TC1_W_cmp_result</A>))))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte0_data[0]">TC1_av_ld_byte0_data[0]</A>)))) ) );


<P> --W1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X15_Y4_N25
<P> --register power-up is low

<P><A NAME="W1_data_out[0]">W1_data_out[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>,  ,  , VCC);


<P> --W1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X15_Y4_N58
<P> --register power-up is low

<P><A NAME="W1_data_out[1]">W1_data_out[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A>,  ,  , VCC);


<P> --W1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X15_Y4_N49
<P> --register power-up is low

<P><A NAME="W1_data_out[2]">W1_data_out[2]</A> = DFFEAS(<A HREF="#W1L8">W1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X15_Y4_N10
<P> --register power-up is low

<P><A NAME="W1_data_out[3]">W1_data_out[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A>,  ,  , VCC);


<P> --W1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X15_Y4_N52
<P> --register power-up is low

<P><A NAME="W1_data_out[4]">W1_data_out[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>,  ,  , VCC);


<P> --W1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X15_Y4_N13
<P> --register power-up is low

<P><A NAME="W1_data_out[5]">W1_data_out[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>,  ,  , VCC);


<P> --W1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X15_Y4_N7
<P> --register power-up is low

<P><A NAME="W1_data_out[6]">W1_data_out[6]</A> = DFFEAS(<A HREF="#W1L13">W1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>,  ,  ,  ,  );


<P> --W1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X15_Y4_N16
<P> --register power-up is low

<P><A NAME="W1_data_out[7]">W1_data_out[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#W1L3">W1L3</A>, <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A>,  ,  , VCC);


<P> --EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X4_Y1_N2
<P> --register power-up is low

<P><A NAME="EB1_adapted_tdo">EB1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L2">EB1L2</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y4_N50
<P> --register power-up is low

<P><A NAME="PD1_sr[0]">PD1_sr[0]</A> = DFFEAS(<A HREF="#PD1L61">PD1L61</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y4_N58
<P> --register power-up is low

<P><A NAME="PD1_ir_out[0]">PD1_ir_out[0]</A> = DFFEAS(<A HREF="#PD1L8">PD1L8</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y4_N41
<P> --register power-up is low

<P><A NAME="PD1_ir_out[1]">PD1_ir_out[1]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#RD2_dreg[0]">RD2_dreg[0]</A>,  ,  , VCC);


<P> --TC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X11_Y7_N5
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[0]">TC1_d_writedata[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>,  ,  , VCC);


<P> --ZD3_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X11_Y7_N23
<P> --register power-up is low

<P><A NAME="ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#ZD3L6">ZD3L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X12_Y4_N26
<P> --register power-up is low

<P><A NAME="ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#ZB6L17">ZB6L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X12_Y4_N28
<P> --register power-up is low

<P><A NAME="ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#ZB6L18">ZB6L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y4_N11
<P> --register power-up is low

<P><A NAME="YB6_mem_used[1]">YB6_mem_used[1]</A> = DFFEAS(<A HREF="#YB6L5">YB6L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X16_Y7_N24
<P><A NAME="CC1L3">CC1L3</A> = ( !<A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> & ( !<A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A> & ( (!<A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A> & (<A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & (!<A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A> & !<A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>))) ) ) );


<P> --CC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at LABCELL_X16_Y7_N57
<P><A NAME="CC1L4">CC1L4</A> = ( !<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & ( (<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & (!<A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> & !<A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>)) ) );


<P> --W1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X12_Y4_N39
<P><A NAME="W1L1">W1L1</A> = ( <A HREF="#CC1L4">CC1L4</A> & ( !<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( (!<A HREF="#TC1L775Q">TC1L775Q</A> & (<A HREF="#CC1L3">CC1L3</A> & !<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>)) ) ) );


<P> --EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X10_Y3_N13
<P> --register power-up is low

<P><A NAME="EB1_rst1">EB1_rst1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L43">EB1L43</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --TC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X16_Y8_N2
<P> --register power-up is low

<P><A NAME="TC1_d_write">TC1_d_write</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_st_stall">TC1_E_st_stall</A>,  ,  , VCC);


<P> --BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X16_Y8_N55
<P> --register power-up is low

<P><A NAME="BC1_write_accepted">BC1_write_accepted</A> = DFFEAS(<A HREF="#BC1L11">BC1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at MLABCELL_X15_Y5_N6
<P><A NAME="W1L2">W1L2</A> = ( !<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( (<A HREF="#TC1_d_write">TC1_d_write</A> & <A HREF="#EB1_rst1">EB1_rst1</A>) ) );


<P> --W1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X12_Y4_N42
<P><A NAME="W1L3">W1L3</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( (!<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A> & (!<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & (<A HREF="#W1L2">W1L2</A> & <A HREF="#W1L1">W1L1</A>))) ) ) );


<P> --TC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X11_Y9_N26
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[1]">TC1_d_writedata[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>,  ,  , VCC);


<P> --TC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X11_Y9_N20
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[2]">TC1_d_writedata[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>,  ,  , VCC);


<P> --TC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X11_Y9_N53
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[3]">TC1_d_writedata[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>,  ,  , VCC);


<P> --TC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X10_Y7_N29
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[4]">TC1_d_writedata[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>,  ,  , VCC);


<P> --TC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X10_Y7_N59
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[5]">TC1_d_writedata[5]</A> = DFFEAS(<A HREF="#TC1L1002">TC1L1002</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X10_Y7_N56
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[6]">TC1_d_writedata[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>,  ,  , VCC);


<P> --TC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X18_Y7_N2
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[7]">TC1_d_writedata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>,  ,  , VCC);


<P> --MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X2_Y3_N36
<P><A NAME="MD1L3">MD1L3</A> = ( <A HREF="#Q1_state[4]">Q1_state[4]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X2_Y3_N57
<P><A NAME="PD1L59">PD1L59</A> = ( <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#PD1_sr[0]">PD1_sr[0]</A> ) ) # ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( (<A HREF="#PD1_sr[0]">PD1_sr[0]</A> & ((!<A HREF="#Q1_state[3]">Q1_state[3]</A>) # (!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>))) ) );


<P> --RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y4_N14
<P> --register power-up is low

<P><A NAME="RD3_dreg[0]">RD3_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#RD3_din_s1">RD3_din_s1</A>,  ,  , VCC);


<P> --PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y4_N45
<P><A NAME="PD1L60">PD1L60</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#RD3_dreg[0]">RD3_dreg[0]</A> & ( (<A HREF="#Q1_state[3]">Q1_state[3]</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>))) ) ) );


<P> --PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y5_N53
<P> --register power-up is low

<P><A NAME="PD1_DRsize.000">PD1_DRsize.000</A> = DFFEAS(<A HREF="#PD1L2">PD1L2</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y4_N48
<P><A NAME="PD1L61">PD1L61</A> = ( <A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( <A HREF="#PD1L60">PD1L60</A> & ( ((!<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#A1L6">A1L6</A>)) # (<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A>) ) ) ) # ( !<A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( <A HREF="#PD1L60">PD1L60</A> & ( (!<A HREF="#MD1L3">MD1L3</A>) # ((!<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A> & <A HREF="#A1L6">A1L6</A>)) ) ) ) # ( <A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( !<A HREF="#PD1L60">PD1L60</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L59">PD1L59</A>)) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#A1L6">A1L6</A>) # (<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A>)))) ) ) ) # ( !<A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( !<A HREF="#PD1L60">PD1L60</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L59">PD1L59</A>)) # (<A HREF="#MD1L3">MD1L3</A> & (((!<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A> & <A HREF="#A1L6">A1L6</A>)))) ) ) );


<P> --RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y4_N20
<P> --register power-up is low

<P><A NAME="RD2_dreg[0]">RD2_dreg[0]</A> = DFFEAS(<A HREF="#RD2L4">RD2L4</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X6_Y6_N2
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst">AB1_r_sync_rst</A> = DFFEAS(<A HREF="#AB1L1">AB1L1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZD3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y7_N17
<P> --register power-up is low

<P><A NAME="ZD3_altera_reset_synchronizer_int_chain[0]">ZD3_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  , <A HREF="#ZD3_altera_reset_synchronizer_int_chain[1]">ZD3_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --key0_d3[0] is key0_d3[0] at FF_X6_Y6_N5
<P> --register power-up is low

<P><A NAME="key0_d3[0]">key0_d3[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d2[0]">key0_d2[0]</A>,  ,  , VCC);


<P> --ZB6_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override at FF_X12_Y4_N52
<P> --register power-up is low

<P><A NAME="ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> = DFFEAS(<A HREF="#ZB6L20">ZB6L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X17_Y8_N16
<P> --register power-up is low

<P><A NAME="TC1_d_read">TC1_d_read</A> = DFFEAS(<A HREF="#TC1_d_read_nxt">TC1_d_read_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X17_Y8_N7
<P> --register power-up is low

<P><A NAME="BC1_read_accepted">BC1_read_accepted</A> = DFFEAS(<A HREF="#BC1L8">BC1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X16_Y7_N0
<P><A NAME="U1L68">U1L68</A> = ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & ((!<A HREF="#BC1_read_accepted">BC1_read_accepted</A>) # ((<A HREF="#TC1_d_write">TC1_d_write</A> & !<A HREF="#BC1_write_accepted">BC1_write_accepted</A>)))) ) ) # ( !<A HREF="#TC1_d_read">TC1_d_read</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & (<A HREF="#TC1_d_write">TC1_d_write</A> & !<A HREF="#BC1_write_accepted">BC1_write_accepted</A>)) ) );


<P> --ZB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y4_N21
<P><A NAME="ZB6L16">ZB6L16</A> = ( <A HREF="#U1L68">U1L68</A> & ( <A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & ( (<A HREF="#ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> & (<A HREF="#W1L1">W1L1</A> & ((<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A>)))) ) ) ) # ( <A HREF="#U1L68">U1L68</A> & ( !<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & ( (<A HREF="#ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> & (<A HREF="#W1L1">W1L1</A> & ((!<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A>)))) ) ) );


<P> --ZB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y4_N24
<P><A NAME="ZB6L17">ZB6L17</A> = ( <A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & ( (<A HREF="#ZB6L16">ZB6L16</A> & !<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A>) ) ) # ( !<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & ( (<A HREF="#ZB6L16">ZB6L16</A> & <A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A>) ) );


<P> --ZB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y4_N27
<P><A NAME="ZB6L18">ZB6L18</A> = (<A HREF="#ZB6L16">ZB6L16</A> & !<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A>);


<P> --TC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X22_Y6_N38
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#TC1L243">TC1L243</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> = DFFEAS(<A HREF="#TC1L227">TC1L227</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X23_Y8_N10
<P> --register power-up is low

<P><A NAME="TC1_E_src1[3]">TC1_E_src1[3]</A> = DFFEAS(<A HREF="#TC1L722">TC1L722</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X24_Y7_N46
<P> --register power-up is low

<P><A NAME="TC1_E_src2[3]">TC1_E_src2[3]</A> = DFFEAS(<A HREF="#TC1L757">TC1L757</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X22_Y5_N13
<P> --register power-up is low

<P><A NAME="TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> = DFFEAS(<A HREF="#TC1L296">TC1L296</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X22_Y5_N34
<P> --register power-up is low

<P><A NAME="TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> = DFFEAS(<A HREF="#TC1L295">TC1L295</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0 at LABCELL_X23_Y7_N42
<P><A NAME="TC1L350">TC1L350</A> = (!<A HREF="#TC1_E_src2[3]">TC1_E_src2[3]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A>))))) # (<A HREF="#TC1_E_src2[3]">TC1_E_src2[3]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A>)))));


<P> --TC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0 at LABCELL_X22_Y6_N24
<P><A NAME="TC1L308">TC1L308</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L58">TC1L58</A> & ( <A HREF="#TC1L398Q">TC1L398Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L58">TC1L58</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L350">TC1L350</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L58">TC1L58</A> & ( <A HREF="#TC1L398Q">TC1L398Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L58">TC1L58</A> & ( (<A HREF="#TC1L350">TC1L350</A> & <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) ) ) );


<P> --TC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X24_Y8_N28
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#TC1_D_op_rdctl">TC1_D_op_rdctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X22_Y5_N1
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#TC1L204">TC1L204</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X24_Y6_N39
<P><A NAME="TC1L337">TC1L337</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> ) ) # ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> ) );


<P> --TC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X24_Y7_N49
<P> --register power-up is low

<P><A NAME="TC1_E_src2[2]">TC1_E_src2[2]</A> = DFFEAS(<A HREF="#TC1L756">TC1L756</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X22_Y8_N16
<P> --register power-up is low

<P><A NAME="TC1_E_src1[2]">TC1_E_src1[2]</A> = DFFEAS(<A HREF="#TC1L721">TC1L721</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1 at LABCELL_X27_Y6_N30
<P><A NAME="TC1L349">TC1L349</A> = ( <A HREF="#TC1_E_src1[2]">TC1_E_src1[2]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>))) ) ) # ( !<A HREF="#TC1_E_src1[2]">TC1_E_src1[2]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[2]">TC1_E_src2[2]</A>))) ) );


<P> --TC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2 at LABCELL_X22_Y6_N57
<P><A NAME="TC1L307">TC1L307</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L349">TC1L349</A> & ( <A HREF="#TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L349">TC1L349</A> & ( (<A HREF="#TC1L62">TC1L62</A>) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L349">TC1L349</A> & ( <A HREF="#TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L349">TC1L349</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & <A HREF="#TC1L62">TC1L62</A>) ) ) );


<P> --ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X15_Y4_N34
<P> --register power-up is low

<P><A NAME="ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#ZB6L12">ZB6L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y4_N8
<P> --register power-up is low

<P><A NAME="YB6_mem_used[0]">YB6_mem_used[0]</A> = DFFEAS(<A HREF="#YB6L3">YB6L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --ZB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y7_N21
<P><A NAME="ZB1L36">ZB1L36</A> = ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & !<A HREF="#BC1_read_accepted">BC1_read_accepted</A>) ) );


<P> --CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2 at LABCELL_X16_Y7_N54
<P><A NAME="CC1L5">CC1L5</A> = ( !<A HREF="#TC1L775Q">TC1L775Q</A> & ( (<A HREF="#CC1L3">CC1L3</A> & (!<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A> & <A HREF="#CC1L4">CC1L4</A>)) ) );


<P> --TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X12_Y4_N12
<P><A NAME="TB1L3">TB1L3</A> = ( <A HREF="#ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> & ( <A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( (<A HREF="#CC1L5">CC1L5</A> & (<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> & !<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A>)) ) ) ) # ( <A HREF="#ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> & ( !<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( (<A HREF="#CC1L5">CC1L5</A> & (!<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A> & (!<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> $ (!<A HREF="#W1L2">W1L2</A>)))) ) ) );


<P> --YB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y4_N9
<P><A NAME="YB6L5">YB6L5</A> = ( <A HREF="#TB1L3">TB1L3</A> & ( (!<A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A> & (((<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A>)))) # (<A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A> & (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ((<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A>) # (<A HREF="#ZB1L36">ZB1L36</A>)))) ) ) # ( !<A HREF="#TB1L3">TB1L3</A> & ( (<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A>))) ) );


<P> --TC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X21_Y8_N52
<P> --register power-up is low

<P><A NAME="TC1_E_src1[4]">TC1_E_src1[4]</A> = DFFEAS(<A HREF="#TC1L723">TC1L723</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X24_Y7_N52
<P> --register power-up is low

<P><A NAME="TC1_E_src2[4]">TC1_E_src2[4]</A> = DFFEAS(<A HREF="#TC1L758">TC1L758</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2 at LABCELL_X23_Y7_N21
<P><A NAME="TC1L351">TC1L351</A> = ( <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>)) # (<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A>)) ) );


<P> --TC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3 at LABCELL_X22_Y7_N51
<P><A NAME="TC1L309">TC1L309</A> = ( <A HREF="#TC1L351">TC1L351</A> & ( <A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A> & ( ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L66">TC1L66</A>)) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) ) # ( !<A HREF="#TC1L351">TC1L351</A> & ( <A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A> & ( ((<A HREF="#TC1L66">TC1L66</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) ) # ( <A HREF="#TC1L351">TC1L351</A> & ( !<A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L66">TC1L66</A>))) ) ) ) # ( !<A HREF="#TC1L351">TC1L351</A> & ( !<A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1L66">TC1L66</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) ) ) );


<P> --TC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X22_Y8_N13
<P> --register power-up is low

<P><A NAME="TC1_E_src1[5]">TC1_E_src1[5]</A> = DFFEAS(<A HREF="#TC1L724">TC1L724</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~3 at MLABCELL_X21_Y7_N57
<P><A NAME="TC1L352">TC1L352</A> = ( <A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A>))) ) );


<P> --TC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~4 at LABCELL_X22_Y7_N21
<P><A NAME="TC1L310">TC1L310</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L70">TC1L70</A> & ( <A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L70">TC1L70</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L352">TC1L352</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L70">TC1L70</A> & ( <A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L70">TC1L70</A> & ( (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & <A HREF="#TC1L352">TC1L352</A>) ) ) );


<P> --TC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X21_Y8_N43
<P> --register power-up is low

<P><A NAME="TC1_E_src1[7]">TC1_E_src1[7]</A> = DFFEAS(<A HREF="#TC1L726">TC1L726</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4 at MLABCELL_X21_Y7_N27
<P><A NAME="TC1L354">TC1L354</A> = ( <A HREF="#TC1_E_src2[7]">TC1_E_src2[7]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[7]">TC1_E_src2[7]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[7]">TC1_E_src1[7]</A>))) ) );


<P> --TC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5 at MLABCELL_X21_Y7_N12
<P><A NAME="TC1L312">TC1L312</A> = ( <A HREF="#TC1L74">TC1L74</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # ((<A HREF="#TC1L354">TC1L354</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A>)))) ) ) # ( !<A HREF="#TC1L74">TC1L74</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L354">TC1L354</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A>)))) ) );


<P> --TC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X21_Y8_N37
<P> --register power-up is low

<P><A NAME="TC1_E_src1[6]">TC1_E_src1[6]</A> = DFFEAS(<A HREF="#TC1L725">TC1L725</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~5 at LABCELL_X23_Y7_N33
<P><A NAME="TC1L353">TC1L353</A> = ( <A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( (!<A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A>)) # (<A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & ((<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A>))) ) );


<P> --TC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~6 at LABCELL_X22_Y7_N24
<P><A NAME="TC1L311">TC1L311</A> = ( <A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A> & ( <A HREF="#TC1L353">TC1L353</A> & ( ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L706Q">TC1L706Q</A>)) # (<A HREF="#TC1L78">TC1L78</A>) ) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A> & ( <A HREF="#TC1L353">TC1L353</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L78">TC1L78</A>))) ) ) ) # ( <A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A> & ( !<A HREF="#TC1L353">TC1L353</A> & ( ((<A HREF="#TC1L78">TC1L78</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A> & ( !<A HREF="#TC1L353">TC1L353</A> & ( (<A HREF="#TC1L78">TC1L78</A> & (!<A HREF="#TC1L706Q">TC1L706Q</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) ) ) );


<P> --TC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X22_Y5_N19
<P> --register power-up is low

<P><A NAME="TC1_E_src1[11]">TC1_E_src1[11]</A> = DFFEAS(<A HREF="#TC1L730">TC1L730</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6 at MLABCELL_X21_Y7_N54
<P><A NAME="TC1L358">TC1L358</A> = (!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>))))) # (<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)))));


<P> --TC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7 at LABCELL_X22_Y7_N57
<P><A NAME="TC1L316">TC1L316</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A> ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L82">TC1L82</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L358">TC1L358</A>))) ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L82">TC1L82</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L358">TC1L358</A>))) ) ) );


<P> --TC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X21_Y8_N31
<P> --register power-up is low

<P><A NAME="TC1_E_src1[12]">TC1_E_src1[12]</A> = DFFEAS(<A HREF="#TC1L731">TC1L731</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~7 at MLABCELL_X21_Y7_N42
<P><A NAME="TC1L359">TC1L359</A> = ( <A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A>))) ) );


<P> --TC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~8 at MLABCELL_X21_Y7_N18
<P><A NAME="TC1L317">TC1L317</A> = ( <A HREF="#TC1L86">TC1L86</A> & ( <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1L359">TC1L359</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1L409Q">TC1L409Q</A>)) ) ) ) # ( !<A HREF="#TC1L86">TC1L86</A> & ( <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1L359">TC1L359</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1L409Q">TC1L409Q</A>)) ) ) ) # ( <A HREF="#TC1L86">TC1L86</A> & ( !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A>) # (<A HREF="#TC1L409Q">TC1L409Q</A>) ) ) ) # ( !<A HREF="#TC1L86">TC1L86</A> & ( !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (<A HREF="#TC1L409Q">TC1L409Q</A> & <A HREF="#TC1L706Q">TC1L706Q</A>) ) ) );


<P> --TC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X21_Y8_N25
<P> --register power-up is low

<P><A NAME="TC1_E_src1[8]">TC1_E_src1[8]</A> = DFFEAS(<A HREF="#TC1L727">TC1L727</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8 at MLABCELL_X21_Y7_N45
<P><A NAME="TC1L355">TC1L355</A> = ( <A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>))) ) ) # ( !<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>))) ) );


<P> --TC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9 at MLABCELL_X21_Y7_N39
<P><A NAME="TC1L313">TC1L313</A> = ( <A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L90">TC1L90</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L355">TC1L355</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L90">TC1L90</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L355">TC1L355</A>))))) ) );


<P> --TC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X23_Y8_N5
<P> --register power-up is low

<P><A NAME="TC1_E_src1[9]">TC1_E_src1[9]</A> = DFFEAS(<A HREF="#TC1L728">TC1L728</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~9 at LABCELL_X23_Y7_N3
<P><A NAME="TC1L356">TC1L356</A> = ( <A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1L482Q">TC1L482Q</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A> & ( (!<A HREF="#TC1L482Q">TC1L482Q</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A>)) # (<A HREF="#TC1L482Q">TC1L482Q</A> & ((<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A>))) ) );


<P> --TC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~10 at LABCELL_X22_Y7_N0
<P><A NAME="TC1L314">TC1L314</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L94">TC1L94</A> & ( <A HREF="#TC1_E_shift_rot_result[9]">TC1_E_shift_rot_result[9]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L94">TC1L94</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L356">TC1L356</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L94">TC1L94</A> & ( <A HREF="#TC1_E_shift_rot_result[9]">TC1_E_shift_rot_result[9]</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L94">TC1L94</A> & ( (<A HREF="#TC1L356">TC1L356</A> & <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) ) ) );


<P> --TC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X23_Y8_N56
<P> --register power-up is low

<P><A NAME="TC1_E_src1[10]">TC1_E_src1[10]</A> = DFFEAS(<A HREF="#TC1L729">TC1L729</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10 at LABCELL_X23_Y8_N27
<P><A NAME="TC1L357">TC1L357</A> = ( <A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A>))) ) );


<P> --TC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11 at LABCELL_X22_Y7_N6
<P><A NAME="TC1L315">TC1L315</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L357">TC1L357</A> & ( <A HREF="#TC1L406Q">TC1L406Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L357">TC1L357</A> & ( (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L98">TC1L98</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L357">TC1L357</A> & ( <A HREF="#TC1L406Q">TC1L406Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L357">TC1L357</A> & ( (<A HREF="#TC1L98">TC1L98</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) ) ) );


<P> --TC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X23_Y8_N34
<P> --register power-up is low

<P><A NAME="TC1_E_src1[15]">TC1_E_src1[15]</A> = DFFEAS(<A HREF="#TC1L734">TC1L734</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X23_Y8_N15
<P><A NAME="TC1L362">TC1L362</A> = ( <A HREF="#TC1L490Q">TC1L490Q</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>))) ) ) # ( !<A HREF="#TC1L490Q">TC1L490Q</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>))) ) );


<P> --TC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at MLABCELL_X21_Y6_N3
<P><A NAME="TC1L320">TC1L320</A> = ( <A HREF="#TC1L414Q">TC1L414Q</A> & ( <A HREF="#TC1L362">TC1L362</A> & ( ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A>)) # (<A HREF="#TC1L102">TC1L102</A>) ) ) ) # ( !<A HREF="#TC1L414Q">TC1L414Q</A> & ( <A HREF="#TC1L362">TC1L362</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & ((<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L102">TC1L102</A>))) ) ) ) # ( <A HREF="#TC1L414Q">TC1L414Q</A> & ( !<A HREF="#TC1L362">TC1L362</A> & ( ((<A HREF="#TC1L102">TC1L102</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#TC1L414Q">TC1L414Q</A> & ( !<A HREF="#TC1L362">TC1L362</A> & ( (<A HREF="#TC1L102">TC1L102</A> & (!<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) ) ) );


<P> --TC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X23_Y8_N7
<P> --register power-up is low

<P><A NAME="TC1_E_src1[14]">TC1_E_src1[14]</A> = DFFEAS(<A HREF="#TC1L733">TC1L733</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~12 at LABCELL_X23_Y8_N24
<P><A NAME="TC1L361">TC1L361</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> & <A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> $ (!<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A>) # (<A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A>))) ) );


<P> --TC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~13 at LABCELL_X19_Y6_N3
<P><A NAME="TC1L319">TC1L319</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L106">TC1L106</A> & ( <A HREF="#TC1L412Q">TC1L412Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L106">TC1L106</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L361">TC1L361</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L106">TC1L106</A> & ( <A HREF="#TC1L412Q">TC1L412Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L106">TC1L106</A> & ( (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & <A HREF="#TC1L361">TC1L361</A>) ) ) );


<P> --TC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X23_Y8_N31
<P> --register power-up is low

<P><A NAME="TC1_E_src1[13]">TC1_E_src1[13]</A> = DFFEAS(<A HREF="#TC1L732">TC1L732</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13 at MLABCELL_X21_Y7_N24
<P><A NAME="TC1L360">TC1L360</A> = ( <A HREF="#TC1_E_src1[13]">TC1_E_src1[13]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[13]">TC1_E_src2[13]</A>))) ) ) # ( !<A HREF="#TC1_E_src1[13]">TC1_E_src1[13]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[13]">TC1_E_src2[13]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[13]">TC1_E_src2[13]</A>))) ) );


<P> --TC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14 at MLABCELL_X21_Y7_N15
<P><A NAME="TC1L318">TC1L318</A> = ( <A HREF="#TC1L360">TC1L360</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1L110">TC1L110</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[13]">TC1_E_shift_rot_result[13]</A>)))) ) ) # ( !<A HREF="#TC1L360">TC1L360</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L110">TC1L110</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[13]">TC1_E_shift_rot_result[13]</A>)))) ) );


<P> --TC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X23_Y6_N38
<P> --register power-up is low

<P><A NAME="TC1_E_new_inst">TC1_E_new_inst</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_R_valid">TC1_R_valid</A>,  ,  , VCC);


<P> --TC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X18_Y6_N24
<P><A NAME="TC1L994">TC1L994</A> = (<A HREF="#TC1_R_ctrl_st">TC1_R_ctrl_st</A> & <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X16_Y8_N39
<P><A NAME="BC1L1">BC1L1</A> = (!<A HREF="#TC1_d_read">TC1_d_read</A> & !<A HREF="#BC1_write_accepted">BC1_write_accepted</A>);


<P> --YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X15_Y7_N2
<P> --register power-up is low

<P><A NAME="YB2_mem_used[1]">YB2_mem_used[1]</A> = DFFEAS(<A HREF="#YB2L7">YB2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1] at FF_X15_Y7_N32
<P> --register power-up is low

<P><A NAME="ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#ZB2L43">ZB2L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0] at FF_X15_Y7_N14
<P> --register power-up is low

<P><A NAME="ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#ZB2L44">ZB2L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X16_Y7_N51
<P><A NAME="CC1L8">CC1L8</A> = ( !<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( <A HREF="#CC1L3">CC1L3</A> & ( (<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A> & (<A HREF="#CC1L4">CC1L4</A> & (<A HREF="#TC1_d_read">TC1_d_read</A> & !<A HREF="#TC1L775Q">TC1L775Q</A>))) ) ) );


<P> --CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at LABCELL_X16_Y7_N45
<P><A NAME="CC1L10">CC1L10</A> = ( <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A> & ( (!<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & (<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & (!<A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> & !<A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A>))) # (<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & (!<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A>)) ) ) # ( !<A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A> & ( (<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & !<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A>) ) );


<P> --CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at LABCELL_X16_Y7_N3
<P><A NAME="CC1L6">CC1L6</A> = ( !<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A> & ( <A HREF="#TC1L775Q">TC1L775Q</A> ) );


<P> --CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X16_Y7_N12
<P><A NAME="CC1L11">CC1L11</A> = ( <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( <A HREF="#CC1L3">CC1L3</A> & ( (<A HREF="#CC1L4">CC1L4</A> & <A HREF="#CC1L6">CC1L6</A>) ) ) ) # ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( <A HREF="#CC1L3">CC1L3</A> & ( (!<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & (<A HREF="#CC1L4">CC1L4</A> & (<A HREF="#CC1L6">CC1L6</A> & <A HREF="#TC1_d_read">TC1_d_read</A>))) ) ) );


<P> --XB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0 at MLABCELL_X15_Y7_N54
<P><A NAME="XB2L1">XB2L1</A> = ( !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( !<A HREF="#CC1L10">CC1L10</A> & ( (!<A HREF="#CC1L8">CC1L8</A> & (!<A HREF="#CC1L11">CC1L11</A> & (<A HREF="#W1L2">W1L2</A> & !<A HREF="#CC1L5">CC1L5</A>))) ) ) );


<P> --ZB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y7_N36
<P><A NAME="ZB2L37">ZB2L37</A> = ( <A HREF="#EB1_rst1">EB1_rst1</A> & ( (!<A HREF="#CC1L8">CC1L8</A> & (!<A HREF="#CC1L11">CC1L11</A> & (!<A HREF="#CC1L10">CC1L10</A> & !<A HREF="#CC1L5">CC1L5</A>))) ) );


<P> --ZB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1 at MLABCELL_X15_Y7_N18
<P><A NAME="ZB2L38">ZB2L38</A> = ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & (<A HREF="#ZB2L37">ZB2L37</A> & (!<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> $ (!<A HREF="#XB2L1">XB2L1</A>)))) ) );


<P> --YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N8
<P> --register power-up is low

<P><A NAME="YB3_mem_used[1]">YB3_mem_used[1]</A> = DFFEAS(<A HREF="#YB3L5">YB3L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X11_Y7_N41
<P> --register power-up is low

<P><A NAME="ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#ZB3L9">ZB3L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X11_Y7_N11
<P> --register power-up is low

<P><A NAME="ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#ZB3L10">ZB3L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X16_Y7_N9
<P><A NAME="CC1L9">CC1L9</A> = ( !<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( (<A HREF="#CC1L6">CC1L6</A> & (<A HREF="#CC1L4">CC1L4</A> & (!<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & <A HREF="#CC1L3">CC1L3</A>))) ) ) );


<P> --TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X11_Y7_N0
<P><A NAME="TB1L4">TB1L4</A> = ( <A HREF="#CC1L9">CC1L9</A> & ( <A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#YB3L6Q">YB3L6Q</A> & (!<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A> & (!<A HREF="#W1L2">W1L2</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) ) # ( <A HREF="#CC1L9">CC1L9</A> & ( !<A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#YB3L6Q">YB3L6Q</A> & (!<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A> & (<A HREF="#W1L2">W1L2</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) );


<P> --YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N58
<P> --register power-up is low

<P><A NAME="YB5_mem_used[1]">YB5_mem_used[1]</A> = DFFEAS(<A HREF="#YB5L5">YB5L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1] at FF_X12_Y7_N29
<P> --register power-up is low

<P><A NAME="ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#ZB5L9">ZB5L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0] at FF_X12_Y7_N26
<P> --register power-up is low

<P><A NAME="ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#ZB5L10">ZB5L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y7_N27
<P><A NAME="TB1L5">TB1L5</A> = ( !<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A> & ( !<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ( (<A HREF="#CC1L8">CC1L8</A> & (<A HREF="#EB1_rst1">EB1_rst1</A> & (!<A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> $ (!<A HREF="#W1L2">W1L2</A>)))) ) ) );


<P> --TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X12_Y4_N30
<P><A NAME="TB1L6">TB1L6</A> = ( <A HREF="#ZB6_waitrequest_reset_override">ZB6_waitrequest_reset_override</A> & ( !<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( (<A HREF="#CC1L5">CC1L5</A> & (!<A HREF="#ZB6_wait_latency_counter[1]">ZB6_wait_latency_counter[1]</A> & (!<A HREF="#ZB6_wait_latency_counter[0]">ZB6_wait_latency_counter[0]</A> $ (!<A HREF="#W1L2">W1L2</A>)))) ) ) );


<P> --YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X12_Y6_N55
<P> --register power-up is low

<P><A NAME="YB1_mem_used[1]">YB1_mem_used[1]</A> = DFFEAS(<A HREF="#YB1L5">YB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X12_Y6_N50
<P> --register power-up is low

<P><A NAME="U1_av_waitrequest">U1_av_waitrequest</A> = DFFEAS(<A HREF="#U1L69">U1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1 at LABCELL_X16_Y7_N18
<P><A NAME="CC1L7">CC1L7</A> = ( <A HREF="#CC1L3">CC1L3</A> & ( (<A HREF="#CC1L4">CC1L4</A> & (<A HREF="#CC1L6">CC1L6</A> & <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>)) ) );


<P> --WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X13_Y9_N26
<P> --register power-up is low

<P><A NAME="WB1_saved_grant[0]">WB1_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#WB1L55">WB1L55</A>, <A HREF="#LC1L2">LC1L2</A>,  ,  , VCC);


<P> --LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X13_Y8_N35
<P> --register power-up is low

<P><A NAME="LD1_waitrequest">LD1_waitrequest</A> = DFFEAS(<A HREF="#LD1L195">LD1L195</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y8_N1
<P> --register power-up is low

<P><A NAME="YB4_mem_used[1]">YB4_mem_used[1]</A> = DFFEAS(<A HREF="#YB4L11">YB4L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X18_Y9_N36
<P><A NAME="CC1L2">CC1L2</A> = ( !<A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> & ( !<A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & ( (<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & (!<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>)) ) ) );


<P> --TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X13_Y8_N9
<P><A NAME="TB1L7">TB1L7</A> = ( !<A HREF="#YB4L13Q">YB4L13Q</A> & ( (<A HREF="#CC1L2">CC1L2</A> & (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & !<A HREF="#LD1_waitrequest">LD1_waitrequest</A>)) ) );


<P> --WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0] at FF_X16_Y9_N53
<P> --register power-up is low

<P><A NAME="WB2_saved_grant[0]">WB2_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#WB2L58">WB2L58</A>, <A HREF="#LC2L2">LC2L2</A>,  ,  , VCC);


<P> --YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X17_Y8_N50
<P> --register power-up is low

<P><A NAME="YB7_mem_used[1]">YB7_mem_used[1]</A> = DFFEAS(<A HREF="#YB7L11">YB7L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at LABCELL_X16_Y7_N42
<P><A NAME="TB1L8">TB1L8</A> = ( !<A HREF="#YB7L13Q">YB7L13Q</A> & ( (<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & (!<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & (<A HREF="#EB1_rst1">EB1_rst1</A> & <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>))) ) );


<P> --TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X11_Y7_N36
<P><A NAME="TB1L1">TB1L1</A> = ( <A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( (!<A HREF="#TB1L7">TB1L7</A> & !<A HREF="#TB1L8">TB1L8</A>) ) ) # ( !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( (!<A HREF="#TB1L7">TB1L7</A> & (!<A HREF="#TB1L8">TB1L8</A> & ((!<A HREF="#U1L70Q">U1L70Q</A>) # (!<A HREF="#CC1L7">CC1L7</A>)))) ) );


<P> --TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X11_Y7_N42
<P><A NAME="TB1L2">TB1L2</A> = ( !<A HREF="#TB1L6">TB1L6</A> & ( (!<A HREF="#TB1L4">TB1L4</A> & (<A HREF="#TB1L1">TB1L1</A> & !<A HREF="#TB1L5">TB1L5</A>)) ) );


<P> --ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X13_Y9_N34
<P> --register power-up is low

<P><A NAME="ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#ZB4L39">ZB4L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X13_Y8_N17
<P> --register power-up is low

<P><A NAME="YB4_mem[0][73]">YB4_mem[0][73]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YB4L12">YB4L12</A>, <A HREF="#YB4L15">YB4L15</A>,  ,  , VCC);


<P> --YB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X13_Y8_N14
<P> --register power-up is low

<P><A NAME="YB4_mem[0][55]">YB4_mem[0][55]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YB4L12">YB4L12</A>, <A HREF="#YB4L16">YB4L16</A>,  ,  , VCC);


<P> --UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X13_Y8_N15
<P><A NAME="UB2L1">UB2L1</A> = (<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB4_mem[0][55]">YB4_mem[0][55]</A>) # (!<A HREF="#YB4_mem[0][73]">YB4_mem[0][73]</A>)));


<P> --ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X16_Y9_N43
<P> --register power-up is low

<P><A NAME="ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#ZB7L4">ZB7L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB7_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X17_Y8_N35
<P> --register power-up is low

<P><A NAME="YB7_mem[0][73]">YB7_mem[0][73]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YB7L12">YB7L12</A>, <A HREF="#YB7L15">YB7L15</A>,  ,  , VCC);


<P> --YB7_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X17_Y8_N32
<P> --register power-up is low

<P><A NAME="YB7_mem[0][55]">YB7_mem[0][55]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#YB7L12">YB7L12</A>, <A HREF="#YB7L16">YB7L16</A>,  ,  , VCC);


<P> --UB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0 at LABCELL_X17_Y8_N33
<P><A NAME="UB3L1">UB3L1</A> = (<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB7_mem[0][55]">YB7_mem[0][55]</A>) # (!<A HREF="#YB7_mem[0][73]">YB7_mem[0][73]</A>)));


<P> --ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X12_Y6_N53
<P> --register power-up is low

<P><A NAME="ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#ZB1L37">ZB1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X15_Y7_N25
<P> --register power-up is low

<P><A NAME="ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#ZB2L39">ZB2L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X11_Y7_N25
<P> --register power-up is low

<P><A NAME="ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TB1L4">TB1L4</A>,  ,  , VCC);


<P> --ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0] at FF_X11_Y7_N52
<P> --register power-up is low

<P><A NAME="ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TB1L5">TB1L5</A>,  ,  , VCC);


<P> --HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at MLABCELL_X15_Y5_N36
<P><A NAME="HC1L2">HC1L2</A> = ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A> & (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>))) ) );


<P> --BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X16_Y8_N20
<P> --register power-up is low

<P><A NAME="BC1_end_begintransfer">BC1_end_begintransfer</A> = DFFEAS(<A HREF="#BC1L6">BC1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X16_Y8_N21
<P><A NAME="BC1L2">BC1L2</A> = ( <A HREF="#BC1_end_begintransfer">BC1_end_begintransfer</A> & ( (!<A HREF="#TC1_d_read">TC1_d_read</A> & ((!<A HREF="#TC1_d_write">TC1_d_write</A>) # ((!<A HREF="#EB1_rst1">EB1_rst1</A> & !<A HREF="#BC1_write_accepted">BC1_write_accepted</A>)))) ) ) # ( !<A HREF="#BC1_end_begintransfer">BC1_end_begintransfer</A> & ( (!<A HREF="#TC1_d_read">TC1_d_read</A> & ((!<A HREF="#BC1_write_accepted">BC1_write_accepted</A>) # (!<A HREF="#TC1_d_write">TC1_d_write</A>))) ) );


<P> --BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X16_Y8_N36
<P><A NAME="BC1L3">BC1L3</A> = ( <A HREF="#HC1L2">HC1L2</A> & ( (!<A HREF="#BC1L2">BC1L2</A> & ((!<A HREF="#TC1_d_read">TC1_d_read</A>) # ((<A HREF="#UB2L1">UB2L1</A>) # (<A HREF="#UB3L1">UB3L1</A>)))) ) ) # ( !<A HREF="#HC1L2">HC1L2</A> & ( !<A HREF="#BC1L2">BC1L2</A> ) );


<P> --TC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X16_Y8_N27
<P><A NAME="TC1_E_st_stall">TC1_E_st_stall</A> = ( <A HREF="#BC1L3">BC1L3</A> & ( <A HREF="#BC1L1">BC1L1</A> & ( ((!<A HREF="#ZB2L38">ZB2L38</A> & (<A HREF="#TC1_d_write">TC1_d_write</A> & <A HREF="#TB1L2">TB1L2</A>))) # (<A HREF="#TC1L994">TC1L994</A>) ) ) ) # ( !<A HREF="#BC1L3">BC1L3</A> & ( <A HREF="#BC1L1">BC1L1</A> & ( (<A HREF="#TC1_d_write">TC1_d_write</A>) # (<A HREF="#TC1L994">TC1L994</A>) ) ) ) # ( <A HREF="#BC1L3">BC1L3</A> & ( !<A HREF="#BC1L1">BC1L1</A> & ( <A HREF="#TC1L994">TC1L994</A> ) ) ) # ( !<A HREF="#BC1L3">BC1L3</A> & ( !<A HREF="#BC1L1">BC1L1</A> & ( (<A HREF="#TC1_d_write">TC1_d_write</A>) # (<A HREF="#TC1L994">TC1L994</A>) ) ) );


<P> --EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y3_N56
<P> --register power-up is low

<P><A NAME="EB1_state">EB1_state</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L52">EB1L52</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y3_N49
<P> --register power-up is low

<P><A NAME="EB1_user_saw_rvalid">EB1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L88">EB1L88</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --EB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X1_Y3_N18
<P><A NAME="EB1L75">EB1L75</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#EB1_user_saw_rvalid">EB1_user_saw_rvalid</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#EB1_count[1]">EB1_count[1]</A>, !<A HREF="#EB1_td_shift[9]">EB1_td_shift[9]</A>);


<P> --EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X1_Y3_N8
<P> --register power-up is low

<P><A NAME="EB1_tck_t_dav">EB1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L61">EB1L61</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X1_Y3_N25
<P> --register power-up is low

<P><A NAME="EB1_td_shift[1]">EB1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L79">EB1L79</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X1_Y3_N41
<P> --register power-up is low

<P><A NAME="EB1_count[9]">EB1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L17">EB1L17</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X7_Y4_N5
<P> --register power-up is low

<P><A NAME="EB1_rvalid">EB1_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_rvalid0">EB1_rvalid0</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X1_Y3_N12
<P><A NAME="EB1L76">EB1L76</A> = AMPP_FUNCTION(!<A HREF="#EB1L75">EB1L75</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#EB1_rvalid">EB1_rvalid</A>, !<A HREF="#EB1_td_shift[1]">EB1_td_shift[1]</A>, !<A HREF="#EB1_tck_t_dav">EB1_tck_t_dav</A>);


<P> --EB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X2_Y2_N3
<P><A NAME="EB1L64">EB1L64</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y4_N52
<P> --register power-up is low

<P><A NAME="RD3_din_s1">RD3_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#DD1L12Q">DD1L12Q</A>,  ,  , VCC);


<P> --PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X2_Y4_N0
<P><A NAME="PD1L62">PD1L62</A> = ( <A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( <A HREF="#PD1_sr[2]">PD1_sr[2]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#MD1L3">MD1L3</A>)) # (<A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A>) ) ) ) # ( !<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( <A HREF="#PD1_sr[2]">PD1_sr[2]</A> & ( ((<A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A> & <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( <A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( !<A HREF="#PD1_sr[2]">PD1_sr[2]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A>))) ) ) ) # ( !<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( !<A HREF="#PD1_sr[2]">PD1_sr[2]</A> & ( (<A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & !<A HREF="#MD1L3">MD1L3</A>)) ) ) );


<P> --PD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9 at LABCELL_X1_Y6_N48
<P><A NAME="PD1L16">PD1L16</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( ((!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # (!<A HREF="#Q1_state[4]">Q1_state[4]</A>)) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --PD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10 at LABCELL_X1_Y6_N51
<P><A NAME="PD1L17">PD1L17</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) ) ) # ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[4]">Q1_state[4]</A>)) ) );


<P> --MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X2_Y3_N39
<P><A NAME="MD1_virtual_state_uir">MD1_virtual_state_uir</A> = ( <A HREF="#Q1_state[8]">Q1_state[8]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y4_N28
<P> --register power-up is low

<P><A NAME="RD2_din_s1">RD2_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A>,  ,  , VCC);


<P> --TC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X25_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1_R_wr_dst_reg">TC1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#TC1_D_wr_dst_reg">TC1_D_wr_dst_reg</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X19_Y5_N32
<P> --register power-up is low

<P><A NAME="TC1_W_valid">TC1_W_valid</A> = DFFEAS(<A HREF="#TC1L860">TC1L860</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X25_Y5_N30
<P><A NAME="TC1_W_rf_wren">TC1_W_rf_wren</A> = ( <A HREF="#TC1_W_valid">TC1_W_valid</A> & ( (<A HREF="#TC1_R_wr_dst_reg">TC1_R_wr_dst_reg</A>) # (<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>) ) ) # ( !<A HREF="#TC1_W_valid">TC1_W_valid</A> & ( <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> ) );


<P> --TC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X19_Y5_N37
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> = DFFEAS(<A HREF="#TC1L225">TC1L225</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X22_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_W_cmp_result">TC1_W_cmp_result</A> = DFFEAS(<A HREF="#TC1L340">TC1L340</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X24_Y7_N7
<P> --register power-up is low

<P><A NAME="TC1_W_control_rd_data[0]">TC1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#TC1L343">TC1L343</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X25_Y5_N14
<P> --register power-up is low

<P><A NAME="TC1_R_dst_regnum[0]">TC1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#TC1L252">TC1L252</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X25_Y5_N20
<P> --register power-up is low

<P><A NAME="TC1_R_dst_regnum[1]">TC1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#TC1L254">TC1L254</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X25_Y5_N5
<P> --register power-up is low

<P><A NAME="TC1_R_dst_regnum[2]">TC1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#TC1L256">TC1L256</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X25_Y5_N17
<P> --register power-up is low

<P><A NAME="TC1_R_dst_regnum[3]">TC1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#TC1L258">TC1L258</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X25_Y5_N2
<P> --register power-up is low

<P><A NAME="TC1_R_dst_regnum[4]">TC1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#TC1L260">TC1L260</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X6_Y6_N11
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#AB1L12">AB1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X6_Y6_N41
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[1]">AB1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#AB1L22">AB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X6_Y6_N0
<P><A NAME="AB1L1">AB1L1</A> = ( <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> & ( <A HREF="#AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A> ) ) # ( !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> & ( <A HREF="#AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A> ) ) # ( <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> & ( !<A HREF="#AB1_altera_reset_synchronizer_int_chain[4]">AB1_altera_reset_synchronizer_int_chain[4]</A> & ( !<A HREF="#AB1_r_sync_rst_chain[1]">AB1_r_sync_rst_chain[1]</A> ) ) );


<P> --ZD3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X11_Y7_N19
<P> --register power-up is low

<P><A NAME="ZD3_altera_reset_synchronizer_int_chain[1]">ZD3_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#ZD3L4">ZD3L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --key0_d2[0] is key0_d2[0] at FF_X6_Y6_N43
<P> --register power-up is low

<P><A NAME="key0_d2[0]">key0_d2[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d1[0]">key0_d1[0]</A>,  ,  , VCC);


<P> --HC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X17_Y8_N3
<P><A NAME="HC1_WideOr1">HC1_WideOr1</A> = ( <A HREF="#HC1L2">HC1L2</A> & ( (!<A HREF="#UB3L1">UB3L1</A> & !<A HREF="#UB2L1">UB2L1</A>) ) );


<P> --TC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X18_Y8_N33
<P><A NAME="TC1L984">TC1L984</A> = ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A> ) );


<P> --TC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X17_Y8_N15
<P><A NAME="TC1_d_read_nxt">TC1_d_read_nxt</A> = ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( <A HREF="#TC1L984">TC1L984</A> ) ) # ( !<A HREF="#TC1_d_read">TC1_d_read</A> & ( <A HREF="#TC1L984">TC1L984</A> ) ) # ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( !<A HREF="#TC1L984">TC1L984</A> & ( <A HREF="#HC1_WideOr1">HC1_WideOr1</A> ) ) );


<P> --BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X17_Y8_N6
<P><A NAME="BC1L8">BC1L8</A> = ( <A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( <A HREF="#TB1L2">TB1L2</A> & ( <A HREF="#HC1_WideOr1">HC1_WideOr1</A> ) ) ) # ( !<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( <A HREF="#TB1L2">TB1L2</A> & ( (<A HREF="#HC1_WideOr1">HC1_WideOr1</A> & (<A HREF="#TC1_d_read">TC1_d_read</A> & (<A HREF="#ZB2L38">ZB2L38</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) ) # ( <A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( !<A HREF="#TB1L2">TB1L2</A> & ( <A HREF="#HC1_WideOr1">HC1_WideOr1</A> ) ) ) # ( !<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & ( !<A HREF="#TB1L2">TB1L2</A> & ( (<A HREF="#HC1_WideOr1">HC1_WideOr1</A> & (<A HREF="#TC1_d_read">TC1_d_read</A> & <A HREF="#EB1_rst1">EB1_rst1</A>)) ) ) );


<P> --TC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X16_Y5_N58
<P> --register power-up is low

<P><A NAME="TC1_D_iw[11]">TC1_D_iw[11]</A> = DFFEAS(<A HREF="#TC1L627">TC1L627</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X16_Y5_N28
<P> --register power-up is low

<P><A NAME="TC1_D_iw[13]">TC1_D_iw[13]</A> = DFFEAS(<A HREF="#TC1L629">TC1L629</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X17_Y5_N28
<P> --register power-up is low

<P><A NAME="TC1_D_iw[15]">TC1_D_iw[15]</A> = DFFEAS(<A HREF="#TC1L631">TC1L631</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X17_Y5_N19
<P> --register power-up is low

<P><A NAME="TC1_D_iw[16]">TC1_D_iw[16]</A> = DFFEAS(<A HREF="#TC1L632">TC1L632</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X18_Y5_N27
<P><A NAME="TC1L582">TC1L582</A> = ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X16_Y5_N4
<P> --register power-up is low

<P><A NAME="TC1_D_iw[1]">TC1_D_iw[1]</A> = DFFEAS(<A HREF="#TC1L617">TC1L617</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X17_Y6_N58
<P> --register power-up is low

<P><A NAME="TC1_D_iw[3]">TC1_D_iw[3]</A> = DFFEAS(<A HREF="#TC1L619">TC1L619</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X16_Y5_N55
<P> --register power-up is low

<P><A NAME="TC1_D_iw[4]">TC1_D_iw[4]</A> = DFFEAS(<A HREF="#TC1L620">TC1L620</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X16_Y5_N43
<P> --register power-up is low

<P><A NAME="TC1_D_iw[5]">TC1_D_iw[5]</A> = DFFEAS(<A HREF="#TC1L621">TC1L621</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X23_Y5_N0
<P><A NAME="TC1L569">TC1L569</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X28_Y5_N3
<P><A NAME="TC1L583">TC1L583</A> = ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>))) ) ) );


<P> --TC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X18_Y5_N6
<P><A NAME="TC1L584">TC1L584</A> = ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X28_Y5_N6
<P><A NAME="TC1L238">TC1L238</A> = ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)) ) ) );


<P> --TC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X18_Y5_N40
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#TC1L241">TC1L241</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0 at LABCELL_X23_Y7_N48
<P><A NAME="TC1L439">TC1L439</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A>)));


<P> --TC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X18_Y5_N45
<P><A NAME="TC1L226">TC1L226</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1L569">TC1L569</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)) ) ) );


<P> --TC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X19_Y5_N35
<P> --register power-up is low

<P><A NAME="TC1_E_valid_from_R">TC1_E_valid_from_R</A> = DFFEAS(<A HREF="#TC1L568">TC1L568</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X22_Y5_N40
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_br">TC1_R_ctrl_br</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L689">TC1L689</A>,  ,  , VCC);


<P> --TC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X19_Y5_N58
<P> --register power-up is low

<P><A NAME="TC1_R_valid">TC1_R_valid</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_D_valid">TC1_D_valid</A>,  ,  , VCC);


<P> --TC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X25_Y5_N43
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_retaddr">TC1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#TC1L235">TC1L235</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X19_Y5_N54
<P><A NAME="TC1L735">TC1L735</A> = ( <A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( <A HREF="#TC1_R_ctrl_retaddr">TC1_R_ctrl_retaddr</A> & ( (<A HREF="#TC1_R_valid">TC1_R_valid</A>) # (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( <A HREF="#TC1_R_ctrl_retaddr">TC1_R_ctrl_retaddr</A> & ( <A HREF="#TC1_R_valid">TC1_R_valid</A> ) ) ) # ( <A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( !<A HREF="#TC1_R_ctrl_retaddr">TC1_R_ctrl_retaddr</A> & ( <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> ) ) );


<P> --TC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X19_Y5_N17
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_jmp_direct">TC1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#TC1L223">TC1L223</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X19_Y5_N12
<P><A NAME="TC1L736">TC1L736</A> = ( <A HREF="#TC1_R_ctrl_jmp_direct">TC1_R_ctrl_jmp_direct</A> & ( <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> ) );


<P> --TC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2 at LABCELL_X23_Y8_N9
<P><A NAME="TC1L722">TC1L722</A> = ( <A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#YC1_q_b[3]">YC1_q_b[3]</A>)) # (<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L2">TC1L2</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (!<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#YC1_q_b[3]">YC1_q_b[3]</A>)))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L2">TC1L2</A>)))) ) );


<P> --TC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X22_Y5_N11
<P> --register power-up is low

<P><A NAME="TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> = DFFEAS(<A HREF="#TC1L761">TC1L761</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X19_Y7_N55
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_src_imm5_shift_rot">TC1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#TC1L245">TC1L245</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X24_Y7_N9
<P><A NAME="TC1L759">TC1L759</A> = (!<A HREF="#TC1_R_ctrl_src_imm5_shift_rot">TC1_R_ctrl_src_imm5_shift_rot</A> & !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>);


<P> --TC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X21_Y5_N37
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#TC1L216">TC1L216</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X25_Y5_N25
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#TC1L215">TC1L215</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at LABCELL_X24_Y7_N45
<P><A NAME="TC1L757">TC1L757</A> = ( <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A>) # (<A HREF="#TC1L759">TC1L759</A>)))) ) ) # ( !<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1L759">TC1L759</A> & (<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> & !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>))) ) );


<P> --TC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X22_Y5_N15
<P><A NAME="TC1L298">TC1L298</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (!<A HREF="#TC1L569">TC1L569</A>) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (<A HREF="#TC1L569">TC1L569</A> & <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>) ) );


<P> --TC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at MLABCELL_X28_Y5_N39
<P><A NAME="TC1L585">TC1L585</A> = ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>))) ) ) );


<P> --TC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X21_Y5_N18
<P><A NAME="TC1L570">TC1L570</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>))) ) ) );


<P> --TC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X21_Y5_N24
<P><A NAME="TC1L571">TC1L571</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>))) ) ) );


<P> --TC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at MLABCELL_X21_Y5_N33
<P><A NAME="TC1L572">TC1L572</A> = ( !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( <A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>))) ) ) );


<P> --TC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X19_Y5_N21
<P><A NAME="TC1L573">TC1L573</A> = ( !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ( !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (!<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>))) ) ) );


<P> --TC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X21_Y5_N21
<P><A NAME="TC1L574">TC1L574</A> = ( <A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (!<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) ) );


<P> --TC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X22_Y5_N12
<P><A NAME="TC1L296">TC1L296</A> = ( <A HREF="#TC1L298">TC1L298</A> ) # ( !<A HREF="#TC1L298">TC1L298</A> & ( (((<A HREF="#TC1L569">TC1L569</A> & <A HREF="#TC1L198">TC1L198</A>)) # (<A HREF="#TC1L197">TC1L197</A>)) # (<A HREF="#TC1L201">TC1L201</A>) ) );


<P> --TC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X22_Y6_N15
<P><A NAME="TC1L297">TC1L297</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>) # (<A HREF="#TC1L569">TC1L569</A>) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1L569">TC1L569</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>) ) );


<P> --TC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X22_Y5_N33
<P><A NAME="TC1L295">TC1L295</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L198">TC1L198</A> ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L198">TC1L198</A> & ( ((<A HREF="#TC1L297">TC1L297</A>) # (<A HREF="#TC1L197">TC1L197</A>)) # (<A HREF="#TC1L201">TC1L201</A>) ) ) ) # ( <A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L198">TC1L198</A> & ( ((<A HREF="#TC1L297">TC1L297</A>) # (<A HREF="#TC1L197">TC1L197</A>)) # (<A HREF="#TC1L201">TC1L201</A>) ) ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L198">TC1L198</A> & ( ((<A HREF="#TC1L297">TC1L297</A>) # (<A HREF="#TC1L197">TC1L197</A>)) # (<A HREF="#TC1L201">TC1L201</A>) ) ) );


<P> --TC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X22_Y5_N52
<P> --register power-up is low

<P><A NAME="TC1_E_alu_sub">TC1_E_alu_sub</A> = DFFEAS(<A HREF="#TC1L339">TC1L339</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X28_Y5_N18
<P><A NAME="TC1L586">TC1L586</A> = ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X24_Y8_N27
<P><A NAME="TC1_D_op_rdctl">TC1_D_op_rdctl</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L586">TC1L586</A> ) );


<P> --TC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X28_Y5_N36
<P><A NAME="TC1L587">TC1L587</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X24_Y8_N6
<P><A NAME="TC1L588">TC1L588</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at MLABCELL_X21_Y5_N0
<P><A NAME="TC1L575">TC1L575</A> = ( !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) ) );


<P> --TC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at MLABCELL_X21_Y5_N57
<P><A NAME="TC1L687">TC1L687</A> = ( <A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ((!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>) # (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) # ( !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> ) );


<P> --TC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at MLABCELL_X21_Y5_N54
<P><A NAME="TC1L688">TC1L688</A> = ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( <A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> ) );


<P> --TC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at MLABCELL_X21_Y5_N48
<P><A NAME="TC1L203">TC1L203</A> = ( !<A HREF="#TC1L574">TC1L574</A> & ( !<A HREF="#TC1L570">TC1L570</A> & ( (!<A HREF="#TC1L575">TC1L575</A> & (!<A HREF="#TC1L573">TC1L573</A> & ((!<A HREF="#TC1L688">TC1L688</A>) # (!<A HREF="#TC1L687">TC1L687</A>)))) ) ) );


<P> --TC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X22_Y5_N0
<P><A NAME="TC1L204">TC1L204</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L198">TC1L198</A> ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L198">TC1L198</A> & ( (!<A HREF="#TC1L203">TC1L203</A>) # (<A HREF="#TC1L250">TC1L250</A>) ) ) ) # ( <A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L198">TC1L198</A> & ( (((!<A HREF="#TC1L203">TC1L203</A>) # (<A HREF="#TC1L588">TC1L588</A>)) # (<A HREF="#TC1L250">TC1L250</A>)) # (<A HREF="#TC1L587">TC1L587</A>) ) ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L198">TC1L198</A> & ( (!<A HREF="#TC1L203">TC1L203</A>) # (<A HREF="#TC1L250">TC1L250</A>) ) ) );


<P> --TC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1 at LABCELL_X23_Y6_N12
<P><A NAME="TC1L438">TC1L438</A> = ( <A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1L398Q">TC1L398Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1L398Q">TC1L398Q</A>) ) );


<P> --TC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X24_Y7_N48
<P><A NAME="TC1L756">TC1L756</A> = ( <A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1L759">TC1L759</A>) # (<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (<A HREF="#TC1L759">TC1L759</A> & (<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A> & !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>))) ) );


<P> --TC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3 at LABCELL_X22_Y8_N15
<P><A NAME="TC1L721">TC1L721</A> = ( <A HREF="#YC1_q_b[2]">YC1_q_b[2]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A>) # ((<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A>)))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L6">TC1L6</A>)))) ) ) # ( !<A HREF="#YC1_q_b[2]">YC1_q_b[2]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A>)))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L6">TC1L6</A>)))) ) );


<P> --ZB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y4_N33
<P><A NAME="ZB6L12">ZB6L12</A> = ( <A HREF="#ZB1L36">ZB1L36</A> & ( <A HREF="#TB1L6">TB1L6</A> ) );


<P> --YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y4_N6
<P><A NAME="YB6L3">YB6L3</A> = ( <A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( ((<A HREF="#ZB1L36">ZB1L36</A> & <A HREF="#TB1L6">TB1L6</A>)) # (<A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A>) ) ) # ( !<A HREF="#YB6_mem_used[1]">YB6_mem_used[1]</A> & ( (!<A HREF="#ZB1L36">ZB1L36</A> & (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ((<A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A>)))) # (<A HREF="#ZB1L36">ZB1L36</A> & (((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & <A HREF="#YB6_mem_used[0]">YB6_mem_used[0]</A>)) # (<A HREF="#TB1L6">TB1L6</A>))) ) );


<P> --TC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2 at LABCELL_X23_Y7_N18
<P><A NAME="TC1L440">TC1L440</A> = ( <A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> & ( (<A HREF="#TC1_E_shift_rot_result[3]">TC1_E_shift_rot_result[3]</A>) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[3]">TC1_E_shift_rot_result[3]</A>) ) );


<P> --TC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4 at MLABCELL_X21_Y8_N51
<P><A NAME="TC1L723">TC1L723</A> = ( <A HREF="#YC1_q_b[4]">YC1_q_b[4]</A> & ( <A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L10">TC1L10</A>) ) ) ) # ( !<A HREF="#YC1_q_b[4]">YC1_q_b[4]</A> & ( <A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L736">TC1L736</A>)) # (<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L10">TC1L10</A>))) ) ) ) # ( <A HREF="#YC1_q_b[4]">YC1_q_b[4]</A> & ( !<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (!<A HREF="#TC1L736">TC1L736</A>)) # (<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L10">TC1L10</A>))) ) ) ) # ( !<A HREF="#YC1_q_b[4]">YC1_q_b[4]</A> & ( !<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (<A HREF="#TC1L10">TC1L10</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X24_Y7_N51
<P><A NAME="TC1L758">TC1L758</A> = ( <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>) # (<A HREF="#TC1L759">TC1L759</A>)))) ) ) # ( !<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1L759">TC1L759</A> & (<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>))) ) );


<P> --TC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~3 at LABCELL_X23_Y7_N15
<P><A NAME="TC1L441">TC1L441</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[4]">TC1_E_shift_rot_result[4]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A>)));


<P> --TC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~5 at LABCELL_X22_Y8_N12
<P><A NAME="TC1L724">TC1L724</A> = ( <A HREF="#TC1L14">TC1L14</A> & ( ((!<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#YC1_q_b[5]">YC1_q_b[5]</A>))) # (<A HREF="#TC1L736">TC1L736</A> & (<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A>))) # (<A HREF="#TC1L735">TC1L735</A>) ) ) # ( !<A HREF="#TC1L14">TC1L14</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#YC1_q_b[5]">YC1_q_b[5]</A>))) # (<A HREF="#TC1L736">TC1L736</A> & (<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A>)))) ) );


<P> --TC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0 at LABCELL_X24_Y7_N39
<P><A NAME="TC1L536">TC1L536</A> = ( <A HREF="#TC1_R_ctrl_src_imm5_shift_rot">TC1_R_ctrl_src_imm5_shift_rot</A> ) # ( !<A HREF="#TC1_R_ctrl_src_imm5_shift_rot">TC1_R_ctrl_src_imm5_shift_rot</A> & ( (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) # (<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A>) ) );


<P> --TC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4 at LABCELL_X23_Y7_N51
<P><A NAME="TC1L443">TC1L443</A> = ( <A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A> & ( (<A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A>) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[6]">TC1_E_shift_rot_result[6]</A>) ) );


<P> --TC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6 at MLABCELL_X21_Y8_N42
<P><A NAME="TC1L726">TC1L726</A> = ( <A HREF="#YC1_q_b[7]">YC1_q_b[7]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L18">TC1L18</A>) ) ) ) # ( !<A HREF="#YC1_q_b[7]">YC1_q_b[7]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L18">TC1L18</A>)) ) ) ) # ( <A HREF="#YC1_q_b[7]">YC1_q_b[7]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L18">TC1L18</A>)) ) ) ) # ( !<A HREF="#YC1_q_b[7]">YC1_q_b[7]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (<A HREF="#TC1L18">TC1L18</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~5 at LABCELL_X23_Y7_N12
<P><A NAME="TC1L442">TC1L442</A> = ( <A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[5]">TC1_E_shift_rot_result[5]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A>) ) );


<P> --TC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~7 at MLABCELL_X21_Y8_N36
<P><A NAME="TC1L725">TC1L725</A> = ( <A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( <A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L22">TC1L22</A>) ) ) ) # ( !<A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( <A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L22">TC1L22</A>)) ) ) ) # ( <A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( !<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L22">TC1L22</A>)) ) ) ) # ( !<A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( !<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & ( (<A HREF="#TC1L22">TC1L22</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6 at LABCELL_X23_Y7_N45
<P><A NAME="TC1L447">TC1L447</A> = ( <A HREF="#TC1_E_shift_rot_result[10]">TC1_E_shift_rot_result[10]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[12]">TC1_E_shift_rot_result[12]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[10]">TC1_E_shift_rot_result[10]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[12]">TC1_E_shift_rot_result[12]</A>) ) );


<P> --TC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8 at LABCELL_X22_Y5_N18
<P><A NAME="TC1L730">TC1L730</A> = ( <A HREF="#TC1L735">TC1L735</A> & ( <A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( <A HREF="#TC1L26">TC1L26</A> ) ) ) # ( !<A HREF="#TC1L735">TC1L735</A> & ( <A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( (!<A HREF="#TC1L736">TC1L736</A>) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>) ) ) ) # ( <A HREF="#TC1L735">TC1L735</A> & ( !<A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( <A HREF="#TC1L26">TC1L26</A> ) ) ) # ( !<A HREF="#TC1L735">TC1L735</A> & ( !<A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( (<A HREF="#TC1L736">TC1L736</A> & <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>) ) ) );


<P> --TC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~7 at LABCELL_X23_Y7_N0
<P><A NAME="TC1L448">TC1L448</A> = ( <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[13]">TC1_E_shift_rot_result[13]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A> ) );


<P> --TC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~9 at MLABCELL_X21_Y8_N30
<P><A NAME="TC1L731">TC1L731</A> = ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( <A HREF="#YC1_q_b[12]">YC1_q_b[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L30">TC1L30</A>) ) ) ) # ( !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( <A HREF="#YC1_q_b[12]">YC1_q_b[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L30">TC1L30</A>)) ) ) ) # ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( !<A HREF="#YC1_q_b[12]">YC1_q_b[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L30">TC1L30</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( !<A HREF="#YC1_q_b[12]">YC1_q_b[12]</A> & ( (<A HREF="#TC1L30">TC1L30</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X16_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1_D_iw[18]">TC1_D_iw[18]</A> = DFFEAS(<A HREF="#TC1L634">TC1L634</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8 at LABCELL_X23_Y7_N30
<P><A NAME="TC1L444">TC1L444</A> = ( <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[9]">TC1_E_shift_rot_result[9]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[7]">TC1_E_shift_rot_result[7]</A> ) );


<P> --TC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10 at MLABCELL_X21_Y8_N24
<P><A NAME="TC1L727">TC1L727</A> = ( <A HREF="#YC1_q_b[8]">YC1_q_b[8]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L34">TC1L34</A>) ) ) ) # ( !<A HREF="#YC1_q_b[8]">YC1_q_b[8]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L34">TC1L34</A>)) ) ) ) # ( <A HREF="#YC1_q_b[8]">YC1_q_b[8]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L34">TC1L34</A>)) ) ) ) # ( !<A HREF="#YC1_q_b[8]">YC1_q_b[8]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1L34">TC1L34</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~9 at LABCELL_X23_Y7_N36
<P><A NAME="TC1L445">TC1L445</A> = ( <A HREF="#TC1_E_shift_rot_result[10]">TC1_E_shift_rot_result[10]</A> & ( (<A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A>) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[10]">TC1_E_shift_rot_result[10]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[8]">TC1_E_shift_rot_result[8]</A>) ) );


<P> --TC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~11 at LABCELL_X23_Y8_N3
<P><A NAME="TC1L728">TC1L728</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L736">TC1L736</A>)) # (<A HREF="#YC1_q_b[9]">YC1_q_b[9]</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L38">TC1L38</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#YC1_q_b[9]">YC1_q_b[9]</A> & ((!<A HREF="#TC1L736">TC1L736</A>)))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L38">TC1L38</A>)))) ) );


<P> --TC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10 at LABCELL_X23_Y7_N39
<P><A NAME="TC1L446">TC1L446</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[9]">TC1_E_shift_rot_result[9]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[11]">TC1_E_shift_rot_result[11]</A>)));


<P> --TC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12 at LABCELL_X23_Y8_N54
<P><A NAME="TC1L729">TC1L729</A> = ( <A HREF="#TC1L736">TC1L736</A> & ( <A HREF="#YC1_q_b[10]">YC1_q_b[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L42">TC1L42</A>)) ) ) ) # ( !<A HREF="#TC1L736">TC1L736</A> & ( <A HREF="#YC1_q_b[10]">YC1_q_b[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A>) # (<A HREF="#TC1L42">TC1L42</A>) ) ) ) # ( <A HREF="#TC1L736">TC1L736</A> & ( !<A HREF="#YC1_q_b[10]">YC1_q_b[10]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (<A HREF="#TC1L42">TC1L42</A>)) ) ) ) # ( !<A HREF="#TC1L736">TC1L736</A> & ( !<A HREF="#YC1_q_b[10]">YC1_q_b[10]</A> & ( (<A HREF="#TC1L42">TC1L42</A> & <A HREF="#TC1L735">TC1L735</A>) ) ) );


<P> --TC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at LABCELL_X23_Y8_N51
<P><A NAME="TC1L451">TC1L451</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[14]">TC1_E_shift_rot_result[14]</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[16]">TC1_E_shift_rot_result[16]</A>));


<P> --TC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X16_Y5_N10
<P> --register power-up is low

<P><A NAME="TC1_D_iw[19]">TC1_D_iw[19]</A> = DFFEAS(<A HREF="#TC1L635">TC1L635</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at LABCELL_X23_Y8_N33
<P><A NAME="TC1L734">TC1L734</A> = ( <A HREF="#TC1L46">TC1L46</A> & ( ((!<A HREF="#TC1L736">TC1L736</A> & (<A HREF="#YC1_q_b[15]">YC1_q_b[15]</A>)) # (<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A>)))) # (<A HREF="#TC1L735">TC1L735</A>) ) ) # ( !<A HREF="#TC1L46">TC1L46</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & ((!<A HREF="#TC1L736">TC1L736</A> & (<A HREF="#YC1_q_b[15]">YC1_q_b[15]</A>)) # (<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A>))))) ) );


<P> --TC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X16_Y5_N46
<P> --register power-up is low

<P><A NAME="TC1_D_iw[21]">TC1_D_iw[21]</A> = DFFEAS(<A HREF="#TC1L637">TC1L637</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~12 at LABCELL_X23_Y8_N21
<P><A NAME="TC1L450">TC1L450</A> = ( <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[15]">TC1_E_shift_rot_result[15]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[13]">TC1_E_shift_rot_result[13]</A> ) );


<P> --TC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X16_Y5_N7
<P> --register power-up is low

<P><A NAME="TC1_D_iw[20]">TC1_D_iw[20]</A> = DFFEAS(<A HREF="#TC1L636">TC1L636</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L680">TC1L680</A>,  ,  ,  ,  );


<P> --TC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~14 at LABCELL_X23_Y8_N6
<P><A NAME="TC1L733">TC1L733</A> = ( <A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#YC1_q_b[14]">YC1_q_b[14]</A>)) # (<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L50">TC1L50</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (!<A HREF="#TC1L736">TC1L736</A> & ((<A HREF="#YC1_q_b[14]">YC1_q_b[14]</A>)))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L50">TC1L50</A>)))) ) );


<P> --TC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13 at LABCELL_X23_Y8_N12
<P><A NAME="TC1L449">TC1L449</A> = ( <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1_E_shift_rot_result[14]">TC1_E_shift_rot_result[14]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#TC1L409Q">TC1L409Q</A> ) );


<P> --TC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15 at LABCELL_X23_Y8_N30
<P><A NAME="TC1L732">TC1L732</A> = ( <A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#YC1_q_b[13]">YC1_q_b[13]</A>)) # (<A HREF="#TC1L736">TC1L736</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L54">TC1L54</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( (!<A HREF="#TC1L735">TC1L735</A> & (!<A HREF="#TC1L736">TC1L736</A> & (<A HREF="#YC1_q_b[13]">YC1_q_b[13]</A>))) # (<A HREF="#TC1L735">TC1L735</A> & (((<A HREF="#TC1L54">TC1L54</A>)))) ) );


<P> --TC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X18_Y6_N27
<P><A NAME="TC1L246">TC1L246</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)) ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>) ) );


<P> --YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X15_Y7_N44
<P> --register power-up is low

<P><A NAME="YB2_mem_used[0]">YB2_mem_used[0]</A> = DFFEAS(<A HREF="#YB2L3">YB2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y7_N21
<P><A NAME="YB2L5">YB2L5</A> = ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & !<A HREF="#YB2_mem_used[0]">YB2_mem_used[0]</A>) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> ) );


<P> --BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X16_Y8_N30
<P><A NAME="BC1L9">BC1L9</A> = ( <A HREF="#TC1_d_read">TC1_d_read</A> & ( !<A HREF="#BC1_read_accepted">BC1_read_accepted</A> ) );


<P> --YB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y7_N39
<P><A NAME="YB2L6">YB2L6</A> = ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (<A HREF="#YB2_mem_used[0]">YB2_mem_used[0]</A> & <A HREF="#BC1L9">BC1L9</A>) ) );


<P> --YB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X15_Y7_N0
<P><A NAME="YB2L7">YB2L7</A> = ( <A HREF="#YB2L5">YB2L5</A> & ( <A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> ) ) # ( <A HREF="#YB2L5">YB2L5</A> & ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> ) ) # ( !<A HREF="#YB2L5">YB2L5</A> & ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( (<A HREF="#YB2L6">YB2L6</A> & (<A HREF="#ZB2L37">ZB2L37</A> & (!<A HREF="#XB2L1">XB2L1</A> $ (!<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>)))) ) ) );


<P> --CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X16_Y7_N36
<P><A NAME="CC1L12">CC1L12</A> = ( !<A HREF="#CC1L10">CC1L10</A> & ( !<A HREF="#CC1L11">CC1L11</A> & ( (!<A HREF="#CC1L8">CC1L8</A> & !<A HREF="#CC1L5">CC1L5</A>) ) ) );


<P> --ZB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0 at MLABCELL_X15_Y7_N30
<P><A NAME="ZB2L43">ZB2L43</A> = ( <A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( <A HREF="#W1L2">W1L2</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L12">CC1L12</A> & (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & !<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>))) ) ) ) # ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( <A HREF="#W1L2">W1L2</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L12">CC1L12</A> & (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & <A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>))) ) ) ) # ( <A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( !<A HREF="#W1L2">W1L2</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L12">CC1L12</A> & (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & !<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>))) ) ) );


<P> --ZB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1 at MLABCELL_X15_Y7_N12
<P><A NAME="ZB2L44">ZB2L44</A> = ( !<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> & ( <A HREF="#W1L2">W1L2</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L12">CC1L12</A> & (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & <A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> & ( !<A HREF="#W1L2">W1L2</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L12">CC1L12</A> & !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A>)) ) ) );


<P> --TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X11_Y7_N12
<P><A NAME="TB1L9">TB1L9</A> = ( <A HREF="#CC1L9">CC1L9</A> & ( <A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A> & (<A HREF="#EB1_rst1">EB1_rst1</A> & ((!<A HREF="#W1L2">W1L2</A>) # (<A HREF="#YB3L6Q">YB3L6Q</A>)))) ) ) ) # ( <A HREF="#CC1L9">CC1L9</A> & ( !<A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#YB3L6Q">YB3L6Q</A> & (!<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A> & (<A HREF="#W1L2">W1L2</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) );


<P> --YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N46
<P> --register power-up is low

<P><A NAME="YB3_mem_used[0]">YB3_mem_used[0]</A> = DFFEAS(<A HREF="#YB3L3">YB3L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N6
<P><A NAME="YB3L5">YB3L5</A> = ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB3_mem_used[0]">YB3_mem_used[0]</A> & <A HREF="#YB3_mem_used[1]">YB3_mem_used[1]</A>) ) ) # ( !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#TB1L9">TB1L9</A> & <A HREF="#YB3_mem_used[0]">YB3_mem_used[0]</A>)) # (<A HREF="#YB3_mem_used[1]">YB3_mem_used[1]</A>) ) );


<P> --ZB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 at LABCELL_X11_Y7_N48
<P><A NAME="ZB3L8">ZB3L8</A> = ( <A HREF="#CC1L9">CC1L9</A> & ( <A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#YB3L6Q">YB3L6Q</A> & (<A HREF="#U1L68">U1L68</A> & ((<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A>)))) ) ) ) # ( <A HREF="#CC1L9">CC1L9</A> & ( !<A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> & ( (!<A HREF="#YB3L6Q">YB3L6Q</A> & (<A HREF="#U1L68">U1L68</A> & ((!<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A>)))) ) ) );


<P> --ZB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X11_Y7_N39
<P><A NAME="ZB3L9">ZB3L9</A> = ( <A HREF="#ZB3L8">ZB3L8</A> & ( !<A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> $ (!<A HREF="#ZB3_wait_latency_counter[1]">ZB3_wait_latency_counter[1]</A>) ) );


<P> --ZB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X11_Y7_N9
<P><A NAME="ZB3L10">ZB3L10</A> = ( <A HREF="#ZB3L8">ZB3L8</A> & ( !<A HREF="#ZB3_wait_latency_counter[0]">ZB3_wait_latency_counter[0]</A> ) );


<P> --TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X12_Y7_N45
<P><A NAME="TB1L10">TB1L10</A> = ( !<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A> & ( <A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#CC1L8">CC1L8</A> & (<A HREF="#EB1_rst1">EB1_rst1</A> & ((!<A HREF="#W1L2">W1L2</A>) # (<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A> & ( !<A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#W1L2">W1L2</A> & (!<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & (<A HREF="#CC1L8">CC1L8</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) );


<P> --YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N56
<P> --register power-up is low

<P><A NAME="YB5_mem_used[0]">YB5_mem_used[0]</A> = DFFEAS(<A HREF="#YB5L3">YB5L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N57
<P><A NAME="YB5L5">YB5L5</A> = ( <A HREF="#TB1L10">TB1L10</A> & ( (!<A HREF="#YB5_mem_used[0]">YB5_mem_used[0]</A> & ((<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A>))) # (<A HREF="#YB5_mem_used[0]">YB5_mem_used[0]</A> & (!<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A>)) ) ) # ( !<A HREF="#TB1L10">TB1L10</A> & ( (<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ((!<A HREF="#YB5_mem_used[0]">YB5_mem_used[0]</A>) # (!<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A>))) ) );


<P> --ZB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y7_N48
<P><A NAME="ZB5L8">ZB5L8</A> = ( !<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ( <A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L8">CC1L8</A> & ((<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A>)))) ) ) ) # ( !<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ( !<A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#U1L68">U1L68</A> & (<A HREF="#CC1L8">CC1L8</A> & ((!<A HREF="#W1L2">W1L2</A>) # (<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A>)))) ) ) );


<P> --ZB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y7_N27
<P><A NAME="ZB5L9">ZB5L9</A> = ( <A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#ZB5L8">ZB5L8</A> & !<A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A>) ) ) # ( !<A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A> & ( (<A HREF="#ZB5L8">ZB5L8</A> & <A HREF="#ZB5_wait_latency_counter[1]">ZB5_wait_latency_counter[1]</A>) ) );


<P> --ZB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y7_N24
<P><A NAME="ZB5L10">ZB5L10</A> = (<A HREF="#ZB5L8">ZB5L8</A> & !<A HREF="#ZB5_wait_latency_counter[0]">ZB5_wait_latency_counter[0]</A>);


<P> --YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X12_Y6_N44
<P> --register power-up is low

<P><A NAME="YB1_mem_used[0]">YB1_mem_used[0]</A> = DFFEAS(<A HREF="#YB1L3">YB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y6_N54
<P><A NAME="YB1L5">YB1L5</A> = ( <A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( !<A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( (!<A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> & (<A HREF="#CC1L7">CC1L7</A> & (<A HREF="#ZB1L36">ZB1L36</A> & <A HREF="#U1L70Q">U1L70Q</A>))) ) ) ) # ( <A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( !<A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> ) );


<P> --U1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X12_Y6_N48
<P><A NAME="U1L69">U1L69</A> = ( <A HREF="#CC1L7">CC1L7</A> & ( (!<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & (<A HREF="#U1L68">U1L68</A> & !<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A>)) ) );


<P> --TB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X16_Y8_N48
<P><A NAME="TB1L11">TB1L11</A> = ( <A HREF="#CC1L2">CC1L2</A> & ( <A HREF="#TC1_d_write">TC1_d_write</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & ((!<A HREF="#BC1_write_accepted">BC1_write_accepted</A>) # ((!<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & <A HREF="#TC1_d_read">TC1_d_read</A>)))) ) ) ) # ( <A HREF="#CC1L2">CC1L2</A> & ( !<A HREF="#TC1_d_write">TC1_d_write</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & (!<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & <A HREF="#TC1_d_read">TC1_d_read</A>)) ) ) );


<P> --LC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y9_N53
<P> --register power-up is low

<P><A NAME="LC1_top_priority_reg[0]">LC1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#LC1L7">LC1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LC1L6">LC1L6</A>,  ,  ,  ,  );


<P> --LC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y9_N50
<P> --register power-up is low

<P><A NAME="LC1_top_priority_reg[1]">LC1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#LC1L2">LC1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LC1L6">LC1L6</A>,  ,  ,  ,  );


<P> --TC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X21_Y9_N49
<P> --register power-up is low

<P><A NAME="TC1_F_pc[12]">TC1_F_pc[12]</A> = DFFEAS(<A HREF="#TC1L674">TC1L674</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_W_valid">TC1_W_valid</A>,  ,  ,  ,  );


<P> --TC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X16_Y5_N38
<P> --register power-up is low

<P><A NAME="TC1_i_read">TC1_i_read</A> = DFFEAS(<A HREF="#TC1L1051">TC1L1051</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y9_N19
<P> --register power-up is low

<P><A NAME="BC2_read_accepted">BC2_read_accepted</A> = DFFEAS(<A HREF="#BC2L3">BC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X13_Y9_N39
<P><A NAME="AC2L1">AC2L1</A> = ( !<A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( (!<A HREF="#TC1L1052Q">TC1L1052Q</A> & <A HREF="#EB1_rst1">EB1_rst1</A>) ) );


<P> --UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X19_Y9_N54
<P><A NAME="UB1L1">UB1L1</A> = ( <A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( <A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & ( (<A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> & (!<A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> & (!<A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> & <A HREF="#AC2L1">AC2L1</A>))) ) ) );


<P> --LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y9_N48
<P><A NAME="LC1L2">LC1L2</A> = ( <A HREF="#LC1_top_priority_reg[0]">LC1_top_priority_reg[0]</A> & ( (<A HREF="#TB1L11">TB1L11</A> & (!<A HREF="#UB1L1">UB1L1</A> & <A HREF="#LC1_top_priority_reg[1]">LC1_top_priority_reg[1]</A>)) ) ) # ( !<A HREF="#LC1_top_priority_reg[0]">LC1_top_priority_reg[0]</A> & ( <A HREF="#TB1L11">TB1L11</A> ) );


<P> --YB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X13_Y8_N18
<P><A NAME="YB4L17">YB4L17</A> = ( !<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & ( !<A HREF="#YB4L13Q">YB4L13Q</A> ) );


<P> --WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X13_Y9_N44
<P> --register power-up is low

<P><A NAME="WB1_packet_in_progress">WB1_packet_in_progress</A> = DFFEAS(<A HREF="#WB1L4">WB1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X13_Y9_N2
<P> --register power-up is low

<P><A NAME="WB1_saved_grant[1]">WB1_saved_grant[1]</A> = DFFEAS(<A HREF="#LC1L3">LC1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#WB1L55">WB1L55</A>,  ,  ,  ,  );


<P> --DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X19_Y9_N48
<P><A NAME="DC1L1">DC1L1</A> = ( <A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( (!<A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> & (<A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & (<A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> & !<A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A>))) ) );


<P> --WB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1 at LABCELL_X13_Y9_N6
<P><A NAME="WB1_WideOr1">WB1_WideOr1</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#DC1L1">DC1L1</A> & ( ((<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#U1L68">U1L68</A> & <A HREF="#CC1L2">CC1L2</A>))) # (<A HREF="#AC2L1">AC2L1</A>) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#DC1L1">DC1L1</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#U1L68">U1L68</A> & <A HREF="#CC1L2">CC1L2</A>)) ) ) ) # ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#DC1L1">DC1L1</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#U1L68">U1L68</A> & <A HREF="#CC1L2">CC1L2</A>)) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#DC1L1">DC1L1</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#U1L68">U1L68</A> & <A HREF="#CC1L2">CC1L2</A>)) ) ) );


<P> --WB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X13_Y9_N45
<P><A NAME="WB1L55">WB1L55</A> = ( <A HREF="#WB1_WideOr1">WB1_WideOr1</A> & ( (<A HREF="#YB4L17">YB4L17</A> & ((<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) # (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>))) ) ) # ( !<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & ( !<A HREF="#WB1_packet_in_progress">WB1_packet_in_progress</A> ) );


<P> --WC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X13_Y8_N25
<P> --register power-up is low

<P><A NAME="WC1_write">WC1_write</A> = DFFEAS(<A HREF="#WC1L129">WC1L129</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X10_Y9_N29
<P> --register power-up is low

<P><A NAME="WC1_address[8]">WC1_address[8]</A> = DFFEAS(<A HREF="#WB1_src_data[46]">WB1_src_data[46]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X4_Y6_N19
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_access">LD1_jtag_ram_access</A> = DFFEAS(<A HREF="#LD1L138">LD1L138</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X10_Y9_N21
<P><A NAME="LD1L194">LD1L194</A> = (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & !<A HREF="#WC1_address[8]">WC1_address[8]</A>);


<P> --WC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X13_Y8_N53
<P> --register power-up is low

<P><A NAME="WC1_read">WC1_read</A> = DFFEAS(<A HREF="#WC1L82">WC1L82</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X13_Y8_N32
<P> --register power-up is low

<P><A NAME="LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#LD1L136">LD1L136</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X13_Y8_N33
<P><A NAME="LD1L195">LD1L195</A> = ( <A HREF="#WC1_read">WC1_read</A> & ( (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A>) # ((!<A HREF="#WC1_write">WC1_write</A> & ((!<A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A>))) # (<A HREF="#WC1_write">WC1_write</A> & (<A HREF="#LD1L194">LD1L194</A>))) ) ) # ( !<A HREF="#WC1_read">WC1_read</A> & ( (!<A HREF="#WC1_write">WC1_write</A>) # ((!<A HREF="#LD1_waitrequest">LD1_waitrequest</A>) # (<A HREF="#LD1L194">LD1L194</A>)) ) );


<P> --YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X13_Y9_N12
<P><A NAME="YB4L14">YB4L14</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( (<A HREF="#BC1L9">BC1L9</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( (<A HREF="#BC1L9">BC1L9</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) ) # ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( (!<A HREF="#TC1L1052Q">TC1L1052Q</A>) # ((<A HREF="#BC1L9">BC1L9</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>)) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( (<A HREF="#BC1L9">BC1L9</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) );


<P> --YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y8_N44
<P> --register power-up is low

<P><A NAME="YB4_mem_used[0]">YB4_mem_used[0]</A> = DFFEAS(<A HREF="#YB4L9">YB4L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y8_N0
<P><A NAME="YB4L11">YB4L11</A> = ( <A HREF="#YB4_mem_used[1]">YB4_mem_used[1]</A> & ( <A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> ) ) ) # ( <A HREF="#YB4_mem_used[1]">YB4_mem_used[1]</A> & ( !<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#YB4_mem_used[1]">YB4_mem_used[1]</A> & ( !<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( (<A HREF="#YB4L14">YB4L14</A> & (<A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> & (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#WB1_WideOr1">WB1_WideOr1</A>))) ) ) );


<P> --CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X16_Y9_N27
<P><A NAME="CC1L1">CC1L1</A> = ( <A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & ( !<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> ) );


<P> --TB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0 at LABCELL_X16_Y9_N6
<P><A NAME="TB1L12">TB1L12</A> = ( <A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( <A HREF="#EB1_rst1">EB1_rst1</A> & ( (!<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & (<A HREF="#CC1L1">CC1L1</A> & <A HREF="#TC1_d_read">TC1_d_read</A>)) ) ) ) # ( !<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( <A HREF="#EB1_rst1">EB1_rst1</A> & ( (<A HREF="#CC1L1">CC1L1</A> & (((!<A HREF="#BC1_read_accepted">BC1_read_accepted</A> & <A HREF="#TC1_d_read">TC1_d_read</A>)) # (<A HREF="#TC1_d_write">TC1_d_write</A>))) ) ) );


<P> --LC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X16_Y9_N37
<P> --register power-up is low

<P><A NAME="LC2_top_priority_reg[0]">LC2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#LC2L7">LC2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LC2L6">LC2L6</A>,  ,  ,  ,  );


<P> --LC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X16_Y9_N41
<P> --register power-up is low

<P><A NAME="LC2_top_priority_reg[1]">LC2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#LC2L2">LC2L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#LC2L6">LC2L6</A>,  ,  ,  ,  );


<P> --UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X19_Y9_N42
<P><A NAME="UB1L2">UB1L2</A> = ( <A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( <A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & ( (<A HREF="#AC2L1">AC2L1</A> & ((!<A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A>) # ((<A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A>) # (<A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A>)))) ) ) ) # ( !<A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( <A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & ( <A HREF="#AC2L1">AC2L1</A> ) ) ) # ( <A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( !<A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & ( <A HREF="#AC2L1">AC2L1</A> ) ) ) # ( !<A HREF="#TC1_F_pc[12]">TC1_F_pc[12]</A> & ( !<A HREF="#TC1_F_pc[13]">TC1_F_pc[13]</A> & ( <A HREF="#AC2L1">AC2L1</A> ) ) );


<P> --LC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X16_Y9_N39
<P><A NAME="LC2L2">LC2L2</A> = ( <A HREF="#TB1L12">TB1L12</A> & ( (!<A HREF="#LC2_top_priority_reg[0]">LC2_top_priority_reg[0]</A>) # ((!<A HREF="#UB1L2">UB1L2</A> & <A HREF="#LC2_top_priority_reg[1]">LC2_top_priority_reg[1]</A>)) ) );


<P> --ZB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X16_Y9_N33
<P><A NAME="ZB7L3">ZB7L3</A> = ( <A HREF="#EB1_rst1">EB1_rst1</A> & ( !<A HREF="#YB7L13Q">YB7L13Q</A> ) );


<P> --WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress at FF_X16_Y9_N32
<P> --register power-up is low

<P><A NAME="WB2_packet_in_progress">WB2_packet_in_progress</A> = DFFEAS(<A HREF="#WB2L4">WB2L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_valid~0 at LABCELL_X16_Y9_N12
<P><A NAME="WB2L57">WB2L57</A> = ( <A HREF="#U1L68">U1L68</A> & ( (<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & !<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A>)) ) );


<P> --WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1] at FF_X16_Y9_N50
<P> --register power-up is low

<P><A NAME="WB2_saved_grant[1]">WB2_saved_grant[1]</A> = DFFEAS(<A HREF="#LC2L3">LC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#WB2L58">WB2L58</A>,  ,  ,  ,  );


<P> --WB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0 at LABCELL_X16_Y9_N18
<P><A NAME="WB2L58">WB2L58</A> = ( <A HREF="#UB1L2">UB1L2</A> & ( <A HREF="#ZB7L3">ZB7L3</A> & ( ((!<A HREF="#WB2L57">WB2L57</A> & (!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A>)) # (<A HREF="#WB2L57">WB2L57</A> & ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>)))) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) ) # ( !<A HREF="#UB1L2">UB1L2</A> & ( <A HREF="#ZB7L3">ZB7L3</A> & ( (!<A HREF="#WB2L57">WB2L57</A> & (((!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A>)))) # (<A HREF="#WB2L57">WB2L57</A> & (((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>))) ) ) ) # ( <A HREF="#UB1L2">UB1L2</A> & ( !<A HREF="#ZB7L3">ZB7L3</A> & ( (!<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & (!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A> & !<A HREF="#WB2L57">WB2L57</A>)) ) ) ) # ( !<A HREF="#UB1L2">UB1L2</A> & ( !<A HREF="#ZB7L3">ZB7L3</A> & ( (!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A> & !<A HREF="#WB2L57">WB2L57</A>) ) ) );


<P> --WB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|WideOr1 at LABCELL_X16_Y9_N0
<P><A NAME="WB2_WideOr1">WB2_WideOr1</A> = ( <A HREF="#U1L68">U1L68</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (!<A HREF="#CC1L1">CC1L1</A> & (<A HREF="#AC2L1">AC2L1</A> & ((!<A HREF="#DC1L1">DC1L1</A>)))) # (<A HREF="#CC1L1">CC1L1</A> & (((<A HREF="#AC2L1">AC2L1</A> & !<A HREF="#DC1L1">DC1L1</A>)) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>))) ) ) ) # ( !<A HREF="#U1L68">U1L68</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (<A HREF="#AC2L1">AC2L1</A> & !<A HREF="#DC1L1">DC1L1</A>) ) ) ) # ( <A HREF="#U1L68">U1L68</A> & ( !<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (<A HREF="#CC1L1">CC1L1</A> & <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) ) ) );


<P> --YB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X16_Y9_N45
<P><A NAME="YB7L14">YB7L14</A> = ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (!<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & (!<A HREF="#TC1L1052Q">TC1L1052Q</A> & ((!<A HREF="#BC2_read_accepted">BC2_read_accepted</A>)))) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & (((!<A HREF="#TC1L1052Q">TC1L1052Q</A> & !<A HREF="#BC2_read_accepted">BC2_read_accepted</A>)) # (<A HREF="#BC1L9">BC1L9</A>))) ) ) # ( !<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#BC1L9">BC1L9</A>) ) );


<P> --YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X17_Y8_N20
<P> --register power-up is low

<P><A NAME="YB7_mem_used[0]">YB7_mem_used[0]</A> = DFFEAS(<A HREF="#YB7L9">YB7L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y8_N48
<P><A NAME="YB7L11">YB7L11</A> = ( <A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & ( <A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( !<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & ( <A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( (<A HREF="#WB2_WideOr1">WB2_WideOr1</A> & (!<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> & (<A HREF="#YB7L14">YB7L14</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) ) # ( <A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & ( !<A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> ) );


<P> --ZB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X13_Y9_N33
<P><A NAME="ZB4L39">ZB4L39</A> = ( <A HREF="#YB4L17">YB4L17</A> & ( <A HREF="#YB4L14">YB4L14</A> & ( (<A HREF="#EB1_rst1">EB1_rst1</A> & <A HREF="#WB1_WideOr1">WB1_WideOr1</A>) ) ) );


<P> --YB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X13_Y8_N38
<P> --register power-up is low

<P><A NAME="YB4_mem[1][73]">YB4_mem[1][73]</A> = DFFEAS(<A HREF="#YB4L15">YB4L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X13_Y8_N36
<P><A NAME="YB4L15">YB4L15</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (!<A HREF="#YB4L13Q">YB4L13Q</A>) # (<A HREF="#YB4_mem[1][73]">YB4_mem[1][73]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (<A HREF="#YB4L13Q">YB4L13Q</A> & <A HREF="#YB4_mem[1][73]">YB4_mem[1][73]</A>) ) );


<P> --YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y8_N21
<P><A NAME="YB4L12">YB4L12</A> = ( <A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> ) # ( !<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> ) );


<P> --YB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X13_Y8_N41
<P> --register power-up is low

<P><A NAME="YB4_mem[1][55]">YB4_mem[1][55]</A> = DFFEAS(<A HREF="#YB4L16">YB4L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X13_Y8_N39
<P><A NAME="YB4L16">YB4L16</A> = ( <A HREF="#YB4L14">YB4L14</A> & ( (!<A HREF="#YB4L13Q">YB4L13Q</A>) # (<A HREF="#YB4_mem[1][55]">YB4_mem[1][55]</A>) ) ) # ( !<A HREF="#YB4L14">YB4L14</A> & ( (<A HREF="#YB4L13Q">YB4L13Q</A> & <A HREF="#YB4_mem[1][55]">YB4_mem[1][55]</A>) ) );


<P> --ZB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X16_Y9_N42
<P><A NAME="ZB7L4">ZB7L4</A> = ( <A HREF="#YB7L14">YB7L14</A> & ( (<A HREF="#ZB7L3">ZB7L3</A> & <A HREF="#WB2_WideOr1">WB2_WideOr1</A>) ) );


<P> --YB7_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X17_Y8_N2
<P> --register power-up is low

<P><A NAME="YB7_mem[1][73]">YB7_mem[1][73]</A> = DFFEAS(<A HREF="#YB7L15">YB7L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X17_Y8_N0
<P><A NAME="YB7L15">YB7L15</A> = ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (!<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A>) # (<A HREF="#YB7_mem[1][73]">YB7_mem[1][73]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & <A HREF="#YB7_mem[1][73]">YB7_mem[1][73]</A>) ) );


<P> --YB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X17_Y8_N27
<P><A NAME="YB7L12">YB7L12</A> = ( <A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( <A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> );


<P> --YB7_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X17_Y8_N26
<P> --register power-up is low

<P><A NAME="YB7_mem[1][55]">YB7_mem[1][55]</A> = DFFEAS(<A HREF="#YB7L16">YB7L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB7L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X17_Y8_N24
<P><A NAME="YB7L16">YB7L16</A> = ( <A HREF="#YB7L14">YB7L14</A> & ( (!<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A>) # (<A HREF="#YB7_mem[1][55]">YB7_mem[1][55]</A>) ) ) # ( !<A HREF="#YB7L14">YB7L14</A> & ( (<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & <A HREF="#YB7_mem[1][55]">YB7_mem[1][55]</A>) ) );


<P> --ZB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X12_Y6_N51
<P><A NAME="ZB1L37">ZB1L37</A> = ( <A HREF="#CC1L7">CC1L7</A> & ( (!<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & (<A HREF="#U1L70Q">U1L70Q</A> & <A HREF="#ZB1L36">ZB1L36</A>)) ) );


<P> --ZB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~2 at MLABCELL_X15_Y7_N24
<P><A NAME="ZB2L39">ZB2L39</A> = ( !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( (<A HREF="#ZB2L37">ZB2L37</A> & (<A HREF="#BC1L9">BC1L9</A> & (!<A HREF="#XB2L1">XB2L1</A> $ (!<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>)))) ) ) );


<P> --BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X16_Y8_N0
<P><A NAME="BC1L5">BC1L5</A> = ( <A HREF="#TC1_d_write">TC1_d_write</A> & ( !<A HREF="#BC1_end_begintransfer">BC1_end_begintransfer</A> & ( (!<A HREF="#BC1L9">BC1L9</A> & <A HREF="#BC1_write_accepted">BC1_write_accepted</A>) ) ) ) # ( !<A HREF="#TC1_d_write">TC1_d_write</A> & ( !<A HREF="#BC1_end_begintransfer">BC1_end_begintransfer</A> & ( !<A HREF="#BC1L9">BC1L9</A> ) ) );


<P> --BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X16_Y8_N18
<P><A NAME="BC1L6">BC1L6</A> = ( <A HREF="#TB1L2">TB1L2</A> & ( (!<A HREF="#BC1L5">BC1L5</A> & ((!<A HREF="#EB1_rst1">EB1_rst1</A>) # (!<A HREF="#ZB2L38">ZB2L38</A>))) ) ) # ( !<A HREF="#TB1L2">TB1L2</A> & ( (!<A HREF="#EB1_rst1">EB1_rst1</A> & !<A HREF="#BC1L5">BC1L5</A>) ) );


<P> --TC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X22_Y7_N42
<P><A NAME="TC1L823">TC1L823</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte0_data[1]">TC1_av_ld_byte0_data[1]</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((<A HREF="#TC1_av_ld_byte0_data[1]">TC1_av_ld_byte0_data[1]</A>))) ) ) ) # ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte0_data[1]">TC1_av_ld_byte0_data[1]</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte0_data[1]">TC1_av_ld_byte0_data[1]</A>) ) ) );


<P> --TC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X19_Y6_N57
<P><A NAME="TC1L824">TC1L824</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_av_ld_byte0_data[2]">TC1_av_ld_byte0_data[2]</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_av_ld_byte0_data[2]">TC1_av_ld_byte0_data[2]</A> & ( ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_av_ld_byte0_data[2]">TC1_av_ld_byte0_data[2]</A> & ( (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>)) ) ) );


<P> --TC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X16_Y8_N42
<P><A NAME="TC1L825">TC1L825</A> = ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_av_ld_byte0_data[3]">TC1_av_ld_byte0_data[3]</A> ) ) ) # ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_av_ld_byte0_data[3]">TC1_av_ld_byte0_data[3]</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>) ) ) );


<P> --TC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X22_Y7_N12
<P><A NAME="TC1L826">TC1L826</A> = ( <A HREF="#TC1_av_ld_byte0_data[4]">TC1_av_ld_byte0_data[4]</A> & ( ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_av_ld_byte0_data[4]">TC1_av_ld_byte0_data[4]</A> & ( (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>))) ) );


<P> --TC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X22_Y7_N33
<P><A NAME="TC1L827">TC1L827</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte0_data[5]">TC1_av_ld_byte0_data[5]</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte0_data[5]">TC1_av_ld_byte0_data[5]</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( (<A HREF="#TC1_W_alu_result[5]">TC1_W_alu_result[5]</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>) ) ) );


<P> --TC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X18_Y6_N6
<P><A NAME="TC1L828">TC1L828</A> = ( <A HREF="#TC1_av_ld_byte0_data[6]">TC1_av_ld_byte0_data[6]</A> & ( ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (<A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_av_ld_byte0_data[6]">TC1_av_ld_byte0_data[6]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (<A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>))) ) );


<P> --TC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X18_Y6_N9
<P><A NAME="TC1L829">TC1L829</A> = ( <A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte0_data[7]">TC1_av_ld_byte0_data[7]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte0_data[7]">TC1_av_ld_byte0_data[7]</A>) ) );


<P> --EB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X1_Y3_N51
<P><A NAME="EB1L51">EB1L51</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --EB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X1_Y3_N24
<P><A NAME="EB1L88">EB1L88</A> = AMPP_FUNCTION(!<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#EB1_user_saw_rvalid">EB1_user_saw_rvalid</A>, !<A HREF="#EB1L51">EB1L51</A>, !<A HREF="#EB1_td_shift[0]">EB1_td_shift[0]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#EB1_count[0]">EB1_count[0]</A>);


<P> --EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y3_N0
<P><A NAME="EB1L77">EB1L77</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[10]">EB1_td_shift[10]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#EB1_rdata[7]">EB1_rdata[7]</A>);


<P> --U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X11_Y5_N13
<P> --register power-up is low

<P><A NAME="U1_t_dav">U1_t_dav</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_b_full">NB2_b_full</A>,  ,  , VCC);


<P> --EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X6_Y2_N26
<P> --register power-up is low

<P><A NAME="EB1_write_stalled">EB1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L108">EB1L108</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L109">EB1L109</A>);


<P> --EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X1_Y3_N9
<P><A NAME="EB1L78">EB1L78</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#EB1_td_shift[9]">EB1_td_shift[9]</A>, !<A HREF="#EB1_user_saw_rvalid">EB1_user_saw_rvalid</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#EB1_count[1]">EB1_count[1]</A>);


<P> --EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y3_N17
<P> --register power-up is low

<P><A NAME="EB1_td_shift[2]">EB1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L80">EB1L80</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y3_N57
<P><A NAME="EB1L79">EB1L79</A> = AMPP_FUNCTION(!<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#EB1_td_shift[2]">EB1_td_shift[2]</A>, !<A HREF="#EB1_write_stalled">EB1_write_stalled</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>);


<P> --EB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X1_Y3_N39
<P><A NAME="EB1L17">EB1L17</A> = AMPP_FUNCTION(!<A HREF="#EB1_count[8]">EB1_count[8]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X7_Y4_N8
<P> --register power-up is low

<P><A NAME="EB1_rvalid0">EB1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L49">EB1L49</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X9_Y6_N35
<P> --register power-up is low

<P><A NAME="DD1_monitor_ready">DD1_monitor_ready</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DD1L11">DD1L11</A>,  ,  , VCC);


<P> --PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X2_Y4_N12
<P><A NAME="PD1L63">PD1L63</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[3]">PD1_sr[3]</A> ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[1]">BD1_break_readreg[1]</A>)) ) );


<P> --ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X3_Y4_N25
<P> --register power-up is low

<P><A NAME="ND1_jdo[0]">ND1_jdo[0]</A> = DFFEAS(<A HREF="#ND1L8">ND1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X1_Y5_N59
<P> --register power-up is low

<P><A NAME="ND1_jdo[36]">ND1_jdo[36]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[36]">PD1_sr[36]</A>,  ,  , VCC);


<P> --ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X1_Y5_N56
<P> --register power-up is low

<P><A NAME="ND1_jdo[37]">ND1_jdo[37]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[37]">PD1_sr[37]</A>,  ,  , VCC);


<P> --ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X4_Y4_N23
<P> --register power-up is low

<P><A NAME="ND1_ir[1]">ND1_ir[1]</A> = DFFEAS(<A HREF="#ND1L5">ND1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_jxuir">ND1_jxuir</A>,  ,  ,  ,  );


<P> --ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X4_Y4_N20
<P> --register power-up is low

<P><A NAME="ND1_ir[0]">ND1_ir[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_jxuir">ND1_jxuir</A>, <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>,  ,  , VCC);


<P> --ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X4_Y4_N4
<P> --register power-up is low

<P><A NAME="ND1_enable_action_strobe">ND1_enable_action_strobe</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  , VCC);


<P> --BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~0 at LABCELL_X4_Y4_N12
<P><A NAME="BD1L8">BD1L8</A> = ( <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & ( (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & <A HREF="#ND1_ir[1]">ND1_ir[1]</A>) ) );


<P> --BD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1 at LABCELL_X1_Y5_N54
<P><A NAME="BD1L9">BD1L9</A> = (!<A HREF="#ND1_jdo[36]">ND1_jdo[36]</A> & (<A HREF="#BD1L8">BD1L8</A> & !<A HREF="#ND1_jdo[37]">ND1_jdo[37]</A>));


<P> --ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N28
<P> --register power-up is low

<P><A NAME="ND1_jdo[3]">ND1_jdo[3]</A> = DFFEAS(<A HREF="#ND1L12">ND1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X4_Y6_N22
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1_jtag_ram_rd">LD1_jtag_ram_rd</A>,  ,  , VCC);


<P> --ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X3_Y4_N32
<P> --register power-up is low

<P><A NAME="ND1_jdo[35]">ND1_jdo[35]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[35]">PD1_sr[35]</A>,  ,  , VCC);


<P> --ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y4_N51
<P><A NAME="ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> = ( <A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (<A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & !<A HREF="#ND1_ir[1]">ND1_ir[1]</A>)) ) );


<P> --LD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 at LABCELL_X9_Y5_N15
<P><A NAME="LD1L53">LD1L53</A> = (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A>);


<P> --LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X4_Y6_N58
<P> --register power-up is low

<P><A NAME="LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1_jtag_rd">LD1_jtag_rd</A>,  ,  , VCC);


<P> --LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at MLABCELL_X3_Y4_N54
<P><A NAME="LD1L54">LD1L54</A> = ( <A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( ((!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>))) # (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A>) ) ) # ( !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & (((!<A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>) # (<A HREF="#ND1_ir[0]">ND1_ir[0]</A>)) # (<A HREF="#ND1_ir[1]">ND1_ir[1]</A>))) ) );


<P> --TC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X22_Y8_N55
<P> --register power-up is low

<P><A NAME="TC1_hbreak_enabled">TC1_hbreak_enabled</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>, <A HREF="#TC1L1046">TC1L1046</A>,  ,  , VCC);


<P> --TC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X19_Y5_N0
<P><A NAME="TC1L576">TC1L576</A> = ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at MLABCELL_X28_Y5_N12
<P><A NAME="TC1L589">TC1L589</A> = ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>))) ) ) );


<P> --TC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X24_Y8_N36
<P><A NAME="TC1L590">TC1L590</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X23_Y5_N54
<P><A NAME="TC1L577">TC1L577</A> = ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at MLABCELL_X21_Y5_N30
<P><A NAME="TC1L578">TC1L578</A> = ( !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ( <A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>))) ) ) );


<P> --TC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X23_Y5_N48
<P><A NAME="TC1L579">TC1L579</A> = ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X23_Y5_N42
<P><A NAME="TC1L206">TC1L206</A> = ( !<A HREF="#TC1L578">TC1L578</A> & ( !<A HREF="#TC1L210">TC1L210</A> & ( (!<A HREF="#TC1L212">TC1L212</A> & (!<A HREF="#TC1L211">TC1L211</A> & (!<A HREF="#TC1L579">TC1L579</A> & !<A HREF="#TC1L577">TC1L577</A>))) ) ) );


<P> --TC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X23_Y5_N12
<P><A NAME="TC1L202">TC1L202</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A>) # (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)))) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (((<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)))) ) ) ) # ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A>) # (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)))) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (((<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (((!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)))) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (((!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)) # (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) ) );


<P> --TC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X25_Y5_N54
<P><A NAME="TC1L253">TC1L253</A> = ( <A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A> & ( (!<A HREF="#TC1L202">TC1L202</A>) # (<A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>) ) ) # ( !<A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A> & ( (<A HREF="#TC1L202">TC1L202</A> & <A HREF="#TC1_D_iw[23]">TC1_D_iw[23]</A>) ) );


<P> --TC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X25_Y5_N18
<P><A NAME="TC1L254">TC1L254</A> = ( <A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L206">TC1L206</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L206">TC1L206</A> & ( (<A HREF="#TC1L253">TC1L253</A> & ((!<A HREF="#TC1L569">TC1L569</A>) # ((!<A HREF="#TC1L219">TC1L219</A> & !<A HREF="#TC1L218">TC1L218</A>)))) ) ) ) # ( <A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L206">TC1L206</A> ) );


<P> --TC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2 at MLABCELL_X25_Y5_N57
<P><A NAME="TC1L259">TC1L259</A> = (!<A HREF="#TC1L202">TC1L202</A> & ((<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1L202">TC1L202</A> & (<A HREF="#TC1_D_iw[26]">TC1_D_iw[26]</A>));


<P> --TC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3 at MLABCELL_X25_Y5_N0
<P><A NAME="TC1L260">TC1L260</A> = ( <A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L259">TC1L259</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L259">TC1L259</A> ) ) # ( <A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L259">TC1L259</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L259">TC1L259</A> & ( (!<A HREF="#TC1L206">TC1L206</A>) # ((<A HREF="#TC1L569">TC1L569</A> & ((<A HREF="#TC1L219">TC1L219</A>) # (<A HREF="#TC1L218">TC1L218</A>)))) ) ) );


<P> --TC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at MLABCELL_X25_Y5_N36
<P><A NAME="TC1L255">TC1L255</A> = ( <A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A> & ( (<A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A>) # (<A HREF="#TC1L202">TC1L202</A>) ) ) # ( !<A HREF="#TC1_D_iw[24]">TC1_D_iw[24]</A> & ( (!<A HREF="#TC1L202">TC1L202</A> & <A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A>) ) );


<P> --TC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at MLABCELL_X25_Y5_N3
<P><A NAME="TC1L256">TC1L256</A> = ( <A HREF="#TC1L255">TC1L255</A> & ( <A HREF="#TC1L576">TC1L576</A> ) ) # ( !<A HREF="#TC1L255">TC1L255</A> & ( <A HREF="#TC1L576">TC1L576</A> ) ) # ( <A HREF="#TC1L255">TC1L255</A> & ( !<A HREF="#TC1L576">TC1L576</A> ) ) # ( !<A HREF="#TC1L255">TC1L255</A> & ( !<A HREF="#TC1L576">TC1L576</A> & ( (!<A HREF="#TC1L206">TC1L206</A>) # ((<A HREF="#TC1L569">TC1L569</A> & ((<A HREF="#TC1L219">TC1L219</A>) # (<A HREF="#TC1L218">TC1L218</A>)))) ) ) );


<P> --TC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6 at MLABCELL_X25_Y5_N39
<P><A NAME="TC1L251">TC1L251</A> = ( <A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( (!<A HREF="#TC1L202">TC1L202</A>) # (<A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>) ) ) # ( !<A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( (<A HREF="#TC1L202">TC1L202</A> & <A HREF="#TC1_D_iw[22]">TC1_D_iw[22]</A>) ) );


<P> --TC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7 at MLABCELL_X25_Y5_N12
<P><A NAME="TC1L252">TC1L252</A> = ( <A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L251">TC1L251</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L251">TC1L251</A> ) ) # ( <A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L251">TC1L251</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L251">TC1L251</A> & ( (!<A HREF="#TC1L206">TC1L206</A>) # ((<A HREF="#TC1L569">TC1L569</A> & ((<A HREF="#TC1L219">TC1L219</A>) # (<A HREF="#TC1L218">TC1L218</A>)))) ) ) );


<P> --TC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at MLABCELL_X25_Y5_N33
<P><A NAME="TC1L257">TC1L257</A> = ( <A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A> & ( (<A HREF="#TC1L202">TC1L202</A>) # (<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A>) ) ) # ( !<A HREF="#TC1_D_iw[25]">TC1_D_iw[25]</A> & ( (<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A> & !<A HREF="#TC1L202">TC1L202</A>) ) );


<P> --TC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at MLABCELL_X25_Y5_N15
<P><A NAME="TC1L258">TC1L258</A> = ( <A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L257">TC1L257</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( <A HREF="#TC1L257">TC1L257</A> ) ) # ( <A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L257">TC1L257</A> ) ) # ( !<A HREF="#TC1L576">TC1L576</A> & ( !<A HREF="#TC1L257">TC1L257</A> & ( (!<A HREF="#TC1L206">TC1L206</A>) # ((<A HREF="#TC1L569">TC1L569</A> & ((<A HREF="#TC1L219">TC1L219</A>) # (<A HREF="#TC1L218">TC1L218</A>)))) ) ) );


<P> --TC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at MLABCELL_X21_Y5_N3
<P><A NAME="TC1L580">TC1L580</A> = ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A>))) ) ) );


<P> --TC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at MLABCELL_X21_Y5_N6
<P><A NAME="TC1L689">TC1L689</A> = (<A HREF="#TC1L688">TC1L688</A> & <A HREF="#TC1L687">TC1L687</A>);


<P> --TC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X22_Y5_N42
<P><A NAME="TC1L303">TC1L303</A> = ( !<A HREF="#TC1L304">TC1L304</A> & ( (!<A HREF="#TC1L580">TC1L580</A> & !<A HREF="#TC1L689">TC1L689</A>) ) );


<P> --TC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X25_Y5_N48
<P><A NAME="TC1_D_wr_dst_reg">TC1_D_wr_dst_reg</A> = ( <A HREF="#TC1L260">TC1L260</A> & ( <A HREF="#TC1L254">TC1L254</A> & ( <A HREF="#TC1L303">TC1L303</A> ) ) ) # ( !<A HREF="#TC1L260">TC1L260</A> & ( <A HREF="#TC1L254">TC1L254</A> & ( <A HREF="#TC1L303">TC1L303</A> ) ) ) # ( <A HREF="#TC1L260">TC1L260</A> & ( !<A HREF="#TC1L254">TC1L254</A> & ( <A HREF="#TC1L303">TC1L303</A> ) ) ) # ( !<A HREF="#TC1L260">TC1L260</A> & ( !<A HREF="#TC1L254">TC1L254</A> & ( (<A HREF="#TC1L303">TC1L303</A> & (((<A HREF="#TC1L252">TC1L252</A>) # (<A HREF="#TC1L258">TC1L258</A>)) # (<A HREF="#TC1L256">TC1L256</A>))) ) ) );


<P> --TC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X17_Y8_N56
<P> --register power-up is low

<P><A NAME="TC1_av_ld_waiting_for_data">TC1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#TC1L985">TC1L985</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X17_Y8_N54
<P><A NAME="TC1L985">TC1L985</A> = ( <A HREF="#TC1_av_ld_waiting_for_data">TC1_av_ld_waiting_for_data</A> & ( <A HREF="#HC1L2">HC1L2</A> & ( (!<A HREF="#TC1_d_read">TC1_d_read</A>) # ((!<A HREF="#UB2L1">UB2L1</A> & !<A HREF="#UB3L1">UB3L1</A>)) ) ) ) # ( !<A HREF="#TC1_av_ld_waiting_for_data">TC1_av_ld_waiting_for_data</A> & ( <A HREF="#HC1L2">HC1L2</A> & ( <A HREF="#TC1L984">TC1L984</A> ) ) ) # ( <A HREF="#TC1_av_ld_waiting_for_data">TC1_av_ld_waiting_for_data</A> & ( !<A HREF="#HC1L2">HC1L2</A> & ( !<A HREF="#TC1_d_read">TC1_d_read</A> ) ) ) # ( !<A HREF="#TC1_av_ld_waiting_for_data">TC1_av_ld_waiting_for_data</A> & ( !<A HREF="#HC1L2">HC1L2</A> & ( <A HREF="#TC1L984">TC1L984</A> ) ) );


<P> --TC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X19_Y5_N45
<P><A NAME="TC1L233">TC1L233</A> = ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>) ) ) );


<P> --TC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X17_Y7_N29
<P> --register power-up is low

<P><A NAME="TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#TC1L869">TC1L869</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X17_Y7_N26
<P> --register power-up is low

<P><A NAME="TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#TC1L866">TC1L866</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X18_Y8_N49
<P> --register power-up is low

<P><A NAME="TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#TC1L865">TC1L865</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X18_Y6_N15
<P><A NAME="TC1L231">TC1L231</A> = ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>) ) ) # ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>)) ) );


<P> --TC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X17_Y7_N45
<P><A NAME="TC1L868">TC1L868</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & <A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A>) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( (<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & (!<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> $ (!<A HREF="#TC1L231">TC1L231</A>))) ) );


<P> --TC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X17_Y7_N27
<P><A NAME="TC1L869">TC1L869</A> = ( <A HREF="#TC1L233">TC1L233</A> & ( (!<A HREF="#TC1L868">TC1L868</A> & <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) ) ) # ( !<A HREF="#TC1L233">TC1L233</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#HC1_WideOr1">HC1_WideOr1</A> & (<A HREF="#TC1_d_read">TC1_d_read</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((!<A HREF="#TC1L868">TC1L868</A>)))) ) );


<P> --TC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X19_Y5_N24
<P><A NAME="TC1L564">TC1L564</A> = ( <A HREF="#TC1L869">TC1L869</A> & ( <A HREF="#TC1L985">TC1L985</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>) # (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>))) ) ) ) # ( !<A HREF="#TC1L869">TC1L869</A> & ( <A HREF="#TC1L985">TC1L985</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>) # (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>))) ) ) ) # ( <A HREF="#TC1L869">TC1L869</A> & ( !<A HREF="#TC1L985">TC1L985</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> & !<A HREF="#TC1L233">TC1L233</A>)) # (<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#TC1L869">TC1L869</A> & ( !<A HREF="#TC1L985">TC1L985</A> & ( (<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) );


<P> --TC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X23_Y7_N24
<P><A NAME="TC1L565">TC1L565</A> = ( !<A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> & ( (!<A HREF="#TC1_E_shift_rot_cnt[2]">TC1_E_shift_rot_cnt[2]</A> & (!<A HREF="#TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A> & !<A HREF="#TC1_E_shift_rot_cnt[3]">TC1_E_shift_rot_cnt[3]</A>)) ) );


<P> --TC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X23_Y7_N9
<P><A NAME="TC1L566">TC1L566</A> = ( <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A> & ( (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> & <A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_new_inst">TC1_E_new_inst</A> & ( (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> & (<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1L565">TC1L565</A>) # (<A HREF="#TC1_E_shift_rot_cnt[4]">TC1_E_shift_rot_cnt[4]</A>)))) ) );


<P> --TC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X19_Y5_N30
<P><A NAME="TC1L860">TC1L860</A> = (!<A HREF="#TC1L564">TC1L564</A> & (!<A HREF="#TC1L566">TC1L566</A> & (<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A> & !<A HREF="#TC1_E_st_stall">TC1_E_st_stall</A>)));


<P> --TC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X18_Y6_N12
<P><A NAME="TC1L224">TC1L224</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>))) ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>)) ) );


<P> --ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X15_Y5_N58
<P> --register power-up is low

<P><A NAME="ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>,  ,  , VCC);


<P> --HC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X15_Y5_N0
<P><A NAME="HC1L40">HC1L40</A> = ( <A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> ) );


<P> --ZB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X15_Y4_N1
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[0]">WC1_readdata[0]</A>,  ,  , VCC);


<P> --ZB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[0] at FF_X11_Y7_N32
<P> --register power-up is low

<P><A NAME="ZB5_av_readdata_pre[0]">ZB5_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#V1_readdata[0]">V1_readdata[0]</A>,  ,  , VCC);


<P> --ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X15_Y4_N32
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[0]">ZB6_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#W1_readdata[0]">W1_readdata[0]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at MLABCELL_X15_Y6_N12
<P><A NAME="HC1_src_data[0]">HC1_src_data[0]</A> = ( <A HREF="#HC1L40">HC1L40</A> & ( <A HREF="#YD1_q_a[0]">YD1_q_a[0]</A> ) ) # ( !<A HREF="#HC1L40">HC1L40</A> & ( <A HREF="#YD1_q_a[0]">YD1_q_a[0]</A> & ( ((!<A HREF="#HC1L6">HC1L6</A>) # (<A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#HC1L7">HC1L7</A>) ) ) ) # ( <A HREF="#HC1L40">HC1L40</A> & ( !<A HREF="#YD1_q_a[0]">YD1_q_a[0]</A> ) ) # ( !<A HREF="#HC1L40">HC1L40</A> & ( !<A HREF="#YD1_q_a[0]">YD1_q_a[0]</A> & ( (!<A HREF="#HC1L6">HC1L6</A>) # (<A HREF="#HC1L7">HC1L7</A>) ) ) );


<P> --TC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X17_Y5_N31
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[0]">TC1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#TC1L891">TC1L891</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X17_Y7_N0
<P><A NAME="TC1L982">TC1L982</A> = ( <A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & (<A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A> & !<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A>))) ) ) # ( !<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A> & !<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A>)) # (<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A>))) ) );


<P> --TC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X17_Y7_N3
<P><A NAME="TC1L874">TC1L874</A> = ( <A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # ((<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & (!<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & <A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A>))) ) ) # ( !<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # (((!<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & <A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A>)) # (<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A>)) ) );


<P> --TC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X22_Y6_N17
<P> --register power-up is low

<P><A NAME="TC1_R_compare_op[0]">TC1_R_compare_op[0]</A> = DFFEAS(<A HREF="#TC1L297">TC1L297</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14 at LABCELL_X27_Y8_N24
<P><A NAME="TC1L363">TC1L363</A> = ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A> & (<A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A>)) # (<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A> & ((!<A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A> & (!<A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A> & !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>)) # (<A HREF="#TC1_E_src2[16]">TC1_E_src2[16]</A> & (<A HREF="#TC1_E_src1[16]">TC1_E_src1[16]</A> & <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>)) ) );


<P> --TC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X24_Y7_N43
<P> --register power-up is low

<P><A NAME="TC1_E_src2[1]">TC1_E_src2[1]</A> = DFFEAS(<A HREF="#TC1L755">TC1L755</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at LABCELL_X27_Y8_N6
<P><A NAME="TC1L348">TC1L348</A> = ( <A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( <A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A> ) ) ) # ( <A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (<A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A> & <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#TC1_E_src2[1]">TC1_E_src2[1]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src1[1]">TC1_E_src1[1]</A> & !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) ) ) );


<P> --TC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X22_Y6_N33
<P><A NAME="TC1L600">TC1L600</A> = (!<A HREF="#TC1L348">TC1L348</A> & !<A HREF="#TC1L363">TC1L363</A>);


<P> --TC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~16 at MLABCELL_X25_Y6_N42
<P><A NAME="TC1L369">TC1L369</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[22]">TC1_E_src2[22]</A> & <A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[22]">TC1_E_src2[22]</A> $ (!<A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src1[22]">TC1_E_src1[22]</A>) # (<A HREF="#TC1_E_src2[22]">TC1_E_src2[22]</A>))) ) );


<P> --TC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17 at MLABCELL_X25_Y6_N45
<P><A NAME="TC1L368">TC1L368</A> = ( <A HREF="#TC1_E_src2[21]">TC1_E_src2[21]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[21]">TC1_E_src2[21]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A>))) ) );


<P> --TC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18 at MLABCELL_X25_Y6_N48
<P><A NAME="TC1L367">TC1L367</A> = (!<A HREF="#TC1_E_src2[20]">TC1_E_src2[20]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A>))))) # (<A HREF="#TC1_E_src2[20]">TC1_E_src2[20]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[20]">TC1_E_src1[20]</A>)))));


<P> --TC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19 at MLABCELL_X25_Y6_N51
<P><A NAME="TC1L366">TC1L366</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[19]">TC1_E_src2[19]</A> & <A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[19]">TC1_E_src2[19]</A> $ (!<A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src1[19]">TC1_E_src1[19]</A>) # (<A HREF="#TC1_E_src2[19]">TC1_E_src2[19]</A>))) ) );


<P> --TC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20 at LABCELL_X27_Y6_N33
<P><A NAME="TC1L365">TC1L365</A> = ( <A HREF="#TC1_E_src2[18]">TC1_E_src2[18]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[18]">TC1_E_src2[18]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[18]">TC1_E_src1[18]</A>))) ) );


<P> --TC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21 at LABCELL_X27_Y6_N3
<P><A NAME="TC1L364">TC1L364</A> = ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src1[17]">TC1_E_src1[17]</A> & ((<A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>))) # (<A HREF="#TC1_E_src1[17]">TC1_E_src1[17]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[17]">TC1_E_src1[17]</A> & !<A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>)) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src1[17]">TC1_E_src1[17]</A> & <A HREF="#TC1_E_src2[17]">TC1_E_src2[17]</A>)) ) );


<P> --TC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X24_Y6_N54
<P><A NAME="TC1L601">TC1L601</A> = ( !<A HREF="#TC1L369">TC1L369</A> & ( !<A HREF="#TC1L365">TC1L365</A> & ( (!<A HREF="#TC1L368">TC1L368</A> & (!<A HREF="#TC1L367">TC1L367</A> & (!<A HREF="#TC1L366">TC1L366</A> & !<A HREF="#TC1L364">TC1L364</A>))) ) ) );


<P> --TC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X23_Y8_N36
<P><A NAME="TC1L602">TC1L602</A> = ( <A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A> $ (<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & ((!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A> & (!<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>)) # (<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A> & (<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A> & <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>)))) ) ) ) # ( <A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (((<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>)) # (<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & ((!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>) # (!<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[10]">TC1_E_src1[10]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src2[10]">TC1_E_src2[10]</A> & ((<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>) # (<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>)))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((!<A HREF="#TC1_E_src2[9]">TC1_E_src2[9]</A>) # ((!<A HREF="#TC1_E_src1[9]">TC1_E_src1[9]</A>)))) ) ) );


<P> --TC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at MLABCELL_X21_Y7_N48
<P><A NAME="TC1L603">TC1L603</A> = ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( <A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( (<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> $ (<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>)))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( <A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (((<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>) # (<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A>)))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> & ((!<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A>) # (!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>)))) ) ) ) # ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( !<A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( (!<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> & ((!<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> & ((!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>))) # (<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & <A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>)))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( !<A HREF="#TC1_E_src2[12]">TC1_E_src2[12]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A> & ((<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>) # (<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A>)))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (((!<A HREF="#TC1_E_src1[8]">TC1_E_src1[8]</A>) # (!<A HREF="#TC1_E_src2[8]">TC1_E_src2[8]</A>)))) ) ) );


<P> --TC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at MLABCELL_X21_Y7_N6
<P><A NAME="TC1L604">TC1L604</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & ((!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A>) # (!<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & (!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> $ (<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( <A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>) # (<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A>))) ) ) ) # ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (((!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A>) # (!<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & (!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> $ (<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>)))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_E_src1[4]">TC1_E_src1[4]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & ((<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>) # (<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[4]">TC1_E_src2[4]</A> & (!<A HREF="#TC1_E_src1[11]">TC1_E_src1[11]</A> & !<A HREF="#TC1_E_src2[11]">TC1_E_src2[11]</A>))) ) ) );


<P> --TC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at MLABCELL_X21_Y7_N0
<P><A NAME="TC1L605">TC1L605</A> = ( <A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & ( <A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>) # (<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> $ (<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & ( <A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & ((<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>))) # (<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & ((!<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))))) ) ) ) # ( <A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & ( !<A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & ((<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>))) # (<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & ((!<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>) # (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))))) ) ) ) # ( !<A HREF="#TC1_E_src1[6]">TC1_E_src1[6]</A> & ( !<A HREF="#TC1_E_src2[6]">TC1_E_src2[6]</A> & ( (!<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>)))) # (<A HREF="#TC1_E_src1[5]">TC1_E_src1[5]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (<A HREF="#TC1_E_src2[5]">TC1_E_src2[5]</A>)))) ) ) );


<P> --TC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X23_Y8_N42
<P><A NAME="TC1L606">TC1L606</A> = ( <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A> & (!<A HREF="#TC1L490Q">TC1L490Q</A> $ (<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> & ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A> & ((!<A HREF="#TC1L490Q">TC1L490Q</A> & ((!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>))) # (<A HREF="#TC1L490Q">TC1L490Q</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & <A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)))) ) ) ) # ( <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (((<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)) # (<A HREF="#TC1L490Q">TC1L490Q</A>))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A> & ((!<A HREF="#TC1L490Q">TC1L490Q</A>) # (!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src2[14]">TC1_E_src2[14]</A> & ((<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>) # (<A HREF="#TC1L490Q">TC1L490Q</A>)))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((!<A HREF="#TC1L490Q">TC1L490Q</A>) # ((!<A HREF="#TC1_E_src2[15]">TC1_E_src2[15]</A>)))) ) ) );


<P> --TC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X21_Y7_N30
<P><A NAME="TC1L607">TC1L607</A> = ( !<A HREF="#TC1L354">TC1L354</A> & ( !<A HREF="#TC1L360">TC1L360</A> & ( (<A HREF="#TC1L605">TC1L605</A> & (<A HREF="#TC1L604">TC1L604</A> & (<A HREF="#TC1L603">TC1L603</A> & <A HREF="#TC1L606">TC1L606</A>))) ) ) );


<P> --TC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X27_Y6_N54
<P><A NAME="TC1L608">TC1L608</A> = ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (!<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> & (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A> $ (<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>)))) # (<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> & (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A> $ (<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>)))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (((!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>) # (!<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>)))) # (<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (!<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> & ((!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>) # (!<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>)))) ) ) ) # ( <A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (!<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> & (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A> & !<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>))) ) ) ) # ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A> & ((<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>) # (<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>)))) # (<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & (((<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>) # (<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>)))) ) ) );


<P> --TC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X27_Y6_N48
<P><A NAME="TC1L609">TC1L609</A> = ( <A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A> & ( <A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # ((!<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & !<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>))) ) ) ) # ( !<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A> & ( <A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>))) ) ) ) # ( <A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A> & ( !<A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>)) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((!<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>))))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>))) ) ) ) # ( !<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A> & ( !<A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (((<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>)) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A> & ((!<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A>)))) ) ) );


<P> --TC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X27_Y6_N42
<P><A NAME="TC1L610">TC1L610</A> = ( <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> & ( <A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # ((!<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & !<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & <A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>))) ) ) ) # ( !<A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> & ( <A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ((<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>))) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A>)))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>))) ) ) ) # ( <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> & ( !<A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( (!<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>)))) # (<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>)))) ) ) ) # ( !<A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A> & ( !<A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (((<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & <A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>)) # (<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>))) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A> & ((!<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>)))) ) ) );


<P> --TC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X24_Y7_N37
<P> --register power-up is low

<P><A NAME="TC1_E_src2[0]">TC1_E_src2[0]</A> = DFFEAS(<A HREF="#TC1L754">TC1L754</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22 at LABCELL_X27_Y6_N39
<P><A NAME="TC1L347">TC1L347</A> = (!<A HREF="#TC1_E_src2[0]">TC1_E_src2[0]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1L470Q">TC1L470Q</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1L470Q">TC1L470Q</A>))))) # (<A HREF="#TC1_E_src2[0]">TC1_E_src2[0]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1L470Q">TC1L470Q</A>)))));


<P> --TC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X24_Y7_N19
<P> --register power-up is low

<P><A NAME="TC1_E_src2[31]">TC1_E_src2[31]</A> = DFFEAS(<A HREF="#TC1L752">TC1L752</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23 at MLABCELL_X25_Y6_N54
<P><A NAME="TC1L378">TC1L378</A> = (!<A HREF="#TC1_E_src2[31]">TC1_E_src2[31]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>))))) # (<A HREF="#TC1_E_src2[31]">TC1_E_src2[31]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>)))));


<P> --TC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24 at MLABCELL_X25_Y6_N57
<P><A NAME="TC1L377">TC1L377</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[30]">TC1_E_src2[30]</A> & <A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[30]">TC1_E_src2[30]</A> $ (!<A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src1[30]">TC1_E_src1[30]</A>) # (<A HREF="#TC1_E_src2[30]">TC1_E_src2[30]</A>))) ) );


<P> --TC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X27_Y6_N9
<P><A NAME="TC1L376">TC1L376</A> = (!<A HREF="#TC1_E_src2[29]">TC1_E_src2[29]</A> & ((!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A>))))) # (<A HREF="#TC1_E_src2[29]">TC1_E_src2[29]</A> & (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[29]">TC1_E_src1[29]</A>)))));


<P> --TC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X22_Y6_N6
<P><A NAME="TC1L611">TC1L611</A> = ( !<A HREF="#TC1L378">TC1L378</A> & ( !<A HREF="#TC1L350">TC1L350</A> & ( (!<A HREF="#TC1L349">TC1L349</A> & (!<A HREF="#TC1L376">TC1L376</A> & (!<A HREF="#TC1L377">TC1L377</A> & !<A HREF="#TC1L347">TC1L347</A>))) ) ) );


<P> --TC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at LABCELL_X27_Y6_N12
<P><A NAME="TC1L612">TC1L612</A> = ( <A HREF="#TC1L608">TC1L608</A> & ( <A HREF="#TC1L602">TC1L602</A> & ( (<A HREF="#TC1L609">TC1L609</A> & (<A HREF="#TC1L610">TC1L610</A> & (<A HREF="#TC1L611">TC1L611</A> & <A HREF="#TC1L607">TC1L607</A>))) ) ) );


<P> --TC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X22_Y5_N16
<P> --register power-up is low

<P><A NAME="TC1_R_compare_op[1]">TC1_R_compare_op[1]</A> = DFFEAS(<A HREF="#TC1L298">TC1L298</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X22_Y6_N0
<P><A NAME="TC1L340">TC1L340</A> = ( <A HREF="#TC1L612">TC1L612</A> & ( <A HREF="#TC1L118">TC1L118</A> & ( (!<A HREF="#TC1L600">TC1L600</A> & (((<A HREF="#TC1_R_compare_op[1]">TC1_R_compare_op[1]</A>)))) # (<A HREF="#TC1L600">TC1L600</A> & ((!<A HREF="#TC1L601">TC1L601</A> & ((<A HREF="#TC1_R_compare_op[1]">TC1_R_compare_op[1]</A>))) # (<A HREF="#TC1L601">TC1L601</A> & (!<A HREF="#TC1_R_compare_op[0]">TC1_R_compare_op[0]</A>)))) ) ) ) # ( !<A HREF="#TC1L612">TC1L612</A> & ( <A HREF="#TC1L118">TC1L118</A> & ( <A HREF="#TC1_R_compare_op[1]">TC1_R_compare_op[1]</A> ) ) ) # ( <A HREF="#TC1L612">TC1L612</A> & ( !<A HREF="#TC1L118">TC1L118</A> & ( (!<A HREF="#TC1L600">TC1L600</A> & (<A HREF="#TC1_R_compare_op[0]">TC1_R_compare_op[0]</A>)) # (<A HREF="#TC1L600">TC1L600</A> & ((!<A HREF="#TC1L601">TC1L601</A> & (<A HREF="#TC1_R_compare_op[0]">TC1_R_compare_op[0]</A>)) # (<A HREF="#TC1L601">TC1L601</A> & ((!<A HREF="#TC1_R_compare_op[1]">TC1_R_compare_op[1]</A>))))) ) ) ) # ( !<A HREF="#TC1L612">TC1L612</A> & ( !<A HREF="#TC1L118">TC1L118</A> & ( <A HREF="#TC1_R_compare_op[0]">TC1_R_compare_op[0]</A> ) ) );


<P> --TC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X22_Y8_N40
<P> --register power-up is low

<P><A NAME="TC1_W_status_reg_pie">TC1_W_status_reg_pie</A> = DFFEAS(<A HREF="#TC1L858">TC1L858</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --TC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X24_Y7_N12
<P><A NAME="TC1L613">TC1L613</A> = ( !<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & (!<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> & (!<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A> & !<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A>))) ) );


<P> --TC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X24_Y7_N15
<P><A NAME="TC1L614">TC1L614</A> = ( <A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & (!<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> & (!<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & !<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>))) ) );


<P> --TC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y8_N32
<P> --register power-up is low

<P><A NAME="TC1_W_bstatus_reg">TC1_W_bstatus_reg</A> = DFFEAS(<A HREF="#TC1L803">TC1L803</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --TC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X24_Y7_N30
<P><A NAME="TC1L615">TC1L615</A> = ( <A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( !<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & ( (!<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> & !<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>) ) ) );


<P> --TC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y8_N19
<P> --register power-up is low

<P><A NAME="TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A> = DFFEAS(<A HREF="#TC1L815">TC1L815</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X12_Y6_N37
<P> --register power-up is low

<P><A NAME="TC1_W_ipending_reg[0]">TC1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#TC1L818">TC1L818</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X24_Y7_N24
<P><A NAME="TC1L341">TC1L341</A> = ( !<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( !<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (<A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> & (!<A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> & (<A HREF="#TC1_W_ipending_reg[0]">TC1_W_ipending_reg[0]</A> & !<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>))) ) ) );


<P> --TC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X24_Y7_N54
<P><A NAME="TC1L342">TC1L342</A> = ( <A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1L341">TC1L341</A> & ((!<A HREF="#TC1L615">TC1L615</A>) # (!<A HREF="#TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A>))) ) ) # ( !<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1L615">TC1L615</A> & ((!<A HREF="#TC1L341">TC1L341</A>))) # (<A HREF="#TC1L615">TC1L615</A> & (!<A HREF="#TC1L807Q">TC1L807Q</A>)) ) );


<P> --TC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X24_Y7_N6
<P><A NAME="TC1L343">TC1L343</A> = ( <A HREF="#TC1L614">TC1L614</A> & ( (!<A HREF="#TC1L613">TC1L613</A> & (<A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A>)) # (<A HREF="#TC1L613">TC1L613</A> & ((<A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A>))) ) ) # ( !<A HREF="#TC1L614">TC1L614</A> & ( (!<A HREF="#TC1L613">TC1L613</A> & (!<A HREF="#TC1L342">TC1L342</A>)) # (<A HREF="#TC1L613">TC1L613</A> & ((<A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A>))) ) );


<P> --TC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at LABCELL_X22_Y6_N51
<P><A NAME="TC1L305">TC1L305</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L122">TC1L122</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L347">TC1L347</A>)) ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L122">TC1L122</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L347">TC1L347</A>)) ) ) );


<P> --TC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X22_Y8_N24
<P><A NAME="TC1_intr_req">TC1_intr_req</A> = ( <A HREF="#TC1_W_ipending_reg[0]">TC1_W_ipending_reg[0]</A> & ( <A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A> ) );


<P> --ZB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X15_Y5_N49
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[22]">WC1_readdata[22]</A>,  ,  , VCC);


<P> --UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X13_Y8_N12
<P><A NAME="UB2L2">UB2L2</A> = ( <A HREF="#YB4_mem[0][73]">YB4_mem[0][73]</A> & ( (<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & <A HREF="#YB4_mem[0][55]">YB4_mem[0][55]</A>) ) );


<P> --UB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0 at LABCELL_X17_Y8_N30
<P><A NAME="UB3L2">UB3L2</A> = ( <A HREF="#YB7_mem[0][73]">YB7_mem[0][73]</A> & ( (<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A> & <A HREF="#YB7_mem[0][55]">YB7_mem[0][55]</A>) ) );


<P> --TC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X17_Y5_N24
<P><A NAME="TC1L638">TC1L638</A> = ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( (!<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#UB2L2">UB2L2</A> & (<A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A>))) # (<A HREF="#UB3L2">UB3L2</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A>)) # (<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A>))) ) );


<P> --TC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X9_Y6_N52
<P> --register power-up is low

<P><A NAME="TC1_hbreak_pending">TC1_hbreak_pending</A> = DFFEAS(<A HREF="#TC1L1048">TC1L1048</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X6_Y6_N46
<P> --register power-up is low

<P><A NAME="DD1_jtag_break">DD1_jtag_break</A> = DFFEAS(<A HREF="#DD1L4">DD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X9_Y6_N58
<P> --register power-up is low

<P><A NAME="TC1_wait_for_one_post_bret_inst">TC1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#TC1L1059">TC1L1059</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X9_Y6_N48
<P><A NAME="TC1L1049">TC1L1049</A> = ( <A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( (!<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> & ((!<A HREF="#TC1_wait_for_one_post_bret_inst">TC1_wait_for_one_post_bret_inst</A>) # (<A HREF="#TC1_W_valid">TC1_W_valid</A>))) ) ) # ( !<A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( (!<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> & (<A HREF="#TC1_hbreak_pending">TC1_hbreak_pending</A> & ((!<A HREF="#TC1_wait_for_one_post_bret_inst">TC1_wait_for_one_post_bret_inst</A>) # (<A HREF="#TC1_W_valid">TC1_W_valid</A>)))) ) );


<P> --TC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X16_Y5_N0
<P><A NAME="TC1L680">TC1L680</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( !<A HREF="#TC1_i_read">TC1_i_read</A> ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (<A HREF="#UB2L2">UB2L2</A> & !<A HREF="#TC1_i_read">TC1_i_read</A>) ) );


<P> --ZB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X15_Y5_N46
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[23]">WC1_readdata[23]</A>,  ,  , VCC);


<P> --TC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X17_Y5_N21
<P><A NAME="TC1L639">TC1L639</A> = ( <A HREF="#YD1_q_a[23]">YD1_q_a[23]</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A>)) # (<A HREF="#UB3L2">UB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[23]">YD1_q_a[23]</A> & ( (<A HREF="#UB2L2">UB2L2</A> & (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & <A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A>)) ) );


<P> --ZB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X17_Y6_N37
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[24]">ZB4_av_readdata_pre[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[24]">WC1_readdata[24]</A>,  ,  , VCC);


<P> --TC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X17_Y6_N0
<P><A NAME="TC1L640">TC1L640</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[24]">ZB4_av_readdata_pre[24]</A>)) # (<A HREF="#YD1_q_a[24]">YD1_q_a[24]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[24]">ZB4_av_readdata_pre[24]</A>)) ) );


<P> --ZB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X11_Y5_N16
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[25]">ZB4_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#ZB4L30">ZB4L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X17_Y6_N3
<P><A NAME="TC1L641">TC1L641</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[25]">ZB4_av_readdata_pre[25]</A>)) # (<A HREF="#YD1_q_a[25]">YD1_q_a[25]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[25]">ZB4_av_readdata_pre[25]</A>)) ) );


<P> --ZB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X12_Y5_N58
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[26]">ZB4_av_readdata_pre[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[26]">WC1_readdata[26]</A>,  ,  , VCC);


<P> --TC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X17_Y6_N54
<P><A NAME="TC1L642">TC1L642</A> = ( <A HREF="#ZB4_av_readdata_pre[26]">ZB4_av_readdata_pre[26]</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[26]">YD1_q_a[26]</A>)) # (<A HREF="#UB2L2">UB2L2</A>))) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[26]">ZB4_av_readdata_pre[26]</A> & ( (<A HREF="#UB3L2">UB3L2</A> & (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & <A HREF="#YD1_q_a[26]">YD1_q_a[26]</A>)) ) );


<P> --AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X6_Y6_N50
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[3]">AB1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X6_Y6_N32
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#AB1_altera_reset_synchronizer_int_chain[1]">AB1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X6_Y6_N37
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#AB1L23">AB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AB1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X6_Y6_N39
<P><A NAME="AB1L22">AB1L22</A> = (<A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A>);


<P> --key0_d1[0] is key0_d1[0] at FF_X8_Y5_N1
<P> --register power-up is low

<P><A NAME="key0_d1[0]">key0_d1[0]</A> = DFFEAS(<A HREF="#A1L81">A1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X15_Y5_N43
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[11]">WC1_readdata[11]</A>,  ,  , VCC);


<P> --TC1L279 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~0 at LABCELL_X17_Y6_N39
<P><A NAME="TC1L279">TC1L279</A> = (!<A HREF="#TC1L1049">TC1L1049</A> & !<A HREF="#TC1_intr_req">TC1_intr_req</A>);


<P> --TC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X16_Y5_N57
<P><A NAME="TC1L627">TC1L627</A> = ( <A HREF="#UB2L2">UB2L2</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)) # (<A HREF="#ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A>)) ) ) # ( !<A HREF="#UB2L2">UB2L2</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)) ) );


<P> --ZB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X17_Y6_N19
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#ZB4L15">ZB4L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X17_Y6_N51
<P><A NAME="TC1L628">TC1L628</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A>)) # (<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A>)) ) );


<P> --ZB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X12_Y5_N52
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[13]">WC1_readdata[13]</A>,  ,  , VCC);


<P> --TC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X16_Y5_N27
<P><A NAME="TC1L629">TC1L629</A> = ( <A HREF="#TC1L279">TC1L279</A> & ( (!<A HREF="#UB2L2">UB2L2</A> & (<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>))) # (<A HREF="#UB2L2">UB2L2</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>)) # (<A HREF="#ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A>))) ) ) # ( !<A HREF="#TC1L279">TC1L279</A> );


<P> --ZB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N49
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[14]">WC1_readdata[14]</A>,  ,  , VCC);


<P> --TC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X17_Y6_N30
<P><A NAME="TC1L630">TC1L630</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A>)) # (<A HREF="#YD1_q_a[14]">YD1_q_a[14]</A>)) # (<A HREF="#TC1_intr_req">TC1_intr_req</A>) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A>)) # (<A HREF="#TC1_intr_req">TC1_intr_req</A>) ) );


<P> --ZB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X13_Y6_N23
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[15]">WC1_readdata[15]</A>,  ,  , VCC);


<P> --TC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X17_Y5_N27
<P><A NAME="TC1L631">TC1L631</A> = ( <A HREF="#ZB4L19Q">ZB4L19Q</A> & ( ((!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>))) # (<A HREF="#UB2L2">UB2L2</A>) ) ) # ( !<A HREF="#ZB4L19Q">ZB4L19Q</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>)) ) );


<P> --ZB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X15_Y5_N13
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[16]">WC1_readdata[16]</A>,  ,  , VCC);


<P> --TC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X17_Y5_N18
<P><A NAME="TC1L632">TC1L632</A> = ( <A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( ((!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A>))) # (<A HREF="#UB3L2">UB3L2</A>) ) ) # ( !<A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A>)) ) );


<P> --TC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X17_Y6_N27
<P><A NAME="TC1L616">TC1L616</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A>)) # (<A HREF="#YD1_q_a[0]">YD1_q_a[0]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A>)) ) );


<P> --ZB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X15_Y4_N43
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[1]">ZB4_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[1]">WC1_readdata[1]</A>,  ,  , VCC);


<P> --TC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X16_Y5_N3
<P><A NAME="TC1L617">TC1L617</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[1]">ZB4_av_readdata_pre[1]</A>)) # (<A HREF="#YD1_q_a[1]">YD1_q_a[1]</A>)) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[1]">ZB4_av_readdata_pre[1]</A>)) ) );


<P> --ZB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X15_Y4_N46
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[2]">ZB4_av_readdata_pre[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[2]">WC1_readdata[2]</A>,  ,  , VCC);


<P> --TC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X17_Y6_N33
<P><A NAME="TC1L618">TC1L618</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[2]">ZB4_av_readdata_pre[2]</A>)) # (<A HREF="#YD1_q_a[2]">YD1_q_a[2]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[2]">ZB4_av_readdata_pre[2]</A>)) ) );


<P> --ZB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N25
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[3]">ZB4_av_readdata_pre[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[3]">WC1_readdata[3]</A>,  ,  , VCC);


<P> --TC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X17_Y6_N57
<P><A NAME="TC1L619">TC1L619</A> = ( <A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( ((!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[3]">ZB4_av_readdata_pre[3]</A>))) # (<A HREF="#UB3L2">UB3L2</A>) ) ) # ( !<A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[3]">ZB4_av_readdata_pre[3]</A>)) ) );


<P> --ZB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X15_Y5_N55
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[4]">WC1_readdata[4]</A>,  ,  , VCC);


<P> --TC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X16_Y5_N54
<P><A NAME="TC1L620">TC1L620</A> = ( <A HREF="#ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[4]">YD1_q_a[4]</A>)) # (<A HREF="#UB2L2">UB2L2</A>)) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[4]">YD1_q_a[4]</A>)) ) );


<P> --ZB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X16_Y5_N31
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[5]">WC1_readdata[5]</A>,  ,  , VCC);


<P> --TC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X16_Y5_N42
<P><A NAME="TC1L621">TC1L621</A> = ( <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> & <A HREF="#UB2L2">UB2L2</A>)) # (<A HREF="#UB3L2">UB3L2</A>)) ) ) # ( !<A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> & <A HREF="#UB2L2">UB2L2</A>)) ) );


<P> --TC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X18_Y5_N36
<P><A NAME="TC1L240">TC1L240</A> = ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( ((!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>) ) );


<P> --TC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X18_Y5_N39
<P><A NAME="TC1L241">TC1L241</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & <A HREF="#TC1L240">TC1L240</A>)) ) );


<P> --TC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X19_Y5_N33
<P><A NAME="TC1L568">TC1L568</A> = ( <A HREF="#TC1_R_valid">TC1_R_valid</A> ) # ( !<A HREF="#TC1_R_valid">TC1_R_valid</A> & ( ((<A HREF="#TC1_E_st_stall">TC1_E_st_stall</A>) # (<A HREF="#TC1L566">TC1L566</A>)) # (<A HREF="#TC1L564">TC1L564</A>) ) );


<P> --TC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X16_Y5_N34
<P> --register power-up is low

<P><A NAME="TC1_D_valid">TC1_D_valid</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L680">TC1L680</A>,  ,  , VCC);


<P> --TC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X23_Y5_N30
<P><A NAME="TC1L207">TC1L207</A> = ( !<A HREF="#TC1L211">TC1L211</A> & ( (!<A HREF="#TC1L210">TC1L210</A> & (!<A HREF="#TC1L579">TC1L579</A> & !<A HREF="#TC1L212">TC1L212</A>)) ) );


<P> --TC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at MLABCELL_X28_Y5_N21
<P><A NAME="TC1L591">TC1L591</A> = ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>))) ) ) );


<P> --TC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X28_Y5_N30
<P><A NAME="TC1L592">TC1L592</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>))) ) ) );


<P> --TC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at MLABCELL_X28_Y5_N15
<P><A NAME="TC1L593">TC1L593</A> = ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X28_Y5_N33
<P><A NAME="TC1L594">TC1L594</A> = ( !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at MLABCELL_X25_Y5_N6
<P><A NAME="TC1L234">TC1L234</A> = ( <A HREF="#TC1L236">TC1L236</A> & ( (!<A HREF="#TC1L569">TC1L569</A> & (!<A HREF="#TC1L576">TC1L576</A> & !<A HREF="#TC1L577">TC1L577</A>)) ) ) # ( !<A HREF="#TC1L236">TC1L236</A> & ( (!<A HREF="#TC1L576">TC1L576</A> & !<A HREF="#TC1L577">TC1L577</A>) ) );


<P> --TC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at MLABCELL_X25_Y5_N42
<P><A NAME="TC1L235">TC1L235</A> = ( <A HREF="#TC1L578">TC1L578</A> & ( <A HREF="#TC1L219">TC1L219</A> ) ) # ( !<A HREF="#TC1L578">TC1L578</A> & ( <A HREF="#TC1L219">TC1L219</A> & ( (!<A HREF="#TC1L207">TC1L207</A>) # ((!<A HREF="#TC1L234">TC1L234</A>) # (<A HREF="#TC1L569">TC1L569</A>)) ) ) ) # ( <A HREF="#TC1L578">TC1L578</A> & ( !<A HREF="#TC1L219">TC1L219</A> ) ) # ( !<A HREF="#TC1L578">TC1L578</A> & ( !<A HREF="#TC1L219">TC1L219</A> & ( (!<A HREF="#TC1L207">TC1L207</A>) # ((!<A HREF="#TC1L234">TC1L234</A>) # ((<A HREF="#TC1L237">TC1L237</A> & <A HREF="#TC1L569">TC1L569</A>))) ) ) );


<P> --TC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X19_Y5_N15
<P><A NAME="TC1L223">TC1L223</A> = ( !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>))) ) );


<P> --ZB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X24_Y8_N40
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[7]">ZB4_av_readdata_pre[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[7]">WC1_readdata[7]</A>,  ,  , VCC);


<P> --TC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17 at LABCELL_X17_Y8_N39
<P><A NAME="TC1L623">TC1L623</A> = ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( <A HREF="#UB3L2">UB3L2</A> & ( ((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[7]">ZB4_av_readdata_pre[7]</A>)) # (<A HREF="#YD1_q_a[7]">YD1_q_a[7]</A>) ) ) ) # ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( !<A HREF="#UB3L2">UB3L2</A> & ( (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[7]">ZB4_av_readdata_pre[7]</A>) ) ) );


<P> --TC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X22_Y5_N9
<P><A NAME="TC1L761">TC1L761</A> = ( <A HREF="#TC1_R_valid">TC1_R_valid</A> & ( (((<A HREF="#TC1L689">TC1L689</A>) # (<A HREF="#TC1L304">TC1L304</A>)) # (<A HREF="#TC1L762">TC1L762</A>)) # (<A HREF="#TC1L202">TC1L202</A>) ) ) # ( !<A HREF="#TC1_R_valid">TC1_R_valid</A> & ( ((<A HREF="#TC1L304">TC1L304</A>) # (<A HREF="#TC1L762">TC1L762</A>)) # (<A HREF="#TC1L202">TC1L202</A>) ) );


<P> --TC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X19_Y7_N57
<P><A NAME="TC1L244">TC1L244</A> = ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)) # (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ((<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>))) ) );


<P> --TC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X19_Y7_N54
<P><A NAME="TC1L245">TC1L245</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( (<A HREF="#TC1L244">TC1L244</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>)) ) );


<P> --ZB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X13_Y6_N1
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[9]">WC1_readdata[9]</A>,  ,  , VCC);


<P> --TC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18 at LABCELL_X17_Y6_N48
<P><A NAME="TC1L625">TC1L625</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A>)) # (<A HREF="#YD1_q_a[9]">YD1_q_a[9]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A>)) ) );


<P> --TC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at MLABCELL_X21_Y5_N36
<P><A NAME="TC1L216">TC1L216</A> = ( !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>) # (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>)))) ) ) );


<P> --TC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X24_Y8_N24
<P><A NAME="TC1L217">TC1L217</A> = ( !<A HREF="#TC1L222">TC1L222</A> & ( (!<A HREF="#TC1L221">TC1L221</A> & (!<A HREF="#TC1L220">TC1L220</A> & (!<A HREF="#TC1L590">TC1L590</A> & !<A HREF="#TC1L589">TC1L589</A>))) ) );


<P> --TC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X28_Y5_N24
<P><A NAME="TC1L595">TC1L595</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>))) ) ) );


<P> --TC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at MLABCELL_X28_Y5_N0
<P><A NAME="TC1L596">TC1L596</A> = ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at MLABCELL_X28_Y5_N45
<P><A NAME="TC1L213">TC1L213</A> = ( !<A HREF="#TC1L592">TC1L592</A> & ( (!<A HREF="#TC1L596">TC1L596</A> & (!<A HREF="#TC1L595">TC1L595</A> & (!<A HREF="#TC1L593">TC1L593</A> & !<A HREF="#TC1L591">TC1L591</A>))) ) );


<P> --TC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X24_Y8_N42
<P><A NAME="TC1L597">TC1L597</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X28_Y5_N27
<P><A NAME="TC1L598">TC1L598</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X22_Y5_N45
<P><A NAME="TC1L214">TC1L214</A> = ( <A HREF="#TC1L598">TC1L598</A> & ( (!<A HREF="#TC1L580">TC1L580</A> & !<A HREF="#TC1L569">TC1L569</A>) ) ) # ( !<A HREF="#TC1L598">TC1L598</A> & ( (!<A HREF="#TC1L580">TC1L580</A> & ((!<A HREF="#TC1L597">TC1L597</A>) # (!<A HREF="#TC1L569">TC1L569</A>))) ) );


<P> --TC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at MLABCELL_X25_Y5_N24
<P><A NAME="TC1L215">TC1L215</A> = ( <A HREF="#TC1L214">TC1L214</A> & ( <A HREF="#TC1L234">TC1L234</A> & ( (!<A HREF="#TC1L207">TC1L207</A>) # ((<A HREF="#TC1L569">TC1L569</A> & ((!<A HREF="#TC1L213">TC1L213</A>) # (!<A HREF="#TC1L217">TC1L217</A>)))) ) ) ) # ( !<A HREF="#TC1L214">TC1L214</A> & ( <A HREF="#TC1L234">TC1L234</A> ) ) # ( <A HREF="#TC1L214">TC1L214</A> & ( !<A HREF="#TC1L234">TC1L234</A> ) ) # ( !<A HREF="#TC1L214">TC1L214</A> & ( !<A HREF="#TC1L234">TC1L234</A> ) );


<P> --TC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X21_Y5_N27
<P><A NAME="TC1L581">TC1L581</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>))) ) ) );


<P> --TC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X22_Y5_N51
<P><A NAME="TC1L339">TC1L339</A> = ( <A HREF="#TC1L200">TC1L200</A> & ( (<A HREF="#TC1_R_valid">TC1_R_valid</A> & (((<A HREF="#TC1L569">TC1L569</A>) # (<A HREF="#TC1L199">TC1L199</A>)) # (<A HREF="#TC1L201">TC1L201</A>))) ) ) # ( !<A HREF="#TC1L200">TC1L200</A> & ( (<A HREF="#TC1_R_valid">TC1_R_valid</A> & ((<A HREF="#TC1L199">TC1L199</A>) # (<A HREF="#TC1L201">TC1L201</A>))) ) );


<P> --TC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14 at LABCELL_X23_Y6_N33
<P><A NAME="TC1L437">TC1L437</A> = ( <A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[2]">TC1_E_shift_rot_result[2]</A>) ) );


<P> --ZB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X13_Y6_N43
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[8]">WC1_readdata[8]</A>,  ,  , VCC);


<P> --TC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X17_Y6_N24
<P><A NAME="TC1L624">TC1L624</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A>)) # (<A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A>)) ) );


<P> --ZB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X15_Y6_N58
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[6]">WC1_readdata[6]</A>,  ,  , VCC);


<P> --TC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20 at LABCELL_X17_Y6_N42
<P><A NAME="TC1L622">TC1L622</A> = ( <A HREF="#ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[6]">YD1_q_a[6]</A>)) # (<A HREF="#UB2L2">UB2L2</A>))) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> & ( (<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & !<A HREF="#TC1_intr_req">TC1_intr_req</A>)) ) );


<P> --ZB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y9_N22
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[10]">WC1_readdata[10]</A>,  ,  , VCC);


<P> --TC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21 at LABCELL_X17_Y6_N12
<P><A NAME="TC1L626">TC1L626</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>)) # (<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>)) ) );


<P> --TC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y5_N37
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[3]">TC1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#TC1L906">TC1L906</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7 at LABCELL_X18_Y6_N18
<P><A NAME="TC1L833">TC1L833</A> = ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte1_data[3]">TC1_av_ld_byte1_data[3]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>)) ) );


<P> --ZB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X15_Y5_N16
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[17]">WC1_readdata[17]</A>,  ,  , VCC);


<P> --TC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22 at LABCELL_X16_Y5_N24
<P><A NAME="TC1L633">TC1L633</A> = ( <A HREF="#TC1_intr_req">TC1_intr_req</A> ) # ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( (!<A HREF="#UB2L2">UB2L2</A> & (<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#YD1_q_a[17]">YD1_q_a[17]</A>))) # (<A HREF="#UB2L2">UB2L2</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[17]">YD1_q_a[17]</A>)) # (<A HREF="#ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A>))) ) );


<P> --TC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X16_Y6_N43
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[4]">TC1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#TC1L911">TC1L911</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~8 at LABCELL_X18_Y6_N48
<P><A NAME="TC1L834">TC1L834</A> = ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte1_data[4]">TC1_av_ld_byte1_data[4]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( (<A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) ) );


<P> --ZB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X15_Y5_N20
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[18]">WC1_readdata[18]</A>,  ,  , VCC);


<P> --TC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~23 at LABCELL_X16_Y5_N48
<P><A NAME="TC1L634">TC1L634</A> = ( <A HREF="#UB2L2">UB2L2</A> & ( <A HREF="#TC1_intr_req">TC1_intr_req</A> & ( <A HREF="#TC1L1049">TC1L1049</A> ) ) ) # ( !<A HREF="#UB2L2">UB2L2</A> & ( <A HREF="#TC1_intr_req">TC1_intr_req</A> & ( <A HREF="#TC1L1049">TC1L1049</A> ) ) ) # ( <A HREF="#UB2L2">UB2L2</A> & ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( (((<A HREF="#YD1_q_a[18]">YD1_q_a[18]</A> & <A HREF="#UB3L2">UB3L2</A>)) # (<A HREF="#TC1L1049">TC1L1049</A>)) # (<A HREF="#ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A>) ) ) ) # ( !<A HREF="#UB2L2">UB2L2</A> & ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( ((<A HREF="#YD1_q_a[18]">YD1_q_a[18]</A> & <A HREF="#UB3L2">UB3L2</A>)) # (<A HREF="#TC1L1049">TC1L1049</A>) ) ) );


<P> --TC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~9 at LABCELL_X18_Y6_N33
<P><A NAME="TC1L830">TC1L830</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#TC1_av_ld_byte1_data[0]">TC1_av_ld_byte1_data[0]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte1_data[0]">TC1_av_ld_byte1_data[0]</A>)))) ) );


<P> --TC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X17_Y5_N43
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[1]">TC1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#TC1L896">TC1L896</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10 at LABCELL_X24_Y6_N24
<P><A NAME="TC1L831">TC1L831</A> = ( <A HREF="#TC1_av_ld_byte1_data[1]">TC1_av_ld_byte1_data[1]</A> & ( ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_av_ld_byte1_data[1]">TC1_av_ld_byte1_data[1]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) ) );


<P> --TC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X16_Y6_N49
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[2]">TC1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#TC1L901">TC1L901</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11 at MLABCELL_X21_Y6_N42
<P><A NAME="TC1L832">TC1L832</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte1_data[2]">TC1_av_ld_byte1_data[2]</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte1_data[2]">TC1_av_ld_byte1_data[2]</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>) ) ) );


<P> --TC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~15 at LABCELL_X23_Y8_N18
<P><A NAME="TC1L452">TC1L452</A> = ( <A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[15]">TC1_E_shift_rot_result[15]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A> & ( (<A HREF="#TC1_E_shift_rot_result[15]">TC1_E_shift_rot_result[15]</A> & !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) );


<P> --ZB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X16_Y5_N14
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[19]">WC1_readdata[19]</A>,  ,  , VCC);


<P> --TC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~24 at LABCELL_X16_Y5_N9
<P><A NAME="TC1L635">TC1L635</A> = ( <A HREF="#YD1_q_a[19]">YD1_q_a[19]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & <A HREF="#UB2L2">UB2L2</A>)) # (<A HREF="#UB3L2">UB3L2</A>)) ) ) # ( !<A HREF="#YD1_q_a[19]">YD1_q_a[19]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & <A HREF="#UB2L2">UB2L2</A>)) ) );


<P> --TC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X17_Y5_N1
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[7]">TC1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#TC1L922">TC1L922</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at LABCELL_X18_Y6_N0
<P><A NAME="TC1L837">TC1L837</A> = ( <A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte1_data[7]">TC1_av_ld_byte1_data[7]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[15]">TC1_W_alu_result[15]</A> & ( (<A HREF="#TC1_av_ld_byte1_data[7]">TC1_av_ld_byte1_data[7]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) );


<P> --ZB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X15_Y5_N52
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[21]">WC1_readdata[21]</A>,  ,  , VCC);


<P> --TC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25 at LABCELL_X16_Y5_N45
<P><A NAME="TC1L637">TC1L637</A> = ( <A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A>)) # (<A HREF="#UB2L2">UB2L2</A>)) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A>)) ) );


<P> --ZB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X16_Y5_N20
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[20]">WC1_readdata[20]</A>,  ,  , VCC);


<P> --TC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~26 at LABCELL_X16_Y5_N6
<P><A NAME="TC1L636">TC1L636</A> = ( <A HREF="#YD1_q_a[20]">YD1_q_a[20]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # (((<A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & <A HREF="#UB2L2">UB2L2</A>)) # (<A HREF="#UB3L2">UB3L2</A>)) ) ) # ( !<A HREF="#YD1_q_a[20]">YD1_q_a[20]</A> & ( (!<A HREF="#TC1L279">TC1L279</A>) # ((<A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & <A HREF="#UB2L2">UB2L2</A>)) ) );


<P> --TC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X16_Y6_N37
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[6]">TC1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#TC1L918">TC1L918</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at LABCELL_X18_Y6_N3
<P><A NAME="TC1L836">TC1L836</A> = ( <A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte1_data[6]">TC1_av_ld_byte1_data[6]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[14]">TC1_W_alu_result[14]</A> & ( (<A HREF="#TC1_av_ld_byte1_data[6]">TC1_av_ld_byte1_data[6]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) );


<P> --TC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X16_Y6_N7
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte1_data[5]">TC1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#TC1L915">TC1L915</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1L889">TC1L889</A>,  ,  ,  ,  );


<P> --TC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14 at LABCELL_X18_Y6_N21
<P><A NAME="TC1L835">TC1L835</A> = ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( <A HREF="#TC1_av_ld_byte1_data[5]">TC1_av_ld_byte1_data[5]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ( (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A>)) ) );


<P> --CC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3 at LABCELL_X16_Y7_N30
<P><A NAME="CC1L13">CC1L13</A> = ( <A HREF="#BC1L9">BC1L9</A> & ( <A HREF="#TC1L775Q">TC1L775Q</A> & ( !<A HREF="#CC1L10">CC1L10</A> ) ) ) # ( !<A HREF="#BC1L9">BC1L9</A> & ( <A HREF="#TC1L775Q">TC1L775Q</A> & ( !<A HREF="#CC1L10">CC1L10</A> ) ) ) # ( <A HREF="#BC1L9">BC1L9</A> & ( !<A HREF="#TC1L775Q">TC1L775Q</A> & ( (!<A HREF="#CC1L10">CC1L10</A> & ((!<A HREF="#CC1L3">CC1L3</A>) # (!<A HREF="#CC1L4">CC1L4</A>))) ) ) ) # ( !<A HREF="#BC1L9">BC1L9</A> & ( !<A HREF="#TC1L775Q">TC1L775Q</A> & ( (!<A HREF="#CC1L10">CC1L10</A> & ((!<A HREF="#CC1L3">CC1L3</A>) # ((!<A HREF="#CC1L4">CC1L4</A>) # (<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>)))) ) ) );


<P> --ZB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0 at MLABCELL_X15_Y7_N48
<P><A NAME="ZB2L34">ZB2L34</A> = ( <A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( <A HREF="#CC1L11">CC1L11</A> & ( (!<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & <A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>) ) ) ) # ( !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( <A HREF="#CC1L11">CC1L11</A> & ( (!<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & <A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>) ) ) ) # ( <A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( !<A HREF="#CC1L11">CC1L11</A> & ( (!<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & <A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A>) ) ) ) # ( !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & ( !<A HREF="#CC1L11">CC1L11</A> & ( (!<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & (!<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> $ (((!<A HREF="#CC1L13">CC1L13</A>) # (!<A HREF="#W1L2">W1L2</A>))))) ) ) );


<P> --YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 at MLABCELL_X15_Y7_N42
<P><A NAME="YB2L3">YB2L3</A> = ( <A HREF="#YB2_mem_used[0]">YB2_mem_used[0]</A> & ( <A HREF="#ZB2L34">ZB2L34</A> & ( ((!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # ((<A HREF="#ZB2L37">ZB2L37</A> & <A HREF="#BC1L9">BC1L9</A>))) # (<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#YB2_mem_used[0]">YB2_mem_used[0]</A> & ( <A HREF="#ZB2L34">ZB2L34</A> & ( (!<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A> & (<A HREF="#ZB2L37">ZB2L37</A> & <A HREF="#BC1L9">BC1L9</A>)) ) ) ) # ( <A HREF="#YB2_mem_used[0]">YB2_mem_used[0]</A> & ( !<A HREF="#ZB2L34">ZB2L34</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # (<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A>) ) ) );


<P> --YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y7_N45
<P><A NAME="YB3L3">YB3L3</A> = ( <A HREF="#YB3_mem_used[1]">YB3_mem_used[1]</A> & ( (<A HREF="#YB3_mem_used[0]">YB3_mem_used[0]</A>) # (<A HREF="#TB1L4">TB1L4</A>) ) ) # ( !<A HREF="#YB3_mem_used[1]">YB3_mem_used[1]</A> & ( ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & <A HREF="#YB3_mem_used[0]">YB3_mem_used[0]</A>)) # (<A HREF="#TB1L4">TB1L4</A>) ) );


<P> --YB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y7_N54
<P><A NAME="YB5L3">YB5L3</A> = ( <A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ( (<A HREF="#YB5_mem_used[0]">YB5_mem_used[0]</A>) # (<A HREF="#TB1L5">TB1L5</A>) ) ) # ( !<A HREF="#YB5_mem_used[1]">YB5_mem_used[1]</A> & ( ((!<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A> & <A HREF="#YB5_mem_used[0]">YB5_mem_used[0]</A>)) # (<A HREF="#TB1L5">TB1L5</A>) ) );


<P> --YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y6_N42
<P><A NAME="YB1L3">YB1L3</A> = ( <A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( <A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> & ( ((<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A> & (<A HREF="#CC1L7">CC1L7</A> & <A HREF="#ZB1L36">ZB1L36</A>))) # (<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>) ) ) ) # ( !<A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( <A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> & ( (<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A> & (<A HREF="#CC1L7">CC1L7</A> & (<A HREF="#ZB1L36">ZB1L36</A> & !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>))) ) ) ) # ( <A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( !<A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#YB1_mem_used[0]">YB1_mem_used[0]</A> & ( !<A HREF="#ZB1_read_latency_shift_reg[0]">ZB1_read_latency_shift_reg[0]</A> & ( (<A HREF="#U1_av_waitrequest">U1_av_waitrequest</A> & (<A HREF="#CC1L7">CC1L7</A> & (<A HREF="#ZB1L36">ZB1L36</A> & !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>))) ) ) );


<P> --LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y9_N0
<P><A NAME="LC1L3">LC1L3</A> = ( <A HREF="#TB1L11">TB1L11</A> & ( (<A HREF="#LC1_top_priority_reg[1]">LC1_top_priority_reg[1]</A> & <A HREF="#UB1L1">UB1L1</A>) ) ) # ( !<A HREF="#TB1L11">TB1L11</A> & ( (<A HREF="#UB1L1">UB1L1</A> & ((!<A HREF="#LC1_top_priority_reg[0]">LC1_top_priority_reg[0]</A>) # (<A HREF="#LC1_top_priority_reg[1]">LC1_top_priority_reg[1]</A>))) ) );


<P> --LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y9_N24
<P><A NAME="LC1L6">LC1L6</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#WB1_packet_in_progress">WB1_packet_in_progress</A> & ( (<A HREF="#YB4L17">YB4L17</A> & (((<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & <A HREF="#UB1L1">UB1L1</A>)) # (<A HREF="#TB1L11">TB1L11</A>))) ) ) ) # ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#WB1_packet_in_progress">WB1_packet_in_progress</A> & ( (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & (<A HREF="#YB4L17">YB4L17</A> & <A HREF="#UB1L1">UB1L1</A>)) ) ) ) # ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( !<A HREF="#WB1_packet_in_progress">WB1_packet_in_progress</A> & ( (!<A HREF="#TB1L11">TB1L11</A> & (<A HREF="#UB1L1">UB1L1</A> & ((!<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) # (<A HREF="#YB4L17">YB4L17</A>)))) # (<A HREF="#TB1L11">TB1L11</A> & (((<A HREF="#YB4L17">YB4L17</A>)))) ) ) ) # ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( !<A HREF="#WB1_packet_in_progress">WB1_packet_in_progress</A> & ( (!<A HREF="#UB1L1">UB1L1</A> & (((<A HREF="#TB1L11">TB1L11</A>)))) # (<A HREF="#UB1L1">UB1L1</A> & ((!<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) # ((<A HREF="#YB4L17">YB4L17</A>)))) ) ) );


<P> --TC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X25_Y5_N11
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> = DFFEAS(<A HREF="#TC1L208">TC1L208</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X24_Y8_N1
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_break">TC1_R_ctrl_break</A> = DFFEAS(<A HREF="#TC1L205">TC1L205</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at MLABCELL_X21_Y9_N51
<P><A NAME="TC1L677">TC1L677</A> = ( !<A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> & ( <A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> ) );


<P> --TC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X22_Y5_N26
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_uncond_cti_non_br">TC1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#TC1L248">TC1L248</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X21_Y5_N34
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_br_uncond">TC1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#TC1L572">TC1L572</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X22_Y5_N39
<P><A NAME="TC1L679">TC1L679</A> = ( !<A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( <A HREF="#TC1_W_cmp_result">TC1_W_cmp_result</A> & ( (!<A HREF="#TC1_R_ctrl_uncond_cti_non_br">TC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#TC1_R_ctrl_br_uncond">TC1_R_ctrl_br_uncond</A>) ) ) ) # ( <A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( !<A HREF="#TC1_W_cmp_result">TC1_W_cmp_result</A> & ( (!<A HREF="#TC1_R_ctrl_uncond_cti_non_br">TC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#TC1_R_ctrl_br_uncond">TC1_R_ctrl_br_uncond</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br">TC1_R_ctrl_br</A> & ( !<A HREF="#TC1_W_cmp_result">TC1_W_cmp_result</A> & ( (!<A HREF="#TC1_R_ctrl_uncond_cti_non_br">TC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#TC1_R_ctrl_br_uncond">TC1_R_ctrl_br_uncond</A>) ) ) );


<P> --TC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at MLABCELL_X21_Y9_N45
<P><A NAME="TC1L678">TC1L678</A> = ( !<A HREF="#TC1L679">TC1L679</A> & ( !<A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> & ( !<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> ) ) );


<P> --TC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~0 at MLABCELL_X21_Y9_N36
<P><A NAME="TC1L671">TC1L671</A> = ( <A HREF="#TC1L82">TC1L82</A> & ( ((<A HREF="#TC1L677">TC1L677</A>) # (<A HREF="#TC1L678">TC1L678</A>)) # (<A HREF="#TC1L26">TC1L26</A>) ) ) # ( !<A HREF="#TC1L82">TC1L82</A> & ( ((<A HREF="#TC1L26">TC1L26</A> & !<A HREF="#TC1L678">TC1L678</A>)) # (<A HREF="#TC1L677">TC1L677</A>) ) );


<P> --TC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1 at MLABCELL_X21_Y9_N18
<P><A NAME="TC1L672">TC1L672</A> = (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A> & ((<A HREF="#TC1L30">TC1L30</A>))) # (<A HREF="#TC1L678">TC1L678</A> & (<A HREF="#TC1L86">TC1L86</A>))));


<P> --TC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~2 at MLABCELL_X21_Y9_N27
<P><A NAME="TC1L675">TC1L675</A> = ( <A HREF="#TC1L678">TC1L678</A> & ( <A HREF="#TC1L677">TC1L677</A> ) ) # ( !<A HREF="#TC1L678">TC1L678</A> & ( <A HREF="#TC1L677">TC1L677</A> ) ) # ( <A HREF="#TC1L678">TC1L678</A> & ( !<A HREF="#TC1L677">TC1L677</A> & ( <A HREF="#TC1L102">TC1L102</A> ) ) ) # ( !<A HREF="#TC1L678">TC1L678</A> & ( !<A HREF="#TC1L677">TC1L677</A> & ( <A HREF="#TC1L46">TC1L46</A> ) ) );


<P> --TC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3 at MLABCELL_X21_Y9_N48
<P><A NAME="TC1L674">TC1L674</A> = ( <A HREF="#TC1L50">TC1L50</A> & ( (!<A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> & (((!<A HREF="#TC1L106">TC1L106</A> & !<A HREF="#TC1L679">TC1L679</A>)) # (<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A>))) ) ) # ( !<A HREF="#TC1L50">TC1L50</A> & ( (!<A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> & (((!<A HREF="#TC1L106">TC1L106</A>) # (<A HREF="#TC1L679">TC1L679</A>)) # (<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A>))) ) );


<P> --TC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4 at MLABCELL_X21_Y9_N21
<P><A NAME="TC1L673">TC1L673</A> = (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A> & (<A HREF="#TC1L54">TC1L54</A>)) # (<A HREF="#TC1L678">TC1L678</A> & ((<A HREF="#TC1L110">TC1L110</A>)))));


<P> --TC1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X16_Y5_N36
<P><A NAME="TC1L1051">TC1L1051</A> = ( <A HREF="#TC1_i_read">TC1_i_read</A> & ( <A HREF="#UB3L2">UB3L2</A> & ( !<A HREF="#TC1_W_valid">TC1_W_valid</A> ) ) ) # ( !<A HREF="#TC1_i_read">TC1_i_read</A> & ( <A HREF="#UB3L2">UB3L2</A> & ( !<A HREF="#TC1_W_valid">TC1_W_valid</A> ) ) ) # ( <A HREF="#TC1_i_read">TC1_i_read</A> & ( !<A HREF="#UB3L2">UB3L2</A> & ( !<A HREF="#TC1_W_valid">TC1_W_valid</A> ) ) ) # ( !<A HREF="#TC1_i_read">TC1_i_read</A> & ( !<A HREF="#UB3L2">UB3L2</A> & ( (<A HREF="#UB2L2">UB2L2</A> & !<A HREF="#TC1_W_valid">TC1_W_valid</A>) ) ) );


<P> --BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X13_Y9_N36
<P><A NAME="BC2L2">BC2L2</A> = ( <A HREF="#DC1L1">DC1L1</A> & ( (<A HREF="#YB4L17">YB4L17</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) ) # ( !<A HREF="#DC1L1">DC1L1</A> & ( (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & !<A HREF="#YB7L13Q">YB7L13Q</A>) ) );


<P> --BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y9_N18
<P><A NAME="BC2L3">BC2L3</A> = ( <A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( !<A HREF="#UB3L2">UB3L2</A> & ( !<A HREF="#UB2L2">UB2L2</A> ) ) ) # ( !<A HREF="#BC2_read_accepted">BC2_read_accepted</A> & ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#UB2L2">UB2L2</A> & (!<A HREF="#TC1L1052Q">TC1L1052Q</A> & (<A HREF="#BC2L2">BC2L2</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) );


<P> --WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X10_Y9_N27
<P><A NAME="WB1_src_data[46]">WB1_src_data[46]</A> = ( <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) ) # ( !<A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) ) ) # ( <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A> & ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) ) ) # ( !<A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A> & ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) ) );


<P> --ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X4_Y4_N0
<P><A NAME="ND1L72">ND1L72</A> = ( <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & ( (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & !<A HREF="#ND1_ir[0]">ND1_ir[0]</A>) ) );


<P> --ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X3_Y4_N5
<P> --register power-up is low

<P><A NAME="ND1_jdo[17]">ND1_jdo[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[17]">PD1_sr[17]</A>,  ,  , VCC);


<P> --ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X3_Y4_N20
<P> --register power-up is low

<P><A NAME="ND1_jdo[34]">ND1_jdo[34]</A> = DFFEAS(<A HREF="#ND1L61">ND1L61</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X4_Y6_N18
<P><A NAME="LD1L138">LD1L138</A> = ( <A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L72">ND1L72</A> & ( (!<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A>) # ((!<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>) # (<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A>)) ) ) ) # ( !<A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L72">ND1L72</A> & ( (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & (!<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A> & !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A>)) ) ) );


<P> --WC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X13_Y8_N51
<P><A NAME="WC1L82">WC1L82</A> = ( <A HREF="#WC1_read">WC1_read</A> & ( <A HREF="#YB4L14">YB4L14</A> & ( <A HREF="#LD1_waitrequest">LD1_waitrequest</A> ) ) ) # ( !<A HREF="#WC1_read">WC1_read</A> & ( <A HREF="#YB4L14">YB4L14</A> & ( (<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & !<A HREF="#YB4L13Q">YB4L13Q</A>) ) ) ) # ( <A HREF="#WC1_read">WC1_read</A> & ( !<A HREF="#YB4L14">YB4L14</A> & ( <A HREF="#LD1_waitrequest">LD1_waitrequest</A> ) ) );


<P> --LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X13_Y8_N30
<P><A NAME="LD1L136">LD1L136</A> = ( <A HREF="#WC1_read">WC1_read</A> & ( (<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & ((!<A HREF="#WC1_write">WC1_write</A> & (!<A HREF="#LD1L194">LD1L194</A>)) # (<A HREF="#WC1_write">WC1_write</A> & ((<A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A>))))) ) ) # ( !<A HREF="#WC1_read">WC1_read</A> & ( (<A HREF="#WC1_write">WC1_write</A> & (<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A>)) ) );


<P> --YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X13_Y8_N42
<P><A NAME="YB4L9">YB4L9</A> = ( <A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> & ( <A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( ((<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#YB4L14">YB4L14</A>))) # (<A HREF="#YB4L13Q">YB4L13Q</A>) ) ) ) # ( !<A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> & ( <A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB4L13Q">YB4L13Q</A> & (<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#YB4L14">YB4L14</A>))) ) ) ) # ( <A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> & ( !<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#YB4_mem_used[0]">YB4_mem_used[0]</A> & ( !<A HREF="#ZB4_read_latency_shift_reg[0]">ZB4_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB4L13Q">YB4L13Q</A> & (<A HREF="#WB1_WideOr1">WB1_WideOr1</A> & (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#YB4L14">YB4L14</A>))) ) ) );


<P> --LC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X16_Y9_N48
<P><A NAME="LC2L3">LC2L3</A> = ( <A HREF="#TB1L12">TB1L12</A> & ( (<A HREF="#LC2_top_priority_reg[1]">LC2_top_priority_reg[1]</A> & <A HREF="#UB1L2">UB1L2</A>) ) ) # ( !<A HREF="#TB1L12">TB1L12</A> & ( (<A HREF="#UB1L2">UB1L2</A> & ((!<A HREF="#LC2_top_priority_reg[0]">LC2_top_priority_reg[0]</A>) # (<A HREF="#LC2_top_priority_reg[1]">LC2_top_priority_reg[1]</A>))) ) );


<P> --LC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X16_Y9_N54
<P><A NAME="LC2L6">LC2L6</A> = ( <A HREF="#UB1L2">UB1L2</A> & ( <A HREF="#ZB7L3">ZB7L3</A> & ( ((!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A>) # ((<A HREF="#TB1L12">TB1L12</A> & <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>))) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) ) # ( !<A HREF="#UB1L2">UB1L2</A> & ( <A HREF="#ZB7L3">ZB7L3</A> & ( (<A HREF="#TB1L12">TB1L12</A> & ((!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A>) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>))) ) ) ) # ( <A HREF="#UB1L2">UB1L2</A> & ( !<A HREF="#ZB7L3">ZB7L3</A> & ( (!<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & (!<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A> & ((!<A HREF="#TB1L12">TB1L12</A>) # (!<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>)))) ) ) ) # ( !<A HREF="#UB1L2">UB1L2</A> & ( !<A HREF="#ZB7L3">ZB7L3</A> & ( (<A HREF="#TB1L12">TB1L12</A> & (!<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & !<A HREF="#WB2_packet_in_progress">WB2_packet_in_progress</A>)) ) ) );


<P> --YB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X17_Y8_N18
<P><A NAME="YB7L9">YB7L9</A> = ( <A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( <A HREF="#YB7L14">YB7L14</A> & ( (!<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A>) # (((<A HREF="#WB2_WideOr1">WB2_WideOr1</A> & <A HREF="#EB1_rst1">EB1_rst1</A>)) # (<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A>)) ) ) ) # ( !<A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( <A HREF="#YB7L14">YB7L14</A> & ( (<A HREF="#WB2_WideOr1">WB2_WideOr1</A> & (!<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A> & <A HREF="#EB1_rst1">EB1_rst1</A>)) ) ) ) # ( <A HREF="#YB7_mem_used[0]">YB7_mem_used[0]</A> & ( !<A HREF="#YB7L14">YB7L14</A> & ( (!<A HREF="#ZB7_read_latency_shift_reg[0]">ZB7_read_latency_shift_reg[0]</A>) # (<A HREF="#YB7_mem_used[1]">YB7_mem_used[1]</A>) ) ) );


<P> --HC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0 at LABCELL_X11_Y6_N27
<P><A NAME="HC1L9">HC1L9</A> = ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( <A HREF="#ZB1_av_readdata_pre[1]">ZB1_av_readdata_pre[1]</A> ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( <A HREF="#ZB1_av_readdata_pre[1]">ZB1_av_readdata_pre[1]</A> & ( (<A HREF="#ZB2_av_readdata_pre[1]">ZB2_av_readdata_pre[1]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( !<A HREF="#ZB1_av_readdata_pre[1]">ZB1_av_readdata_pre[1]</A> & ( (<A HREF="#ZB2_av_readdata_pre[1]">ZB2_av_readdata_pre[1]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( !<A HREF="#ZB1_av_readdata_pre[1]">ZB1_av_readdata_pre[1]</A> & ( (<A HREF="#ZB2_av_readdata_pre[1]">ZB2_av_readdata_pre[1]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --ZB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X15_Y4_N38
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[1]">ZB6_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#W1_readdata[1]">W1_readdata[1]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1 at MLABCELL_X15_Y4_N42
<P><A NAME="HC1L10">HC1L10</A> = (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & (<A HREF="#UB2L1">UB2L1</A> & ((<A HREF="#ZB4_av_readdata_pre[1]">ZB4_av_readdata_pre[1]</A>)))) # (<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & (((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[1]">ZB4_av_readdata_pre[1]</A>)) # (<A HREF="#ZB6_av_readdata_pre[1]">ZB6_av_readdata_pre[1]</A>)));


<P> --HC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X13_Y7_N36
<P><A NAME="HC1_src_data[1]">HC1_src_data[1]</A> = ( <A HREF="#HC1L10">HC1L10</A> & ( <A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> ) ) # ( !<A HREF="#HC1L10">HC1L10</A> & ( <A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> & ( ((<A HREF="#HC1L9">HC1L9</A>) # (<A HREF="#HC1L40">HC1L40</A>)) # (<A HREF="#UB3L1">UB3L1</A>) ) ) ) # ( <A HREF="#HC1L10">HC1L10</A> & ( !<A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> ) ) # ( !<A HREF="#HC1L10">HC1L10</A> & ( !<A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> & ( (<A HREF="#HC1L9">HC1L9</A>) # (<A HREF="#HC1L40">HC1L40</A>) ) ) );


<P> --TC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X22_Y6_N30
<P><A NAME="TC1L306">TC1L306</A> = ( <A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L114">TC1L114</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L348">TC1L348</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L114">TC1L114</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L348">TC1L348</A>)))) ) );


<P> --HC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2 at LABCELL_X11_Y4_N45
<P><A NAME="HC1L12">HC1L12</A> = ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB2_av_readdata_pre[2]">ZB2_av_readdata_pre[2]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB1_av_readdata_pre[2]">ZB1_av_readdata_pre[2]</A>) ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (<A HREF="#ZB2_av_readdata_pre[2]">ZB2_av_readdata_pre[2]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) );


<P> --ZB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X15_Y4_N41
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[2]">ZB6_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#W1_readdata[2]">W1_readdata[2]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3 at MLABCELL_X15_Y4_N45
<P><A NAME="HC1L13">HC1L13</A> = ( <A HREF="#ZB6_av_readdata_pre[2]">ZB6_av_readdata_pre[2]</A> & ( ((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[2]">ZB4_av_readdata_pre[2]</A>)) # (<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#ZB6_av_readdata_pre[2]">ZB6_av_readdata_pre[2]</A> & ( (<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[2]">ZB4_av_readdata_pre[2]</A>) ) );


<P> --HC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at MLABCELL_X15_Y6_N42
<P><A NAME="HC1_src_data[2]">HC1_src_data[2]</A> = ( <A HREF="#HC1L13">HC1L13</A> ) # ( !<A HREF="#HC1L13">HC1L13</A> & ( (((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[2]">YD1_q_a[2]</A>)) # (<A HREF="#HC1L12">HC1L12</A>)) # (<A HREF="#HC1L40">HC1L40</A>) ) );


<P> --ZB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X16_Y4_N16
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[3]">ZB6_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#W1_readdata[3]">W1_readdata[3]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4 at LABCELL_X11_Y4_N18
<P><A NAME="HC1L15">HC1L15</A> = ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB1_av_readdata_pre[3]">ZB1_av_readdata_pre[3]</A> & ( (!<A HREF="#ZB2_av_readdata_pre[3]">ZB2_av_readdata_pre[3]</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & ((!<A HREF="#ZB6_av_readdata_pre[3]">ZB6_av_readdata_pre[3]</A>) # (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB1_av_readdata_pre[3]">ZB1_av_readdata_pre[3]</A> & ( (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & ((!<A HREF="#ZB6_av_readdata_pre[3]">ZB6_av_readdata_pre[3]</A>) # (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#ZB1_av_readdata_pre[3]">ZB1_av_readdata_pre[3]</A> & ( (!<A HREF="#ZB2_av_readdata_pre[3]">ZB2_av_readdata_pre[3]</A> & ((!<A HREF="#ZB6_av_readdata_pre[3]">ZB6_av_readdata_pre[3]</A>) # (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#ZB1_av_readdata_pre[3]">ZB1_av_readdata_pre[3]</A> & ( (!<A HREF="#ZB6_av_readdata_pre[3]">ZB6_av_readdata_pre[3]</A>) # (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) ) ) );


<P> --HC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at MLABCELL_X15_Y6_N36
<P><A NAME="HC1_src_data[3]">HC1_src_data[3]</A> = ( <A HREF="#UB2L1">UB2L1</A> & ( ((!<A HREF="#HC1L15">HC1L15</A>) # ((<A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & <A HREF="#UB3L1">UB3L1</A>))) # (<A HREF="#ZB4_av_readdata_pre[3]">ZB4_av_readdata_pre[3]</A>) ) ) # ( !<A HREF="#UB2L1">UB2L1</A> & ( (!<A HREF="#HC1L15">HC1L15</A>) # ((<A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & <A HREF="#UB3L1">UB3L1</A>)) ) );


<P> --HC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5 at LABCELL_X11_Y4_N33
<P><A NAME="HC1L17">HC1L17</A> = ( <A HREF="#ZB1_av_readdata_pre[4]">ZB1_av_readdata_pre[4]</A> & ( ((<A HREF="#ZB2_av_readdata_pre[4]">ZB2_av_readdata_pre[4]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[4]">ZB1_av_readdata_pre[4]</A> & ( (<A HREF="#ZB2_av_readdata_pre[4]">ZB2_av_readdata_pre[4]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) );


<P> --ZB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X12_Y4_N1
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[4]">ZB6_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#W1_readdata[4]">W1_readdata[4]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6 at MLABCELL_X15_Y5_N54
<P><A NAME="HC1L18">HC1L18</A> = ( <A HREF="#ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> & ( <A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ( (<A HREF="#ZB6_av_readdata_pre[4]">ZB6_av_readdata_pre[4]</A>) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> & ( <A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB6_av_readdata_pre[4]">ZB6_av_readdata_pre[4]</A> ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[4]">ZB4_av_readdata_pre[4]</A> & ( !<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ( <A HREF="#UB2L1">UB2L1</A> ) ) );


<P> --HC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at MLABCELL_X15_Y6_N18
<P><A NAME="HC1_src_data[4]">HC1_src_data[4]</A> = ( <A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & ( <A HREF="#UB3L1">UB3L1</A> ) ) # ( !<A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & ( <A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L18">HC1L18</A>)) # (<A HREF="#HC1L17">HC1L17</A>) ) ) ) # ( <A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L18">HC1L18</A>)) # (<A HREF="#HC1L17">HC1L17</A>) ) ) ) # ( !<A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L18">HC1L18</A>)) # (<A HREF="#HC1L17">HC1L17</A>) ) ) );


<P> --HC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~7 at LABCELL_X11_Y4_N12
<P><A NAME="HC1L20">HC1L20</A> = ( <A HREF="#ZB1_av_readdata_pre[5]">ZB1_av_readdata_pre[5]</A> & ( ((<A HREF="#ZB2_av_readdata_pre[5]">ZB2_av_readdata_pre[5]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[5]">ZB1_av_readdata_pre[5]</A> & ( (<A HREF="#ZB2_av_readdata_pre[5]">ZB2_av_readdata_pre[5]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) );


<P> --ZB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X16_Y4_N34
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[5]">ZB6_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#W1_readdata[5]">W1_readdata[5]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~8 at LABCELL_X16_Y5_N30
<P><A NAME="HC1L21">HC1L21</A> = ( <A HREF="#ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> & ( <A HREF="#ZB6_av_readdata_pre[5]">ZB6_av_readdata_pre[5]</A> & ( (<A HREF="#UB2L1">UB2L1</A>) # (<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> & ( <A HREF="#ZB6_av_readdata_pre[5]">ZB6_av_readdata_pre[5]</A> & ( <A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[5]">ZB4_av_readdata_pre[5]</A> & ( !<A HREF="#ZB6_av_readdata_pre[5]">ZB6_av_readdata_pre[5]</A> & ( <A HREF="#UB2L1">UB2L1</A> ) ) );


<P> --HC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at MLABCELL_X15_Y6_N0
<P><A NAME="HC1_src_data[5]">HC1_src_data[5]</A> = ( <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( <A HREF="#UB3L1">UB3L1</A> ) ) # ( !<A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( <A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L20">HC1L20</A>)) # (<A HREF="#HC1L21">HC1L21</A>) ) ) ) # ( <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L20">HC1L20</A>)) # (<A HREF="#HC1L21">HC1L21</A>) ) ) ) # ( !<A HREF="#YD1_q_a[5]">YD1_q_a[5]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L20">HC1L20</A>)) # (<A HREF="#HC1L21">HC1L21</A>) ) ) );


<P> --HC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~9 at LABCELL_X11_Y6_N9
<P><A NAME="HC1L23">HC1L23</A> = ( <A HREF="#ZB1_av_readdata_pre[6]">ZB1_av_readdata_pre[6]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (<A HREF="#ZB1L35Q">ZB1L35Q</A>) # (<A HREF="#ZB2_av_readdata_pre[6]">ZB2_av_readdata_pre[6]</A>) ) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[6]">ZB1_av_readdata_pre[6]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB2_av_readdata_pre[6]">ZB2_av_readdata_pre[6]</A> ) ) ) # ( <A HREF="#ZB1_av_readdata_pre[6]">ZB1_av_readdata_pre[6]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> ) ) );


<P> --ZB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X15_Y4_N19
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[6]">ZB6_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#W1_readdata[6]">W1_readdata[6]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~10 at MLABCELL_X15_Y6_N57
<P><A NAME="HC1L24">HC1L24</A> = ( <A HREF="#ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> & ( <A HREF="#ZB6_av_readdata_pre[6]">ZB6_av_readdata_pre[6]</A> & ( (<A HREF="#UB2L1">UB2L1</A>) # (<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> & ( <A HREF="#ZB6_av_readdata_pre[6]">ZB6_av_readdata_pre[6]</A> & ( <A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[6]">ZB4_av_readdata_pre[6]</A> & ( !<A HREF="#ZB6_av_readdata_pre[6]">ZB6_av_readdata_pre[6]</A> & ( <A HREF="#UB2L1">UB2L1</A> ) ) );


<P> --HC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at MLABCELL_X15_Y6_N6
<P><A NAME="HC1_src_data[6]">HC1_src_data[6]</A> = ( <A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( <A HREF="#UB3L1">UB3L1</A> ) ) # ( !<A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( <A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L24">HC1L24</A>)) # (<A HREF="#HC1L23">HC1L23</A>) ) ) ) # ( <A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L24">HC1L24</A>)) # (<A HREF="#HC1L23">HC1L23</A>) ) ) ) # ( !<A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( !<A HREF="#UB3L1">UB3L1</A> & ( ((<A HREF="#HC1L40">HC1L40</A>) # (<A HREF="#HC1L24">HC1L24</A>)) # (<A HREF="#HC1L23">HC1L23</A>) ) ) );


<P> --ZB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X12_Y4_N50
<P> --register power-up is low

<P><A NAME="ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#W1_readdata[7]">W1_readdata[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#ZD3_altera_reset_synchronizer_int_chain_out">ZD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --HC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~11 at LABCELL_X11_Y4_N51
<P><A NAME="HC1L26">HC1L26</A> = ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( <A HREF="#ZB2_av_readdata_pre[7]">ZB2_av_readdata_pre[7]</A> & ( (!<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # ((!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) # (<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) ) ) ) # ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#ZB2_av_readdata_pre[7]">ZB2_av_readdata_pre[7]</A> & ( (!<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # ((!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) # (<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) ) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#ZB2_av_readdata_pre[7]">ZB2_av_readdata_pre[7]</A> & ( (!<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # ((!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) # (<A HREF="#ZB1_av_readdata_pre[7]">ZB1_av_readdata_pre[7]</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & ((!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB6_av_readdata_pre[7]">ZB6_av_readdata_pre[7]</A>)))) ) ) );


<P> --HC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at MLABCELL_X15_Y6_N48
<P><A NAME="HC1_src_data[7]">HC1_src_data[7]</A> = ( <A HREF="#UB3L1">UB3L1</A> & ( (!<A HREF="#HC1L26">HC1L26</A>) # (((<A HREF="#ZB4_av_readdata_pre[7]">ZB4_av_readdata_pre[7]</A> & <A HREF="#UB2L1">UB2L1</A>)) # (<A HREF="#YD1_q_a[7]">YD1_q_a[7]</A>)) ) ) # ( !<A HREF="#UB3L1">UB3L1</A> & ( (!<A HREF="#HC1L26">HC1L26</A>) # ((<A HREF="#ZB4_av_readdata_pre[7]">ZB4_av_readdata_pre[7]</A> & <A HREF="#UB2L1">UB2L1</A>)) ) );


<P> --U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X7_Y4_N28
<P> --register power-up is low

<P><A NAME="U1_r_val">U1_r_val</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#U1L86">U1L86</A>,  ,  , VCC);


<P> --EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X7_Y4_N23
<P> --register power-up is low

<P><A NAME="EB1_r_ena1">EB1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L48">EB1L48</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --EB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X7_Y4_N51
<P><A NAME="EB1L26">EB1L26</A> = AMPP_FUNCTION(!<A HREF="#EB1_r_ena1">EB1_r_ena1</A>, !<A HREF="#U1_r_val">U1_r_val</A>);


<P> --NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y5_N7
<P> --register power-up is low

<P><A NAME="NB2_b_full">NB2_b_full</A> = DFFEAS(<A HREF="#NB2L6">NB2L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X6_Y2_N6
<P><A NAME="EB1L108">EB1L108</A> = AMPP_FUNCTION(!<A HREF="#EB1_tck_t_dav">EB1_tck_t_dav</A>, !<A HREF="#EB1_td_shift[10]">EB1_td_shift[10]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#EB1_write_stalled">EB1_write_stalled</A>);


<P> --EB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X1_Y3_N0
<P><A NAME="EB1L109">EB1L109</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#EB1_count[1]">EB1_count[1]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X4_Y3_N38
<P> --register power-up is low

<P><A NAME="EB1_td_shift[3]">EB1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L81">EB1L81</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y3_N15
<P><A NAME="EB1L80">EB1L80</A> = AMPP_FUNCTION(!<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#EB1_td_shift[3]">EB1_td_shift[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#EB1_rdata[0]">EB1_rdata[0]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --EB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X7_Y4_N21
<P><A NAME="EB1L48">EB1L48</A> = AMPP_FUNCTION(!<A HREF="#EB1_rvalid0">EB1_rvalid0</A>, !<A HREF="#U1_r_val">U1_r_val</A>, !<A HREF="#EB1_r_ena1">EB1_r_ena1</A>);


<P> --EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X6_Y2_N1
<P> --register power-up is low

<P><A NAME="EB1_read_req">EB1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_td_shift[9]">EB1_td_shift[9]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L109">EB1L109</A>);


<P> --EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X7_Y4_N11
<P> --register power-up is low

<P><A NAME="EB1_read1">EB1_read1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_read">EB1_read</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X7_Y4_N20
<P> --register power-up is low

<P><A NAME="EB1_read2">EB1_read2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_read1">EB1_read1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X7_Y4_N35
<P> --register power-up is low

<P><A NAME="EB1_rst2">EB1_rst2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L45">EB1L45</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X7_Y4_N6
<P><A NAME="EB1L49">EB1L49</A> = AMPP_FUNCTION(!<A HREF="#EB1_read2">EB1_read2</A>, !<A HREF="#EB1_read1">EB1_read1</A>, !<A HREF="#EB1_rst2">EB1_rst2</A>, !<A HREF="#EB1_read_req">EB1_read_req</A>, !<A HREF="#EB1_user_saw_rvalid">EB1_user_saw_rvalid</A>, !<A HREF="#EB1L48">EB1L48</A>);


<P> --ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X4_Y4_N54
<P><A NAME="ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> = ( <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & ( !<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & ( (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A>)) ) ) );


<P> --ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X4_Y5_N56
<P> --register power-up is low

<P><A NAME="ND1_jdo[25]">ND1_jdo[25]</A> = DFFEAS(<A HREF="#ND1L49">ND1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X8_Y6_N1
<P> --register power-up is low

<P><A NAME="WC1_writedata[0]">WC1_writedata[0]</A> = DFFEAS(<A HREF="#WB1L22">WB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X10_Y6_N26
<P> --register power-up is low

<P><A NAME="WC1_address[0]">WC1_address[0]</A> = DFFEAS(<A HREF="#WB1_src_data[38]">WB1_src_data[38]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X13_Y8_N8
<P> --register power-up is low

<P><A NAME="WC1_address[2]">WC1_address[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#WB1_src_data[40]">WB1_src_data[40]</A>,  ,  , VCC);


<P> --WC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X9_Y6_N11
<P> --register power-up is low

<P><A NAME="WC1_address[1]">WC1_address[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#WB1_src_data[39]">WB1_src_data[39]</A>,  ,  , VCC);


<P> --WC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X10_Y9_N1
<P> --register power-up is low

<P><A NAME="WC1_address[7]">WC1_address[7]</A> = DFFEAS(<A HREF="#WB1_src_data[45]">WB1_src_data[45]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X10_Y9_N32
<P> --register power-up is low

<P><A NAME="WC1_address[6]">WC1_address[6]</A> = DFFEAS(<A HREF="#WB1_src_data[44]">WB1_src_data[44]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X10_Y9_N49
<P> --register power-up is low

<P><A NAME="WC1_address[5]">WC1_address[5]</A> = DFFEAS(<A HREF="#WB1_src_data[43]">WB1_src_data[43]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X10_Y9_N58
<P> --register power-up is low

<P><A NAME="WC1_address[4]">WC1_address[4]</A> = DFFEAS(<A HREF="#WB1_src_data[42]">WB1_src_data[42]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X12_Y9_N16
<P> --register power-up is low

<P><A NAME="WC1_address[3]">WC1_address[3]</A> = DFFEAS(<A HREF="#WB1_src_data[41]">WB1_src_data[41]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X10_Y9_N12
<P><A NAME="AD1L1">AD1L1</A> = ( <A HREF="#WC1_address[8]">WC1_address[8]</A> & ( !<A HREF="#WC1_address[3]">WC1_address[3]</A> & ( (!<A HREF="#WC1_address[7]">WC1_address[7]</A> & (!<A HREF="#WC1_address[5]">WC1_address[5]</A> & (!<A HREF="#WC1_address[4]">WC1_address[4]</A> & !<A HREF="#WC1_address[6]">WC1_address[6]</A>))) ) ) );


<P> --WC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X9_Y6_N41
<P> --register power-up is low

<P><A NAME="WC1_debugaccess">WC1_debugaccess</A> = DFFEAS(<A HREF="#WB1L23">WB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X9_Y6_N30
<P><A NAME="AD1L13">AD1L13</A> = ( <A HREF="#WC1_write">WC1_write</A> & ( !<A HREF="#WC1_address[0]">WC1_address[0]</A> & ( (!<A HREF="#WC1_address[2]">WC1_address[2]</A> & (!<A HREF="#WC1_address[1]">WC1_address[1]</A> & (<A HREF="#AD1L1">AD1L1</A> & <A HREF="#WC1_debugaccess">WC1_debugaccess</A>))) ) ) );


<P> --DD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X7_Y5_N12
<P><A NAME="DD1L11">DD1L11</A> = ( <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((<A HREF="#AD1L13">AD1L13</A> & <A HREF="#WC1_writedata[0]">WC1_writedata[0]</A>)) # (<A HREF="#DD1L12Q">DD1L12Q</A>))) ) ) # ( !<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ( ((<A HREF="#AD1L13">AD1L13</A> & <A HREF="#WC1_writedata[0]">WC1_writedata[0]</A>)) # (<A HREF="#DD1L12Q">DD1L12Q</A>) ) );


<P> --PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y6_N12
<P><A NAME="PD1L64">PD1L64</A> = ( <A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( <A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A> & ( ((<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>) # (<A HREF="#MD1L3">MD1L3</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) ) ) ) # ( !<A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( <A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) ) ) ) # ( <A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( !<A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( !<A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( !<A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#MD1L3">MD1L3</A> & <A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>)) ) ) );


<P> --ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X3_Y6_N50
<P> --register power-up is low

<P><A NAME="ND1_jdo[1]">ND1_jdo[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[1]">PD1_sr[1]</A>,  ,  , VCC);


<P> --ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N31
<P> --register power-up is low

<P><A NAME="ND1_jdo[4]">ND1_jdo[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[4]">PD1_sr[4]</A>,  ,  , VCC);


<P> --ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X4_Y4_N29
<P> --register power-up is low

<P><A NAME="ND1_update_jdo_strobe">ND1_update_jdo_strobe</A> = DFFEAS(<A HREF="#ND1L78">ND1L78</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y5_N38
<P> --register power-up is low

<P><A NAME="PD1_sr[36]">PD1_sr[36]</A> = DFFEAS(<A HREF="#PD1L66">PD1L66</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L58">PD1L58</A>,  ,  ,  ,  );


<P> --PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y5_N41
<P> --register power-up is low

<P><A NAME="PD1_sr[37]">PD1_sr[37]</A> = DFFEAS(<A HREF="#PD1L67">PD1L67</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L58">PD1L58</A>,  ,  ,  ,  );


<P> --ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X4_Y4_N43
<P> --register power-up is low

<P><A NAME="ND1_jxuir">ND1_jxuir</A> = DFFEAS(<A HREF="#ND1L66">ND1L66</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X2_Y6_N7
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> = DFFEAS(<A HREF="#LD1L143">LD1L143</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1L73">ND1L73</A>,  ,  ,  ,  );


<P> --LD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X9_Y6_N9
<P><A NAME="LD1L192">LD1L192</A> = ( <A HREF="#WC1_debugaccess">WC1_debugaccess</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (!<A HREF="#WC1_address[8]">WC1_address[8]</A> & (<A HREF="#WC1_write">WC1_write</A>))) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (((<A HREF="#LD1_jtag_ram_wr">LD1_jtag_ram_wr</A>)))) ) ) # ( !<A HREF="#WC1_debugaccess">WC1_debugaccess</A> & ( (<A HREF="#LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X6_Y6_N52
<P> --register power-up is low

<P><A NAME="AB1_r_early_rst">AB1_r_early_rst</A> = DFFEAS(<A HREF="#AB1L13">AB1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X11_Y5_N27
<P><A NAME="LD1_ociram_reset_req">LD1_ociram_reset_req</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#AB1_r_early_rst">AB1_r_early_rst</A> ) );


<P> --LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X7_Y7_N15
<P><A NAME="LD1L160">LD1L160</A> = ( <A HREF="#WC1_writedata[0]">WC1_writedata[0]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A>) ) ) # ( !<A HREF="#WC1_writedata[0]">WC1_writedata[0]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A>) ) );


<P> --LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X10_Y6_N9
<P><A NAME="LD1L147">LD1L147</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_address[0]">WC1_address[0]</A> & ( <A HREF="#LD1L40Q">LD1L40Q</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_address[0]">WC1_address[0]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#WC1_address[0]">WC1_address[0]</A> & ( <A HREF="#LD1L40Q">LD1L40Q</A> ) ) );


<P> --LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X7_Y5_N21
<P><A NAME="LD1L148">LD1L148</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#WC1_address[1]">WC1_address[1]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1L42Q">LD1L42Q</A>)));


<P> --LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at MLABCELL_X6_Y5_N57
<P><A NAME="LD1L149">LD1L149</A> = ( <A HREF="#WC1_address[2]">WC1_address[2]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1L44Q">LD1L44Q</A>) ) ) # ( !<A HREF="#WC1_address[2]">WC1_address[2]</A> & ( (<A HREF="#LD1L44Q">LD1L44Q</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X10_Y9_N3
<P><A NAME="LD1L150">LD1L150</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#WC1_address[3]">WC1_address[3]</A>) ) ) # ( !<A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> & ( (<A HREF="#WC1_address[3]">WC1_address[3]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X10_Y6_N48
<P><A NAME="LD1L151">LD1L151</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_address[4]">WC1_address[4]</A> & ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_address[4]">WC1_address[4]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#WC1_address[4]">WC1_address[4]</A> & ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) ) );


<P> --LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X4_Y6_N15
<P><A NAME="LD1L152">LD1L152</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_address[5]">WC1_address[5]</A> ) );


<P> --LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X10_Y9_N45
<P><A NAME="LD1L153">LD1L153</A> = ( <A HREF="#WC1_address[6]">WC1_address[6]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A>) ) ) # ( !<A HREF="#WC1_address[6]">WC1_address[6]</A> & ( (<A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X6_Y5_N3
<P><A NAME="LD1L154">LD1L154</A> = ( <A HREF="#WC1_address[7]">WC1_address[7]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A>) ) ) # ( !<A HREF="#WC1_address[7]">WC1_address[7]</A> & ( (<A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --WC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X13_Y8_N56
<P> --register power-up is low

<P><A NAME="WC1_byteenable[0]">WC1_byteenable[0]</A> = DFFEAS(<A HREF="#WB1_src_data[32]">WB1_src_data[32]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X13_Y8_N57
<P><A NAME="LD1L155">LD1L155</A> = (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#WC1_byteenable[0]">WC1_byteenable[0]</A>);


<P> --LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X3_Y6_N7
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_rd">LD1_jtag_ram_rd</A> = DFFEAS(<A HREF="#LD1L141">LD1L141</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y4_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[35]">PD1_sr[35]</A> = DFFEAS(<A HREF="#PD1L68">PD1L68</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X3_Y4_N13
<P> --register power-up is low

<P><A NAME="LD1_jtag_rd">LD1_jtag_rd</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>, <A HREF="#ND1L73">ND1L73</A>,  ,  , VCC);


<P> --TC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X22_Y8_N57
<P><A NAME="TC1L1046">TC1L1046</A> = ( <A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( <A HREF="#TC1L598">TC1L598</A> ) ) # ( !<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( <A HREF="#TC1L598">TC1L598</A> & ( (!<A HREF="#TC1L569">TC1L569</A> & <A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A>) ) ) ) # ( <A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( !<A HREF="#TC1L598">TC1L598</A> ) ) # ( !<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( !<A HREF="#TC1L598">TC1L598</A> & ( <A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> ) ) );


<P> --TC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X17_Y7_N24
<P><A NAME="TC1L866">TC1L866</A> = ( <A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ((!<A HREF="#TC1_d_read">TC1_d_read</A>) # (<A HREF="#HC1_WideOr1">HC1_WideOr1</A>))) ) ) # ( !<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & ((!<A HREF="#TC1_d_read">TC1_d_read</A>) # (<A HREF="#HC1_WideOr1">HC1_WideOr1</A>))) ) );


<P> --TC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X18_Y8_N48
<P><A NAME="TC1L865">TC1L865</A> = ( !<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & ( <A HREF="#HC1_WideOr1">HC1_WideOr1</A> ) ) # ( !<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & ( !<A HREF="#HC1_WideOr1">HC1_WideOr1</A> & ( !<A HREF="#TC1_d_read">TC1_d_read</A> ) ) );


<P> --TC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X23_Y7_N6
<P><A NAME="TC1L193">TC1L193</A> = !<A HREF="#TC1L565">TC1L565</A> $ (!<A HREF="#TC1_E_shift_rot_cnt[4]">TC1_E_shift_rot_cnt[4]</A>);


<P> --TC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X23_Y7_N27
<P><A NAME="TC1L194">TC1L194</A> = ( <A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> & ( <A HREF="#TC1_E_shift_rot_cnt[3]">TC1_E_shift_rot_cnt[3]</A> ) ) # ( !<A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> & ( !<A HREF="#TC1_E_shift_rot_cnt[3]">TC1_E_shift_rot_cnt[3]</A> $ (((<A HREF="#TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A>) # (<A HREF="#TC1_E_shift_rot_cnt[2]">TC1_E_shift_rot_cnt[2]</A>))) ) );


<P> --TC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X23_Y7_N54
<P><A NAME="TC1L195">TC1L195</A> = ( <A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> & ( <A HREF="#TC1_E_shift_rot_cnt[2]">TC1_E_shift_rot_cnt[2]</A> ) ) # ( !<A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A> & ( !<A HREF="#TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A> $ (<A HREF="#TC1_E_shift_rot_cnt[2]">TC1_E_shift_rot_cnt[2]</A>) ) );


<P> --TC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X23_Y7_N57
<P><A NAME="TC1L196">TC1L196</A> = !<A HREF="#TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A> $ (<A HREF="#TC1_E_shift_rot_cnt[1]">TC1_E_shift_rot_cnt[1]</A>);


<P> --U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X13_Y6_N41
<P> --register power-up is low

<P><A NAME="U1_ien_AF">U1_ien_AF</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L79">U1L79</A>, <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A>,  ,  , VCC);


<P> --U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X12_Y6_N23
<P> --register power-up is low

<P><A NAME="U1_read_0">U1_read_0</A> = DFFEAS(<A HREF="#U1L75">U1L75</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_readdata[0] is nios_system:u0|nios_system_key1:key1|readdata[0] at FF_X11_Y7_N34
<P> --register power-up is low

<P><A NAME="V1_readdata[0]">V1_readdata[0]</A> = DFFEAS(<A HREF="#V1_read_mux_out">V1_read_mux_out</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at MLABCELL_X15_Y4_N30
<P><A NAME="W1_readdata[0]">W1_readdata[0]</A> = ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( (<A HREF="#W1_data_out[0]">W1_data_out[0]</A> & !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>) ) );


<P> --Z1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X16_Y9_N51
<P><A NAME="Z1L2">Z1L2</A> = ( <A HREF="#TC1_d_write">TC1_d_write</A> & ( (!<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & (!<A HREF="#YB7L13Q">YB7L13Q</A> & <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>)) ) );


<P> --Z1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X16_Y9_N15
<P><A NAME="Z1L3">Z1L3</A> = ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (!<A HREF="#Z1L2">Z1L2</A>) # ((!<A HREF="#WB2L57">WB2L57</A> & !<A HREF="#UB1L2">UB1L2</A>)) ) ) # ( !<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> & ( (!<A HREF="#Z1L2">Z1L2</A>) # (!<A HREF="#WB2L57">WB2L57</A>) ) );


<P> --WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~0 at LABCELL_X11_Y9_N42
<P><A NAME="WB2L25">WB2L25</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A> ) );


<P> --WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[38] at LABCELL_X11_Y9_N12
<P><A NAME="WB2_src_data[38]">WB2_src_data[38]</A> = ( <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( ((<A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) ) ) # ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (<A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[39] at LABCELL_X11_Y9_N6
<P><A NAME="WB2_src_data[39]">WB2_src_data[39]</A> = (!<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & (((<A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)))) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & (((<A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A>)));


<P> --WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[40] at LABCELL_X11_Y9_N0
<P><A NAME="WB2_src_data[40]">WB2_src_data[40]</A> = ( <A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> & ( ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>) ) );


<P> --WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[41] at LABCELL_X12_Y9_N18
<P><A NAME="WB2_src_data[41]">WB2_src_data[41]</A> = ( <A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> & ( ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1L775Q">TC1L775Q</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1L775Q">TC1L775Q</A>) ) );


<P> --WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[42] at LABCELL_X10_Y9_N42
<P><A NAME="WB2_src_data[42]">WB2_src_data[42]</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( ((<A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[43] at LABCELL_X10_Y9_N51
<P><A NAME="WB2_src_data[43]">WB2_src_data[43]</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( ((<A HREF="#TC1_F_pc[5]">TC1_F_pc[5]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[5]">TC1_F_pc[5]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[44] at LABCELL_X10_Y9_N33
<P><A NAME="WB2_src_data[44]">WB2_src_data[44]</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( ((<A HREF="#TC1_F_pc[6]">TC1_F_pc[6]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[6]">TC1_F_pc[6]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[45] at LABCELL_X10_Y9_N18
<P><A NAME="WB2_src_data[45]">WB2_src_data[45]</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( ((<A HREF="#TC1_F_pc[7]">TC1_F_pc[7]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[7]">TC1_F_pc[7]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[46] at LABCELL_X10_Y9_N39
<P><A NAME="WB2_src_data[46]">WB2_src_data[46]</A> = ( <A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> & ( ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_F_pc[8]">TC1_F_pc[8]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[10]">TC1_W_alu_result[10]</A>) ) );


<P> --WB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[47] at LABCELL_X12_Y9_N51
<P><A NAME="WB2_src_data[47]">WB2_src_data[47]</A> = ( <A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> & ( ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_F_pc[9]">TC1_F_pc[9]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[11]">TC1_W_alu_result[11]</A>) ) );


<P> --WB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[48] at LABCELL_X17_Y9_N12
<P><A NAME="WB2_src_data[48]">WB2_src_data[48]</A> = ( <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & ( <A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> & ( (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & ( <A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> ) ) ) # ( <A HREF="#TC1_W_alu_result[12]">TC1_W_alu_result[12]</A> & ( !<A HREF="#TC1_F_pc[10]">TC1_F_pc[10]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) ) );


<P> --WB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[49] at LABCELL_X11_Y9_N27
<P><A NAME="WB2_src_data[49]">WB2_src_data[49]</A> = ( <A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> & ( ((<A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>)) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) ) ) # ( !<A HREF="#TC1_W_alu_result[13]">TC1_W_alu_result[13]</A> & ( (<A HREF="#TC1_F_pc[11]">TC1_F_pc[11]</A> & <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) );


<P> --TC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X18_Y7_N10
<P> --register power-up is low

<P><A NAME="TC1_d_byteenable[0]">TC1_d_byteenable[0]</A> = DFFEAS(<A HREF="#TC1L382">TC1L382</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[32] at LABCELL_X11_Y9_N57
<P><A NAME="WB2_src_data[32]">WB2_src_data[32]</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) # (<A HREF="#TC1_d_byteenable[0]">TC1_d_byteenable[0]</A>) ) ) # ( !<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> ) );


<P> --TC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X17_Y7_N42
<P><A NAME="TC1L681">TC1L681</A> = ( <A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (!<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A>) # ((!<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & <A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A>)) ) ) # ( !<A HREF="#TC1_W_alu_result[1]">TC1_W_alu_result[1]</A> & ( (!<A HREF="#TC1_av_ld_align_cycle[1]">TC1_av_ld_align_cycle[1]</A> & (!<A HREF="#TC1_av_ld_align_cycle[0]">TC1_av_ld_align_cycle[0]</A> & <A HREF="#TC1_W_alu_result[0]">TC1_W_alu_result[0]</A>)) ) );


<P> --ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X12_Y6_N4
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[8]">ZB1_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#U1L65">U1L65</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X18_Y6_N14
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_ld_signed">TC1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#TC1L224">TC1L224</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X18_Y6_N45
<P><A NAME="TC1L861">TC1L861</A> = ( <A HREF="#TC1_R_ctrl_ld_signed">TC1_R_ctrl_ld_signed</A> & ( (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ((!<A HREF="#TC1L231">TC1L231</A> & (<A HREF="#TC1_av_ld_byte0_data[7]">TC1_av_ld_byte0_data[7]</A>)) # (<A HREF="#TC1L231">TC1L231</A> & ((<A HREF="#TC1_av_ld_byte1_data[7]">TC1_av_ld_byte1_data[7]</A>))))) # (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (((<A HREF="#TC1_av_ld_byte0_data[7]">TC1_av_ld_byte0_data[7]</A>)))) ) );


<P> --TC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X17_Y5_N50
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[0]">TC1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#TC1L939">TC1L939</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X18_Y6_N36
<P><A NAME="TC1L889">TC1L889</A> = ( <A HREF="#TC1L231">TC1L231</A> & ( (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>) # (<A HREF="#TC1L874">TC1L874</A>) ) ) # ( !<A HREF="#TC1L231">TC1L231</A> );


<P> --TC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X27_Y7_N15
<P><A NAME="TC1L737">TC1L737</A> = ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> ) ) ) # ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> ) ) ) # ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#YC2_q_b[16]">YC2_q_b[16]</A>) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) ) ) ) # ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & <A HREF="#YC2_q_b[16]">YC2_q_b[16]</A>) ) ) );


<P> --TC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X22_Y5_N7
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_unsigned_lo_imm16">TC1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#TC1L249">TC1L249</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X24_Y7_N57
<P><A NAME="TC1L753">TC1L753</A> = ( <A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> ) # ( !<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & ( <A HREF="#TC1_R_ctrl_unsigned_lo_imm16">TC1_R_ctrl_unsigned_lo_imm16</A> ) );


<P> --TC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~0 at LABCELL_X22_Y8_N9
<P><A NAME="TC1L472">TC1L472</A> = ( <A HREF="#TC1L736">TC1L736</A> ) # ( !<A HREF="#TC1L736">TC1L736</A> & ( <A HREF="#TC1L735">TC1L735</A> ) );


<P> --TC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X24_Y7_N42
<P><A NAME="TC1L755">TC1L755</A> = ( <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A>) # (<A HREF="#TC1L759">TC1L759</A>)))) ) ) # ( !<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1L759">TC1L759</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & <A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A>))) ) );


<P> --TC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~2 at LABCELL_X27_Y7_N30
<P><A NAME="TC1L743">TC1L743</A> = ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> ) ) ) # ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> ) ) ) # ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) # (<A HREF="#YC2_q_b[22]">YC2_q_b[22]</A>) ) ) ) # ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#YC2_q_b[22]">YC2_q_b[22]</A> & !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) ) ) );


<P> --TC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X27_Y7_N39
<P><A NAME="TC1L742">TC1L742</A> = ( <A HREF="#YC2_q_b[21]">YC2_q_b[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> ) ) ) # ( !<A HREF="#YC2_q_b[21]">YC2_q_b[21]</A> & ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> ) ) ) # ( <A HREF="#YC2_q_b[21]">YC2_q_b[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) # (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>) ) ) ) # ( !<A HREF="#YC2_q_b[21]">YC2_q_b[21]</A> & ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>) ) ) );


<P> --TC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4 at LABCELL_X27_Y7_N18
<P><A NAME="TC1L741">TC1L741</A> = ( <A HREF="#YC2_q_b[20]">YC2_q_b[20]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)) # (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[20]">YC2_q_b[20]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[10]">TC1_D_iw[10]</A>)))) ) );


<P> --TC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X27_Y7_N21
<P><A NAME="TC1L740">TC1L740</A> = ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[9]">TC1_D_iw[9]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[19]">YC2_q_b[19]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)) ) );


<P> --TC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6 at LABCELL_X27_Y7_N0
<P><A NAME="TC1L739">TC1L739</A> = ( <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( <A HREF="#TC1_D_iw[8]">TC1_D_iw[8]</A> ) ) # ( !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[18]">YC2_q_b[18]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)) ) );


<P> --TC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7 at LABCELL_X27_Y7_N3
<P><A NAME="TC1L738">TC1L738</A> = ( <A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[17]">YC2_q_b[17]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#TC1_D_iw[7]">TC1_D_iw[7]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[17]">YC2_q_b[17]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) ) );


<P> --TC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8 at LABCELL_X27_Y7_N54
<P><A NAME="TC1L745">TC1L745</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) ) );


<P> --TC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9 at LABCELL_X27_Y7_N57
<P><A NAME="TC1L744">TC1L744</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[23]">YC2_q_b[23]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[23]">YC2_q_b[23]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) ) );


<P> --TC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10 at LABCELL_X27_Y7_N48
<P><A NAME="TC1L747">TC1L747</A> = ( <A HREF="#YC2_q_b[26]">YC2_q_b[26]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) # ((<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)))) ) );


<P> --TC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11 at LABCELL_X27_Y7_N51
<P><A NAME="TC1L746">TC1L746</A> = ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#YC2_q_b[25]">YC2_q_b[25]</A>)) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#YC2_q_b[25]">YC2_q_b[25]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>)))) ) );


<P> --TC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12 at LABCELL_X27_Y7_N6
<P><A NAME="TC1L749">TC1L749</A> = ( <A HREF="#YC2_q_b[28]">YC2_q_b[28]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)) # (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[28]">YC2_q_b[28]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ((<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (((<A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A>)))) ) );


<P> --TC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13 at LABCELL_X27_Y7_N9
<P><A NAME="TC1L748">TC1L748</A> = ( <A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A>))) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>)))) ) );


<P> --TC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X24_Y7_N36
<P><A NAME="TC1L754">TC1L754</A> = ( <A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1L759">TC1L759</A>) # (<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>)))) ) ) # ( !<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & ( (!<A HREF="#TC1_R_ctrl_force_src2_zero">TC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#TC1L759">TC1L759</A> & <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>))) ) );


<P> --TC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14 at LABCELL_X24_Y7_N18
<P><A NAME="TC1L752">TC1L752</A> = ( !<A HREF="#TC1L753">TC1L753</A> & ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( ((<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) # (<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)) # (<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A>) ) ) ) # ( !<A HREF="#TC1L753">TC1L753</A> & ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & (!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & !<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>)) ) ) );


<P> --TC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15 at LABCELL_X27_Y7_N24
<P><A NAME="TC1L751">TC1L751</A> = ( <A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) # (<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A>) ) ) ) # ( !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ( <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>)) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A>))) ) ) ) # ( <A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A> & <A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) ) # ( !<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A> & ( !<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & (<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>)) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((<A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A>))) ) ) );


<P> --TC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16 at LABCELL_X27_Y7_N42
<P><A NAME="TC1L750">TC1L750</A> = ( <A HREF="#YC2_q_b[29]">YC2_q_b[29]</A> & ( <A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A> & ( ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>)) # (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>) ) ) ) # ( !<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A> & ( <A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A> & ( ((<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & <A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)) # (<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A>) ) ) ) # ( <A HREF="#YC2_q_b[29]">YC2_q_b[29]</A> & ( !<A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A> & ( (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>) # (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>))) ) ) ) # ( !<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A> & ( !<A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A> & ( (<A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A> & (!<A HREF="#TC1_R_ctrl_hi_imm16">TC1_R_ctrl_hi_imm16</A> & <A HREF="#TC1_R_src2_use_imm">TC1_R_src2_use_imm</A>)) ) ) );


<P> --TC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y8_N2
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#TC1_D_op_wrctl">TC1_D_op_wrctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X24_Y7_N0
<P><A NAME="TC1L856">TC1L856</A> = ( <A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A> & ( ((!<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A>) # (!<A HREF="#TC1L613">TC1L613</A>)) # (<A HREF="#TC1_E_src1[0]">TC1_E_src1[0]</A>) ) ) # ( !<A HREF="#TC1_W_status_reg_pie">TC1_W_status_reg_pie</A> & ( (<A HREF="#TC1_E_src1[0]">TC1_E_src1[0]</A> & (<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> & <A HREF="#TC1L613">TC1L613</A>)) ) );


<P> --TC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X22_Y8_N42
<P><A NAME="TC1L857">TC1L857</A> = ( <A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( <A HREF="#TC1L598">TC1L598</A> & ( (!<A HREF="#TC1L569">TC1L569</A> & (((<A HREF="#TC1L856">TC1L856</A>)))) # (<A HREF="#TC1L569">TC1L569</A> & (((<A HREF="#TC1_W_bstatus_reg">TC1_W_bstatus_reg</A>)) # (<A HREF="#TC1L597">TC1L597</A>))) ) ) ) # ( !<A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( <A HREF="#TC1L598">TC1L598</A> & ( (!<A HREF="#TC1L569">TC1L569</A> & (((<A HREF="#TC1L856">TC1L856</A>)))) # (<A HREF="#TC1L569">TC1L569</A> & (!<A HREF="#TC1L597">TC1L597</A> & ((<A HREF="#TC1_W_bstatus_reg">TC1_W_bstatus_reg</A>)))) ) ) ) # ( <A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( !<A HREF="#TC1L598">TC1L598</A> & ( ((<A HREF="#TC1L597">TC1L597</A> & <A HREF="#TC1L569">TC1L569</A>)) # (<A HREF="#TC1L856">TC1L856</A>) ) ) ) # ( !<A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( !<A HREF="#TC1L598">TC1L598</A> & ( (<A HREF="#TC1L856">TC1L856</A> & ((!<A HREF="#TC1L597">TC1L597</A>) # (!<A HREF="#TC1L569">TC1L569</A>))) ) ) );


<P> --TC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X22_Y8_N39
<P><A NAME="TC1L858">TC1L858</A> = ( !<A HREF="#TC1_R_ctrl_break">TC1_R_ctrl_break</A> & ( <A HREF="#TC1L857">TC1L857</A> & ( !<A HREF="#TC1_R_ctrl_exception">TC1_R_ctrl_exception</A> ) ) );


<P> --TC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N48
<P><A NAME="TC1L812">TC1L812</A> = ( <A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( <A HREF="#TC1L614">TC1L614</A> & ( (!<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A>) # (<A HREF="#TC1L470Q">TC1L470Q</A>) ) ) ) # ( !<A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( <A HREF="#TC1L614">TC1L614</A> & ( (<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> & <A HREF="#TC1L470Q">TC1L470Q</A>) ) ) ) # ( <A HREF="#TC1_W_estatus_reg">TC1_W_estatus_reg</A> & ( !<A HREF="#TC1L614">TC1L614</A> ) );


<P> --TC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X22_Y8_N18
<P><A NAME="TC1L815">TC1L815</A> = ( <A HREF="#TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A> & ( <A HREF="#TC1L615">TC1L615</A> & ( ((!<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A>) # ((!<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A>) # (!<A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>))) # (<A HREF="#TC1L470Q">TC1L470Q</A>) ) ) ) # ( !<A HREF="#TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A> & ( <A HREF="#TC1L615">TC1L615</A> & ( (<A HREF="#TC1L470Q">TC1L470Q</A> & (<A HREF="#TC1_D_iw[6]">TC1_D_iw[6]</A> & (<A HREF="#TC1_R_ctrl_wrctl_inst">TC1_R_ctrl_wrctl_inst</A> & <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>))) ) ) ) # ( <A HREF="#TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A> & ( !<A HREF="#TC1L615">TC1L615</A> ) );


<P> --AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X8_Y6_N19
<P> --register power-up is low

<P><A NAME="AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> = DFFEAS(<A HREF="#AD1L5">AD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AD1L12">AD1L12</A>,  ,  ,  ,  );


<P> --U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X10_Y5_N16
<P> --register power-up is low

<P><A NAME="U1_fifo_AE">U1_fifo_AE</A> = DFFEAS(<A HREF="#U1L58">U1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X13_Y6_N32
<P> --register power-up is low

<P><A NAME="U1_ien_AE">U1_ien_AE</A> = DFFEAS(<A HREF="#U1L80">U1L80</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L79">U1L79</A>,  ,  ,  ,  );


<P> --U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X12_Y6_N27
<P><A NAME="U1_av_readdata[9]">U1_av_readdata[9]</A> = ( <A HREF="#U1_fifo_AE">U1_fifo_AE</A> & ( <A HREF="#U1_ien_AE">U1_ien_AE</A> ) );


<P> --U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X12_Y6_N40
<P> --register power-up is low

<P><A NAME="U1_pause_irq">U1_pause_irq</A> = DFFEAS(<A HREF="#U1L84">U1L84</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X12_Y5_N25
<P> --register power-up is low

<P><A NAME="U1_fifo_AF">U1_fifo_AF</A> = DFFEAS(<A HREF="#U1L60">U1L60</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X12_Y6_N3
<P><A NAME="U1L65">U1L65</A> = ( <A HREF="#U1_ien_AF">U1_ien_AF</A> & ( (<A HREF="#U1_pause_irq">U1_pause_irq</A>) # (<A HREF="#U1_fifo_AF">U1_fifo_AF</A>) ) );


<P> --TC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X12_Y6_N36
<P><A NAME="TC1L818">TC1L818</A> = ( <A HREF="#TC1_W_ienable_reg[0]">TC1_W_ienable_reg[0]</A> & ( (!<A HREF="#AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> & ((<A HREF="#U1_av_readdata[9]">U1_av_readdata[9]</A>) # (<A HREF="#U1L65">U1L65</A>))) ) );


<P> --TC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X18_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_shift_logical">TC1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#TC1L239">TC1L239</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X18_Y5_N19
<P> --register power-up is low

<P><A NAME="TC1_R_ctrl_rot_right">TC1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#TC1_R_ctrl_rot_right_nxt">TC1_R_ctrl_rot_right_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X23_Y6_N48
<P><A NAME="TC1L392">TC1L392</A> = ( <A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_logical">TC1_R_ctrl_shift_logical</A> & ((<A HREF="#TC1_R_ctrl_rot_right">TC1_R_ctrl_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[31]">TC1_E_shift_rot_result[31]</A>))) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[0]">TC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_logical">TC1_R_ctrl_shift_logical</A> & (<A HREF="#TC1_E_shift_rot_result[31]">TC1_E_shift_rot_result[31]</A> & !<A HREF="#TC1_R_ctrl_rot_right">TC1_R_ctrl_rot_right</A>)) ) );


<P> --TC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16 at LABCELL_X23_Y6_N51
<P><A NAME="TC1L436">TC1L436</A> = ( <A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1L392">TC1L392</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[1]">TC1_E_shift_rot_result[1]</A> & ( (<A HREF="#TC1L392">TC1L392</A> & !<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) );


<P> --WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~1 at LABCELL_X10_Y7_N15
<P><A NAME="WB2L26">WB2L26</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[22]">TC1_d_writedata[22]</A> ) );


<P> --TC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X18_Y6_N55
<P> --register power-up is low

<P><A NAME="TC1_d_byteenable[2]">TC1_d_byteenable[2]</A> = DFFEAS(<A HREF="#TC1L380">TC1L380</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[34] at LABCELL_X12_Y9_N57
<P><A NAME="WB2_src_data[34]">WB2_src_data[34]</A> = ( <A HREF="#TC1_d_byteenable[2]">TC1_d_byteenable[2]</A> & ( (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_d_byteenable[2]">TC1_d_byteenable[2]</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> ) );


<P> --TC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X9_Y6_N51
<P><A NAME="TC1L1048">TC1L1048</A> = ( <A HREF="#TC1L1049">TC1L1049</A> & ( (!<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A>) # (!<A HREF="#TC1_hbreak_pending">TC1_hbreak_pending</A>) ) ) # ( !<A HREF="#TC1L1049">TC1L1049</A> & ( (!<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> & <A HREF="#TC1_hbreak_pending">TC1_hbreak_pending</A>) ) );


<P> --ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y5_N25
<P> --register power-up is low

<P><A NAME="ND1_jdo[21]">ND1_jdo[21]</A> = DFFEAS(<A HREF="#ND1L41">ND1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X1_Y5_N32
<P> --register power-up is low

<P><A NAME="ND1_jdo[20]">ND1_jdo[20]</A> = DFFEAS(<A HREF="#ND1L39">ND1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X6_Y6_N17
<P> --register power-up is low

<P><A NAME="DD1_break_on_reset">DD1_break_on_reset</A> = DFFEAS(<A HREF="#DD1L2">DD1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X9_Y4_N29
<P> --register power-up is low

<P><A NAME="RD1_dreg[0]">RD1_dreg[0]</A> = DFFEAS(<A HREF="#RD1L5">RD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X6_Y6_N45
<P><A NAME="DD1L4">DD1L4</A> = ( <A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( <A HREF="#DD1_break_on_reset">DD1_break_on_reset</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>) # ((!<A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>) # (<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>)) ) ) ) # ( !<A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( <A HREF="#DD1_break_on_reset">DD1_break_on_reset</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ((<A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>))) # (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>)) ) ) ) # ( <A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( !<A HREF="#DD1_break_on_reset">DD1_break_on_reset</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((!<A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>)))) # (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((!<A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>)) # (<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>))) ) ) ) # ( !<A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( !<A HREF="#DD1_break_on_reset">DD1_break_on_reset</A> & ( (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & <A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>) ) ) );


<P> --AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X9_Y6_N55
<P> --register power-up is low

<P><A NAME="AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> = DFFEAS(<A HREF="#AD1L11">AD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X9_Y6_N57
<P><A NAME="TC1L1059">TC1L1059</A> = ( <A HREF="#TC1L680">TC1L680</A> & ( (<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> & <A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A>) ) ) # ( !<A HREF="#TC1L680">TC1L680</A> & ( (<A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> & ((<A HREF="#TC1_wait_for_one_post_bret_inst">TC1_wait_for_one_post_bret_inst</A>) # (<A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A>))) ) );


<P> --WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~2 at LABCELL_X13_Y10_N12
<P><A NAME="WB2L27">WB2L27</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[23]">TC1_d_writedata[23]</A> ) );


<P> --TC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X18_Y7_N5
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[24]">TC1_d_writedata[24]</A> = DFFEAS(<A HREF="#TC1L555">TC1L555</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~3 at LABCELL_X13_Y10_N42
<P><A NAME="WB2L28">WB2L28</A> = ( <A HREF="#TC1_d_writedata[24]">TC1_d_writedata[24]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X18_Y7_N31
<P> --register power-up is low

<P><A NAME="TC1_d_byteenable[3]">TC1_d_byteenable[3]</A> = DFFEAS(<A HREF="#TC1L381">TC1L381</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[35] at LABCELL_X12_Y9_N36
<P><A NAME="WB2_src_data[35]">WB2_src_data[35]</A> = ((<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_d_byteenable[3]">TC1_d_byteenable[3]</A>)) # (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>);


<P> --TC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X18_Y7_N29
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[25]">TC1_d_writedata[25]</A> = DFFEAS(<A HREF="#TC1L556">TC1L556</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~4 at MLABCELL_X15_Y11_N12
<P><A NAME="WB2L29">WB2L29</A> = ( <A HREF="#TC1_d_writedata[25]">TC1_d_writedata[25]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X18_Y7_N47
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[26]">TC1_d_writedata[26]</A> = DFFEAS(<A HREF="#TC1L557">TC1L557</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~5 at LABCELL_X13_Y10_N3
<P><A NAME="WB2L30">WB2L30</A> = ( <A HREF="#TC1_d_writedata[26]">TC1_d_writedata[26]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X6_Y6_N23
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[1]">AB1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#AB1L8">AB1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X6_Y6_N35
<P> --register power-up is low

<P><A NAME="AB1_r_sync_rst_chain[3]">AB1_r_sync_rst_chain[3]</A> = DFFEAS(<A HREF="#AB1L21">AB1L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AB1L23 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X6_Y6_N36
<P><A NAME="AB1L23">AB1L23</A> = ( <A HREF="#AB1_r_sync_rst_chain[3]">AB1_r_sync_rst_chain[3]</A> & ( <A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> ) );


<P> --WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~6 at MLABCELL_X15_Y9_N0
<P><A NAME="WB2L31">WB2L31</A> = ( <A HREF="#TC1_d_writedata[11]">TC1_d_writedata[11]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X18_Y7_N34
<P> --register power-up is low

<P><A NAME="TC1_d_byteenable[1]">TC1_d_byteenable[1]</A> = DFFEAS(<A HREF="#TC1L379">TC1L379</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[33] at LABCELL_X12_Y9_N39
<P><A NAME="WB2_src_data[33]">WB2_src_data[33]</A> = ( <A HREF="#TC1_d_byteenable[1]">TC1_d_byteenable[1]</A> & ( (<A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A>) # (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>) ) ) # ( !<A HREF="#TC1_d_byteenable[1]">TC1_d_byteenable[1]</A> & ( <A HREF="#WB2_saved_grant[1]">WB2_saved_grant[1]</A> ) );


<P> --WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~7 at MLABCELL_X15_Y9_N45
<P><A NAME="WB2L32">WB2L32</A> = ( <A HREF="#TC1_d_writedata[12]">TC1_d_writedata[12]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~8 at LABCELL_X16_Y10_N36
<P><A NAME="WB2L33">WB2L33</A> = ( <A HREF="#TC1_d_writedata[13]">TC1_d_writedata[13]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~9 at LABCELL_X11_Y9_N9
<P><A NAME="WB2L34">WB2L34</A> = ( <A HREF="#TC1_d_writedata[14]">TC1_d_writedata[14]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~10 at LABCELL_X16_Y10_N45
<P><A NAME="WB2L35">WB2L35</A> = ( <A HREF="#TC1_d_writedata[15]">TC1_d_writedata[15]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~11 at LABCELL_X13_Y10_N9
<P><A NAME="WB2L36">WB2L36</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[16]">TC1_d_writedata[16]</A> ) );


<P> --WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~12 at LABCELL_X11_Y9_N21
<P><A NAME="WB2L37">WB2L37</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A> ) );


<P> --WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~13 at LABCELL_X11_Y9_N15
<P><A NAME="WB2L38">WB2L38</A> = ( <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~14 at LABCELL_X11_Y9_N39
<P><A NAME="WB2L39">WB2L39</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A> ) );


<P> --WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~15 at LABCELL_X10_Y7_N0
<P><A NAME="WB2L40">WB2L40</A> = (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A>);


<P> --WB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~16 at LABCELL_X10_Y7_N9
<P><A NAME="WB2L41">WB2L41</A> = (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A>);


<P> --TC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~5 at MLABCELL_X21_Y9_N54
<P><A NAME="TC1L664">TC1L664</A> = (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A> & ((<A HREF="#TC1L2">TC1L2</A>))) # (<A HREF="#TC1L678">TC1L678</A> & (<A HREF="#TC1L58">TC1L58</A>))));


<P> --WB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~17 at LABCELL_X18_Y7_N0
<P><A NAME="WB2L42">WB2L42</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A> ) );


<P> --ZB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X22_Y7_N38
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[27]">ZB4_av_readdata_pre[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[27]">WC1_readdata[27]</A>,  ,  , VCC);


<P> --TC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X17_Y6_N15
<P><A NAME="TC1L643">TC1L643</A> = ( <A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[27]">ZB4_av_readdata_pre[27]</A>)) # (<A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>))) ) ) # ( !<A HREF="#UB3L2">UB3L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[27]">ZB4_av_readdata_pre[27]</A>)) ) );


<P> --ZB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X18_Y8_N43
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[28]">WC1_readdata[28]</A>,  ,  , VCC);


<P> --TC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X17_Y6_N6
<P><A NAME="TC1L644">TC1L644</A> = ( <A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( <A HREF="#UB2L2">UB2L2</A> & ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( <A HREF="#UB2L2">UB2L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L2">UB3L2</A>)) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( !<A HREF="#UB2L2">UB2L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L2">UB3L2</A>)) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( !<A HREF="#UB2L2">UB2L2</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L2">UB3L2</A>)) ) ) );


<P> --ZB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X24_Y8_N10
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[29]">ZB4_av_readdata_pre[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[29]">WC1_readdata[29]</A>,  ,  , VCC);


<P> --TC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X17_Y8_N45
<P><A NAME="TC1L645">TC1L645</A> = ( <A HREF="#ZB4_av_readdata_pre[29]">ZB4_av_readdata_pre[29]</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[29]">YD1_q_a[29]</A>)) # (<A HREF="#UB2L2">UB2L2</A>))) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[29]">ZB4_av_readdata_pre[29]</A> & ( (<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#YD1_q_a[29]">YD1_q_a[29]</A> & !<A HREF="#TC1_intr_req">TC1_intr_req</A>)) ) );


<P> --ZB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X10_Y5_N7
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[30]">ZB4_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[30]">WC1_readdata[30]</A>,  ,  , VCC);


<P> --TC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X17_Y6_N45
<P><A NAME="TC1L646">TC1L646</A> = ( !<A HREF="#TC1_intr_req">TC1_intr_req</A> & ( (!<A HREF="#UB3L2">UB3L2</A> & (<A HREF="#UB2L2">UB2L2</A> & (<A HREF="#ZB4_av_readdata_pre[30]">ZB4_av_readdata_pre[30]</A>))) # (<A HREF="#UB3L2">UB3L2</A> & (((<A HREF="#UB2L2">UB2L2</A> & <A HREF="#ZB4_av_readdata_pre[30]">ZB4_av_readdata_pre[30]</A>)) # (<A HREF="#YD1_q_a[30]">YD1_q_a[30]</A>))) ) );


<P> --ZB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X12_Y5_N28
<P> --register power-up is low

<P><A NAME="ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[31]">WC1_readdata[31]</A>,  ,  , VCC);


<P> --TC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X17_Y8_N42
<P><A NAME="TC1L647">TC1L647</A> = ( <A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A> & ( (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & (((<A HREF="#UB3L2">UB3L2</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>)) # (<A HREF="#UB2L2">UB2L2</A>))) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A> & ( (<A HREF="#UB3L2">UB3L2</A> & (!<A HREF="#TC1_intr_req">TC1_intr_req</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>)) ) );


<P> --WB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~18 at MLABCELL_X15_Y10_N51
<P><A NAME="WB2L43">WB2L43</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[9]">TC1_d_writedata[9]</A> ) );


<P> --WB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~19 at LABCELL_X13_Y10_N24
<P><A NAME="WB2L44">WB2L44</A> = ( <A HREF="#TC1_d_writedata[8]">TC1_d_writedata[8]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6 at MLABCELL_X21_Y9_N57
<P><A NAME="TC1L663">TC1L663</A> = (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A> & ((<A HREF="#TC1L6">TC1L6</A>))) # (<A HREF="#TC1L678">TC1L678</A> & (<A HREF="#TC1L62">TC1L62</A>))));


<P> --WB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~20 at LABCELL_X10_Y7_N42
<P><A NAME="WB2L45">WB2L45</A> = (<A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A>);


<P> --TC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7 at MLABCELL_X21_Y9_N12
<P><A NAME="TC1L665">TC1L665</A> = ( <A HREF="#TC1L10">TC1L10</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A>) # (<A HREF="#TC1L66">TC1L66</A>))) ) ) # ( !<A HREF="#TC1L10">TC1L10</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & (<A HREF="#TC1L678">TC1L678</A> & <A HREF="#TC1L66">TC1L66</A>)) ) );


<P> --WB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~21 at MLABCELL_X15_Y9_N42
<P><A NAME="WB2L46">WB2L46</A> = ( <A HREF="#TC1_d_writedata[10]">TC1_d_writedata[10]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~8 at LABCELL_X22_Y9_N48
<P><A NAME="TC1L676">TC1L676</A> = ( <A HREF="#TC1L70">TC1L70</A> & ( ((<A HREF="#TC1L678">TC1L678</A>) # (<A HREF="#TC1L14">TC1L14</A>)) # (<A HREF="#TC1L677">TC1L677</A>) ) ) # ( !<A HREF="#TC1L70">TC1L70</A> & ( ((<A HREF="#TC1L14">TC1L14</A> & !<A HREF="#TC1L678">TC1L678</A>)) # (<A HREF="#TC1L677">TC1L677</A>) ) );


<P> --TC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9 at MLABCELL_X21_Y9_N9
<P><A NAME="TC1L667">TC1L667</A> = ( <A HREF="#TC1L18">TC1L18</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A>) # (<A HREF="#TC1L74">TC1L74</A>))) ) ) # ( !<A HREF="#TC1L18">TC1L18</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & (<A HREF="#TC1L678">TC1L678</A> & <A HREF="#TC1L74">TC1L74</A>)) ) );


<P> --TC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10 at MLABCELL_X21_Y9_N15
<P><A NAME="TC1L666">TC1L666</A> = ( <A HREF="#TC1L22">TC1L22</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A>) # (<A HREF="#TC1L78">TC1L78</A>))) ) ) # ( !<A HREF="#TC1L22">TC1L22</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & (<A HREF="#TC1L678">TC1L678</A> & <A HREF="#TC1L78">TC1L78</A>)) ) );


<P> --TC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X17_Y5_N10
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[3]">TC1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#TC1L951">TC1L951</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~22 at LABCELL_X11_Y9_N30
<P><A NAME="WB2L47">WB2L47</A> = ( <A HREF="#TC1_d_writedata[17]">TC1_d_writedata[17]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X13_Y6_N29
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[12]">ZB1_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_b_non_empty">NB2_b_non_empty</A>,  ,  , VCC);


<P> --TC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X17_Y7_N19
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[4]">TC1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#TC1L956">TC1L956</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~23 at LABCELL_X11_Y9_N3
<P><A NAME="WB2L48">WB2L48</A> = ( <A HREF="#TC1_d_writedata[18]">TC1_d_writedata[18]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at MLABCELL_X21_Y9_N0
<P><A NAME="TC1L668">TC1L668</A> = (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A> & (<A HREF="#TC1L34">TC1L34</A>)) # (<A HREF="#TC1L678">TC1L678</A> & ((<A HREF="#TC1L90">TC1L90</A>)))));


<P> --ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X12_Y6_N28
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[9]">ZB1_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#U1_av_readdata[9]">U1_av_readdata[9]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X17_Y5_N56
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[1]">TC1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#TC1L942">TC1L942</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12 at MLABCELL_X21_Y9_N3
<P><A NAME="TC1L669">TC1L669</A> = ( <A HREF="#TC1L38">TC1L38</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & ((!<A HREF="#TC1L678">TC1L678</A>) # (<A HREF="#TC1L94">TC1L94</A>))) ) ) # ( !<A HREF="#TC1L38">TC1L38</A> & ( (!<A HREF="#TC1L677">TC1L677</A> & (<A HREF="#TC1L678">TC1L678</A> & <A HREF="#TC1L94">TC1L94</A>)) ) );


<P> --ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X12_Y6_N10
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[10]">ZB1_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#U1_ac">U1_ac</A>,  ,  , VCC);


<P> --TC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X16_Y6_N20
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[2]">TC1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#TC1L946">TC1L946</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13 at MLABCELL_X21_Y9_N30
<P><A NAME="TC1L670">TC1L670</A> = ( <A HREF="#TC1L42">TC1L42</A> & ( <A HREF="#TC1L98">TC1L98</A> & ( !<A HREF="#TC1L677">TC1L677</A> ) ) ) # ( !<A HREF="#TC1L42">TC1L42</A> & ( <A HREF="#TC1L98">TC1L98</A> & ( (<A HREF="#TC1L678">TC1L678</A> & !<A HREF="#TC1L677">TC1L677</A>) ) ) ) # ( <A HREF="#TC1L42">TC1L42</A> & ( !<A HREF="#TC1L98">TC1L98</A> & ( (!<A HREF="#TC1L678">TC1L678</A> & !<A HREF="#TC1L677">TC1L677</A>) ) ) );


<P> --TC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17 at LABCELL_X23_Y8_N48
<P><A NAME="TC1L453">TC1L453</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[16]">TC1_E_shift_rot_result[16]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A>)));


<P> --WB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~24 at LABCELL_X11_Y9_N48
<P><A NAME="WB2L49">WB2L49</A> = (<A HREF="#TC1_d_writedata[19]">TC1_d_writedata[19]</A> & <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A>);


<P> --ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X13_Y6_N20
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[15]">ZB1_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#U1_rvalid">U1_rvalid</A>,  ,  , VCC);


<P> --TC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X17_Y5_N13
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#TC1L967">TC1L967</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~25 at LABCELL_X10_Y7_N30
<P><A NAME="WB2L50">WB2L50</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[21]">TC1_d_writedata[21]</A> ) );


<P> --WB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~26 at LABCELL_X13_Y10_N33
<P><A NAME="WB2L51">WB2L51</A> = ( <A HREF="#TC1_d_writedata[20]">TC1_d_writedata[20]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N56
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[14]">ZB1_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#U1_woverflow">U1_woverflow</A>,  ,  , VCC);


<P> --TC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X16_Y6_N1
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#TC1L963">TC1L963</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~0 at LABCELL_X16_Y6_N36
<P><A NAME="TC1L918">TC1L918</A> = ( <A HREF="#UB3L1">UB3L1</A> & ( <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L681">TC1L681</A> & (<A HREF="#TC1L861">TC1L861</A>)) # (<A HREF="#TC1L681">TC1L681</A> & ((!<A HREF="#TC1L920">TC1L920</A>))) ) ) ) # ( !<A HREF="#UB3L1">UB3L1</A> & ( <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L681">TC1L681</A> & (<A HREF="#TC1L861">TC1L861</A>)) # (<A HREF="#TC1L681">TC1L681</A> & ((!<A HREF="#TC1L920">TC1L920</A>))) ) ) ) # ( <A HREF="#UB3L1">UB3L1</A> & ( !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L920">TC1L920</A>) # (<A HREF="#YD1_q_a[14]">YD1_q_a[14]</A>) ) ) ) # ( !<A HREF="#UB3L1">UB3L1</A> & ( !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( !<A HREF="#TC1L920">TC1L920</A> ) ) );


<P> --ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X10_Y5_N4
<P> --register power-up is low

<P><A NAME="ZB1_av_readdata_pre[13]">ZB1_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#ZB1L23">ZB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X16_Y6_N5
<P> --register power-up is low

<P><A NAME="TC1_av_ld_byte2_data[5]">TC1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#TC1L960">TC1L960</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~1 at LABCELL_X16_Y6_N6
<P><A NAME="TC1L915">TC1L915</A> = ( <A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L917">TC1L917</A>) # (!<A HREF="#TC1L681">TC1L681</A>) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L917">TC1L917</A> & <A HREF="#TC1L681">TC1L681</A>) ) ) ) # ( <A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L917">TC1L917</A>) # ((<A HREF="#YD1_q_a[13]">YD1_q_a[13]</A> & <A HREF="#UB3L1">UB3L1</A>)) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ( (!<A HREF="#TC1L917">TC1L917</A>) # ((<A HREF="#YD1_q_a[13]">YD1_q_a[13]</A> & <A HREF="#UB3L1">UB3L1</A>)) ) ) );


<P> --TC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X25_Y5_N9
<P><A NAME="TC1L208">TC1L208</A> = ( <A HREF="#TC1L206">TC1L206</A> & ( (<A HREF="#TC1L569">TC1L569</A> & ((<A HREF="#TC1L209">TC1L209</A>) # (<A HREF="#TC1L219">TC1L219</A>))) ) ) # ( !<A HREF="#TC1L206">TC1L206</A> );


<P> --TC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X24_Y8_N0
<P><A NAME="TC1L205">TC1L205</A> = ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1L569">TC1L569</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at MLABCELL_X28_Y5_N42
<P><A NAME="TC1L247">TC1L247</A> = ( !<A HREF="#TC1L594">TC1L594</A> & ( (!<A HREF="#TC1L596">TC1L596</A> & !<A HREF="#TC1L595">TC1L595</A>) ) );


<P> --TC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X22_Y5_N24
<P><A NAME="TC1L248">TC1L248</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L597">TC1L597</A> ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L597">TC1L597</A> & ( <A HREF="#TC1L223">TC1L223</A> ) ) ) # ( <A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L597">TC1L597</A> & ( ((!<A HREF="#TC1L247">TC1L247</A>) # (<A HREF="#TC1L223">TC1L223</A>)) # (<A HREF="#TC1L598">TC1L598</A>) ) ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L597">TC1L597</A> & ( <A HREF="#TC1L223">TC1L223</A> ) ) );


<P> --PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X3_Y4_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[34]">PD1_sr[34]</A> = DFFEAS(<A HREF="#PD1L70">PD1L70</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  ,  ,  );


<P> --W1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at MLABCELL_X15_Y4_N36
<P><A NAME="W1_readdata[1]">W1_readdata[1]</A> = ( <A HREF="#W1_data_out[1]">W1_data_out[1]</A> & ( (!<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>) ) );


<P> --W1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at MLABCELL_X15_Y4_N39
<P><A NAME="W1_readdata[2]">W1_readdata[2]</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (!<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & <A HREF="#W1_data_out[2]">W1_data_out[2]</A>) ) );


<P> --W1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X16_Y4_N15
<P><A NAME="W1_readdata[3]">W1_readdata[3]</A> = ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( <A HREF="#W1_data_out[3]">W1_data_out[3]</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> ) ) );


<P> --W1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at LABCELL_X12_Y4_N0
<P><A NAME="W1_readdata[4]">W1_readdata[4]</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( <A HREF="#W1_data_out[4]">W1_data_out[4]</A> ) ) );


<P> --W1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X16_Y4_N33
<P><A NAME="W1_readdata[5]">W1_readdata[5]</A> = ( <A HREF="#W1_data_out[5]">W1_data_out[5]</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> ) ) );


<P> --W1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X15_Y4_N18
<P><A NAME="W1_readdata[6]">W1_readdata[6]</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (!<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & <A HREF="#W1_data_out[6]">W1_data_out[6]</A>) ) );


<P> --W1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X12_Y4_N48
<P><A NAME="W1_readdata[7]">W1_readdata[7]</A> = ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( (<A HREF="#W1_data_out[7]">W1_data_out[7]</A> & !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>) ) );


<P> --U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X10_Y5_N2
<P> --register power-up is low

<P><A NAME="U1_fifo_wr">U1_fifo_wr</A> = DFFEAS(<A HREF="#U1L77">U1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y5_N19
<P> --register power-up is low

<P><A NAME="NB1_b_non_empty">NB1_b_non_empty</A> = DFFEAS(<A HREF="#NB1L8">NB1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X7_Y4_N0
<P><A NAME="U1L86">U1L86</A> = ( <A HREF="#NB1_b_non_empty">NB1_b_non_empty</A> & ( !<A HREF="#EB1_rvalid0">EB1_rvalid0</A> & ( (!<A HREF="#U1_r_val">U1_r_val</A>) # (!<A HREF="#EB1_r_ena1">EB1_r_ena1</A>) ) ) );


<P> --QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X7_Y3_N31
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita0">QB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X7_Y3_N34
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita1">QB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X7_Y3_N37
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita2">QB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X7_Y3_N40
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita3">QB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X7_Y3_N43
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita4">QB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X7_Y3_N46
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita5">QB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_fifo_wr">U1_fifo_wr</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X8_Y3_N31
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita0">QB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X8_Y3_N34
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita1">QB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X8_Y3_N37
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita2">QB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X8_Y3_N40
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita3">QB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X8_Y3_N43
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita4">QB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X8_Y3_N46
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita5">QB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L86">U1L86</A>,  ,  ,  ,  );


<P> --NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y5_N55
<P> --register power-up is low

<P><A NAME="NB2_b_non_empty">NB2_b_non_empty</A> = DFFEAS(<A HREF="#NB2L8">NB2L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X10_Y3_N42
<P><A NAME="U1L73">U1L73</A> = ( !<A HREF="#U1L70Q">U1L70Q</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> ) );


<P> --U1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X12_Y6_N12
<P><A NAME="U1L74">U1L74</A> = ( <A HREF="#U1L73">U1L73</A> & ( (<A HREF="#ZB1L36">ZB1L36</A> & (<A HREF="#CC1L7">CC1L7</A> & (<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>))) ) );


<P> --RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X12_Y5_N5
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita1">RB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X12_Y5_N2
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita0">RB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --EB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X7_Y4_N41
<P> --register power-up is low

<P><A NAME="EB1L57Q">EB1L57Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L56">EB1L56</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X12_Y5_N17
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita5">RB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X12_Y5_N14
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita4">RB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X12_Y5_N11
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita3">RB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X12_Y5_N7
<P> --register power-up is low

<P><A NAME="RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB2_counter_comb_bita2">RB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB2L3">NB2L3</A>,  ,  ,  ,  );


<P> --NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y5_N0
<P><A NAME="NB2L5">NB2L5</A> = ( <A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> & ( (<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> & (<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & (<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> & <A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>))) ) );


<P> --NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y5_N6
<P><A NAME="NB2L6">NB2L6</A> = ( <A HREF="#NB2_b_full">NB2_b_full</A> & ( !<A HREF="#U1L74">U1L74</A> ) ) # ( !<A HREF="#NB2_b_full">NB2_b_full</A> & ( !<A HREF="#U1L74">U1L74</A> & ( (<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> & (<A HREF="#EB1L57Q">EB1L57Q</A> & (<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & <A HREF="#NB2L5">NB2L5</A>))) ) ) );


<P> --EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y3_N31
<P> --register power-up is low

<P><A NAME="EB1_td_shift[4]">EB1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L82">EB1L82</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y3_N36
<P><A NAME="EB1L81">EB1L81</A> = AMPP_FUNCTION(!<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#EB1_rdata[1]">EB1_rdata[1]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_td_shift[4]">EB1_td_shift[4]</A>);


<P> --EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X6_Y2_N58
<P> --register power-up is low

<P><A NAME="EB1_read">EB1_read</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L41">EB1L41</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L109">EB1L109</A>);


<P> --WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at MLABCELL_X8_Y6_N0
<P><A NAME="WB1L22">WB1L22</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[0]">TC1_d_writedata[0]</A> ) );


<P> --WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X10_Y6_N24
<P><A NAME="WB1_src_data[38]">WB1_src_data[38]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) # (<A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A>) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) ) ) # ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( <A HREF="#TC1_F_pc[0]">TC1_F_pc[0]</A> ) ) );


<P> --WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at LABCELL_X13_Y9_N3
<P><A NAME="WB1_src_data[40]">WB1_src_data[40]</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( ((<A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>)) # (<A HREF="#TC1_W_alu_result[4]">TC1_W_alu_result[4]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( (<A HREF="#TC1_F_pc[2]">TC1_F_pc[2]</A> & <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) );


<P> --WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X10_Y9_N54
<P><A NAME="WB1_src_data[39]">WB1_src_data[39]</A> = ( <A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( ((<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & <A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A>)) # (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) # ( !<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & ( (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & <A HREF="#TC1_F_pc[1]">TC1_F_pc[1]</A>) ) );


<P> --WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X10_Y9_N0
<P><A NAME="WB1_src_data[45]">WB1_src_data[45]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( ((<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>)) # (<A HREF="#TC1_F_pc[7]">TC1_F_pc[7]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & <A HREF="#TC1_W_alu_result[9]">TC1_W_alu_result[9]</A>) ) );


<P> --WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X10_Y9_N30
<P><A NAME="WB1_src_data[44]">WB1_src_data[44]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( ((<A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>)) # (<A HREF="#TC1_F_pc[6]">TC1_F_pc[6]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (<A HREF="#TC1_W_alu_result[8]">TC1_W_alu_result[8]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) );


<P> --WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X10_Y9_N48
<P><A NAME="WB1_src_data[43]">WB1_src_data[43]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( ((<A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>)) # (<A HREF="#TC1_F_pc[5]">TC1_F_pc[5]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (<A HREF="#TC1_W_alu_result[7]">TC1_W_alu_result[7]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) );


<P> --WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X10_Y9_N57
<P><A NAME="WB1_src_data[42]">WB1_src_data[42]</A> = (!<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & (<A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A>))) # (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & (((<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & <A HREF="#TC1_F_pc[4]">TC1_F_pc[4]</A>)) # (<A HREF="#TC1_W_alu_result[6]">TC1_W_alu_result[6]</A>)));


<P> --WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X12_Y9_N15
<P><A NAME="WB1_src_data[41]">WB1_src_data[41]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( <A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> & ( (<A HREF="#TC1L775Q">TC1L775Q</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) ) # ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> & ( (<A HREF="#TC1L775Q">TC1L775Q</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( !<A HREF="#TC1_F_pc[3]">TC1_F_pc[3]</A> & ( (<A HREF="#TC1L775Q">TC1L775Q</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) ) ) );


<P> --WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X9_Y6_N39
<P><A NAME="WB1L23">WB1L23</A> = ( <A HREF="#TC1_hbreak_enabled">TC1_hbreak_enabled</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y6_N45
<P><A NAME="PD1L65">PD1L65</A> = ( <A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> & ( <A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A>)) ) ) ) # ( !<A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> & ( <A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( <A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> & ( !<A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A>))) ) ) ) # ( !<A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> & ( !<A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A> & !<A HREF="#MD1L3">MD1L3</A>)) ) ) );


<P> --ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N26
<P> --register power-up is low

<P><A NAME="ND1_jdo[2]">ND1_jdo[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[2]">PD1_sr[2]</A>,  ,  , VCC);


<P> --ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N34
<P> --register power-up is low

<P><A NAME="ND1_jdo[5]">ND1_jdo[5]</A> = DFFEAS(<A HREF="#ND1L15">ND1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X11_Y6_N13
<P> --register power-up is low

<P><A NAME="WC1_writedata[1]">WC1_writedata[1]</A> = DFFEAS(<A HREF="#WB1L24">WB1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X7_Y6_N15
<P><A NAME="LD1L161">LD1L161</A> = ( <A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A> & ( <A HREF="#WC1_writedata[1]">WC1_writedata[1]</A> ) ) # ( !<A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A> & ( <A HREF="#WC1_writedata[1]">WC1_writedata[1]</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A> & ( !<A HREF="#WC1_writedata[1]">WC1_writedata[1]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X8_Y4_N40
<P> --register power-up is low

<P><A NAME="ND1_sync2_udr">ND1_sync2_udr</A> = DFFEAS(<A HREF="#ND1L68">ND1L68</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X7_Y2_N26
<P> --register power-up is low

<P><A NAME="RD4_dreg[0]">RD4_dreg[0]</A> = DFFEAS(<A HREF="#RD4L4">RD4L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X4_Y4_N27
<P><A NAME="ND1L78">ND1L78</A> = ( <A HREF="#RD4_dreg[0]">RD4_dreg[0]</A> & ( !<A HREF="#ND1_sync2_udr">ND1_sync2_udr</A> ) );


<P> --PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y5_N36
<P><A NAME="PD1L66">PD1L66</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#Q1_state[4]">Q1_state[4]</A> & <A HREF="#PD1_sr[37]">PD1_sr[37]</A>)) ) );


<P> --PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X2_Y3_N48
<P><A NAME="PD1L58">PD1L58</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>)))) ) ) ) # ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ((<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)))) ) ) ) # ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#Q1_state[4]">Q1_state[4]</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) ) ) # ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#Q1_state[4]">Q1_state[4]</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) ) );


<P> --PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y5_N39
<P><A NAME="PD1L67">PD1L67</A> = ( <A HREF="#A1L6">A1L6</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & <A HREF="#Q1_state[4]">Q1_state[4]</A>)) ) );


<P> --ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X2_Y4_N7
<P> --register power-up is low

<P><A NAME="ND1_sync2_uir">ND1_sync2_uir</A> = DFFEAS(<A HREF="#ND1L70">ND1L70</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X2_Y3_N53
<P> --register power-up is low

<P><A NAME="RD5_dreg[0]">RD5_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD5_din_s1">RD5_din_s1</A>,  ,  , VCC);


<P> --ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X4_Y4_N42
<P><A NAME="ND1L66">ND1L66</A> = ( !<A HREF="#ND1_sync2_uir">ND1_sync2_uir</A> & ( <A HREF="#RD5_dreg[0]">RD5_dreg[0]</A> ) );


<P> --LD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X2_Y6_N6
<P><A NAME="LD1L143">LD1L143</A> = ( <A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> ) );


<P> --ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X3_Y4_N57
<P><A NAME="ND1L73">ND1L73</A> = ( !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>)) ) );


<P> --ZD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X6_Y6_N8
<P> --register power-up is low

<P><A NAME="ZD2_altera_reset_synchronizer_int_chain_out">ZD2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZD2_altera_reset_synchronizer_int_chain[0]">ZD2_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --AB1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X6_Y6_N51
<P><A NAME="AB1L13">AB1L13</A> = ( <A HREF="#AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A> & ( <A HREF="#ZD2_altera_reset_synchronizer_int_chain_out">ZD2_altera_reset_synchronizer_int_chain_out</A> ) ) # ( !<A HREF="#AB1_r_sync_rst_chain[2]">AB1_r_sync_rst_chain[2]</A> );


<P> --ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X1_Y5_N29
<P> --register power-up is low

<P><A NAME="ND1_jdo[26]">ND1_jdo[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[26]">PD1_sr[26]</A>,  ,  , VCC);


<P> --ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y5_N31
<P> --register power-up is low

<P><A NAME="ND1_jdo[27]">ND1_jdo[27]</A> = DFFEAS(<A HREF="#ND1L52">ND1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X1_Y5_N7
<P> --register power-up is low

<P><A NAME="ND1_jdo[28]">ND1_jdo[28]</A> = DFFEAS(<A HREF="#ND1L54">ND1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X1_Y5_N1
<P> --register power-up is low

<P><A NAME="ND1_jdo[29]">ND1_jdo[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[29]">PD1_sr[29]</A>,  ,  , VCC);


<P> --ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X1_Y5_N10
<P> --register power-up is low

<P><A NAME="ND1_jdo[30]">ND1_jdo[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[30]">PD1_sr[30]</A>,  ,  , VCC);


<P> --ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X1_Y5_N35
<P> --register power-up is low

<P><A NAME="ND1_jdo[31]">ND1_jdo[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[31]">PD1_sr[31]</A>,  ,  , VCC);


<P> --ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X3_Y4_N50
<P> --register power-up is low

<P><A NAME="ND1_jdo[32]">ND1_jdo[32]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[32]">PD1_sr[32]</A>,  ,  , VCC);


<P> --ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X3_Y4_N38
<P> --register power-up is low

<P><A NAME="ND1_jdo[33]">ND1_jdo[33]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[33]">PD1_sr[33]</A>,  ,  , VCC);


<P> --WB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X13_Y8_N54
<P><A NAME="WB1_src_data[32]">WB1_src_data[32]</A> = ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> ) # ( !<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & <A HREF="#TC1_d_byteenable[0]">TC1_d_byteenable[0]</A>) ) );


<P> --LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X3_Y6_N6
<P><A NAME="LD1L141">LD1L141</A> = ( <A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L73">ND1L73</A> & ( (!<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A>) # (!<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>) ) ) ) # ( !<A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L73">ND1L73</A> & ( (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & !<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>) ) ) );


<P> --MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y3_N30
<P><A NAME="MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y5_N49
<P> --register power-up is low

<P><A NAME="PD1_DRsize.100">PD1_DRsize.100</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>, <A HREF="#PD1L5">PD1L5</A>,  ,  , VCC);


<P> --PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y4_N24
<P><A NAME="PD1L68">PD1L68</A> = ( <A HREF="#PD1_DRsize.100">PD1_DRsize.100</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L103">PD1L103</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#A1L6">A1L6</A>))) ) ) # ( !<A HREF="#PD1_DRsize.100">PD1_DRsize.100</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1L103">PD1L103</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L56Q">PD1L56Q</A>)) ) );


<P> --U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X12_Y6_N33
<P><A NAME="U1L79">U1L79</A> = ( !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#CC1L7">CC1L7</A> & ( (<A HREF="#W1L2">W1L2</A> & (!<A HREF="#U1L70Q">U1L70Q</A> & <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A>)) ) ) );


<P> --U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X11_Y5_N3
<P><A NAME="U1_wr_rfifo">U1_wr_rfifo</A> = (<A HREF="#EB1L57Q">EB1L57Q</A> & !<A HREF="#NB2_b_full">NB2_b_full</A>);


<P> --EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X6_Y2_N38
<P> --register power-up is low

<P><A NAME="EB1_wdata[0]">EB1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L91">EB1L91</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L109">EB1L109</A>);


<P> --QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y4_N1
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[0]">QB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita0">QB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y4_N4
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[1]">QB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita1">QB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y4_N7
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[2]">QB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita2">QB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y4_N10
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[3]">QB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita3">QB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y4_N13
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[4]">QB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita4">QB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y4_N16
<P> --register power-up is low

<P><A NAME="QB4_counter_reg_bit[5]">QB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB4_counter_comb_bita5">QB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y4_N31
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[0]">QB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita0">QB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y4_N34
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[1]">QB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita1">QB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y4_N37
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[2]">QB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita2">QB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y4_N40
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[3]">QB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita3">QB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y4_N43
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[4]">QB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita4">QB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y4_N46
<P> --register power-up is low

<P><A NAME="QB3_counter_reg_bit[5]">QB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB3_counter_comb_bita5">QB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#U1L74">U1L74</A>,  ,  ,  ,  );


<P> --U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X12_Y6_N21
<P><A NAME="U1L75">U1L75</A> = ( <A HREF="#U1L73">U1L73</A> & ( (<A HREF="#ZB1L36">ZB1L36</A> & (<A HREF="#CC1L7">CC1L7</A> & !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>)) ) );


<P> --S1L2 is nios_system:u0|raminfr:inferred_ram|RAM~45 at MLABCELL_X15_Y7_N9
<P><A NAME="S1L2">S1L2</A> = ( !<A HREF="#ZB2_wait_latency_counter[1]">ZB2_wait_latency_counter[1]</A> & ( (!<A HREF="#ZB2_wait_latency_counter[0]">ZB2_wait_latency_counter[0]</A> & !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>) ) );


<P> --S1L3 is nios_system:u0|raminfr:inferred_ram|RAM~46 at MLABCELL_X15_Y7_N6
<P><A NAME="S1L3">S1L3</A> = ( <A HREF="#S1L2">S1L2</A> & ( (<A HREF="#W1L2">W1L2</A> & (!<A HREF="#CC1L11">CC1L11</A> & (<A HREF="#CC1L13">CC1L13</A> & !<A HREF="#YB2_mem_used[1]">YB2_mem_used[1]</A>))) ) );


<P> --AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X9_Y6_N3
<P><A NAME="AD1L2">AD1L2</A> = ( !<A HREF="#WC1_address[2]">WC1_address[2]</A> & ( (!<A HREF="#WC1_address[1]">WC1_address[1]</A> & <A HREF="#AD1L1">AD1L1</A>) ) );


<P> --DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X9_Y6_N23
<P> --register power-up is low

<P><A NAME="DD1_monitor_error">DD1_monitor_error</A> = DFFEAS(<A HREF="#DD1L6">DD1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at LABCELL_X9_Y6_N12
<P><A NAME="AD1L8">AD1L8</A> = ( <A HREF="#AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & (!<A HREF="#WC1_address[0]">WC1_address[0]</A> & <A HREF="#DD1_monitor_error">DD1_monitor_error</A>)) ) ) # ( !<A HREF="#AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & ((<A HREF="#DD1_monitor_error">DD1_monitor_error</A>) # (<A HREF="#WC1_address[0]">WC1_address[0]</A>))) ) );


<P> --key0_d3[1] is key0_d3[1] at FF_X12_Y4_N55
<P> --register power-up is low

<P><A NAME="key0_d3[1]">key0_d3[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d2[1]">key0_d2[1]</A>,  ,  , VCC);


<P> --V1_read_mux_out is nios_system:u0|nios_system_key1:key1|read_mux_out at LABCELL_X11_Y7_N33
<P><A NAME="V1_read_mux_out">V1_read_mux_out</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (!<A HREF="#TC1_W_alu_result[3]">TC1_W_alu_result[3]</A> & <A HREF="#key0_d3[1]">key0_d3[1]</A>) ) );


<P> --TC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X18_Y6_N51
<P><A NAME="TC1L232">TC1L232</A> = ( <A HREF="#TC1L231">TC1L231</A> & ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> ) );


<P> --TC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X23_Y5_N33
<P><A NAME="TC1L229">TC1L229</A> = ( <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ((<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>) # (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A>))) ) );


<P> --TC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X18_Y6_N57
<P><A NAME="TC1L230">TC1L230</A> = ( <A HREF="#TC1L229">TC1L229</A> & ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> ) ) # ( !<A HREF="#TC1L229">TC1L229</A> );


<P> --TC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X18_Y7_N9
<P><A NAME="TC1L382">TC1L382</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A>) # (!<A HREF="#TC1L114">TC1L114</A>) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( ((!<A HREF="#TC1L122">TC1L122</A> & !<A HREF="#TC1L114">TC1L114</A>)) # (<A HREF="#TC1L230">TC1L230</A>) ) );


<P> --TC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X17_Y5_N48
<P><A NAME="TC1L939">TC1L939</A> = ( <A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#TC1L941">TC1L941</A>) # ((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((<A HREF="#UB3L1">UB3L1</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#TC1L681">TC1L681</A>))) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#TC1L941">TC1L941</A> & (((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)) # (<A HREF="#TC1L681">TC1L681</A>))) # (<A HREF="#TC1L941">TC1L941</A> & (((<A HREF="#UB3L1">UB3L1</A> & !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)))) ) ) ) # ( <A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#TC1L941">TC1L941</A>) # ((!<A HREF="#TC1L681">TC1L681</A> & <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#TC1L941">TC1L941</A> & ((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # (<A HREF="#TC1L681">TC1L681</A>))) ) ) );


<P> --TC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X22_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1_E_invert_arith_src_msb">TC1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#TC1L346">TC1L346</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at MLABCELL_X21_Y6_N39
<P><A NAME="TC1L838">TC1L838</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[16]">TC1_W_alu_result[16]</A> & ( (<A HREF="#TC1L928Q">TC1L928Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[16]">TC1_W_alu_result[16]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1L928Q">TC1L928Q</A>)) ) ) ) # ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[16]">TC1_W_alu_result[16]</A> & ( (<A HREF="#TC1L928Q">TC1L928Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[16]">TC1_W_alu_result[16]</A> & ( (<A HREF="#TC1L928Q">TC1L928Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) );


<P> --TC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X22_Y5_N6
<P><A NAME="TC1L249">TC1L249</A> = ( <A HREF="#TC1L250">TC1L250</A> ) # ( !<A HREF="#TC1L250">TC1L250</A> & ( (<A HREF="#TC1L228">TC1L228</A>) # (<A HREF="#TC1L762">TC1L762</A>) ) );


<P> --TC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~16 at LABCELL_X24_Y6_N27
<P><A NAME="TC1L844">TC1L844</A> = ( <A HREF="#TC1_W_alu_result[22]">TC1_W_alu_result[22]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[22]">TC1_W_alu_result[22]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A>) ) );


<P> --TC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17 at LABCELL_X24_Y6_N42
<P><A NAME="TC1L843">TC1L843</A> = ( <A HREF="#TC1_W_alu_result[21]">TC1_W_alu_result[21]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1L936Q">TC1L936Q</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[21]">TC1_W_alu_result[21]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1L936Q">TC1L936Q</A>) ) );


<P> --TC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18 at LABCELL_X24_Y6_N0
<P><A NAME="TC1L842">TC1L842</A> = ( <A HREF="#TC1_W_alu_result[20]">TC1_W_alu_result[20]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte2_data[4]">TC1_av_ld_byte2_data[4]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[20]">TC1_W_alu_result[20]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte2_data[4]">TC1_av_ld_byte2_data[4]</A>) ) );


<P> --TC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19 at LABCELL_X24_Y6_N18
<P><A NAME="TC1L841">TC1L841</A> = ( <A HREF="#TC1_W_alu_result[19]">TC1_W_alu_result[19]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte2_data[3]">TC1_av_ld_byte2_data[3]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[19]">TC1_W_alu_result[19]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte2_data[3]">TC1_av_ld_byte2_data[3]</A>) ) );


<P> --TC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at LABCELL_X24_Y6_N3
<P><A NAME="TC1L840">TC1L840</A> = ( <A HREF="#TC1L932Q">TC1L932Q</A> & ( ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#TC1_W_alu_result[18]">TC1_W_alu_result[18]</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1L932Q">TC1L932Q</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#TC1_W_alu_result[18]">TC1_W_alu_result[18]</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>))) ) );


<P> --TC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21 at LABCELL_X24_Y6_N45
<P><A NAME="TC1L839">TC1L839</A> = ( <A HREF="#TC1_W_alu_result[17]">TC1_W_alu_result[17]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1L930Q">TC1L930Q</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[17]">TC1_W_alu_result[17]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1L930Q">TC1L930Q</A>) ) );


<P> --TC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22 at LABCELL_X24_Y6_N21
<P><A NAME="TC1L846">TC1L846</A> = ( <A HREF="#TC1_W_alu_result[24]">TC1_W_alu_result[24]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A>)))) ) ) # ( !<A HREF="#TC1_W_alu_result[24]">TC1_W_alu_result[24]</A> & ( (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A>) ) );


<P> --TC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23 at MLABCELL_X21_Y6_N33
<P><A NAME="TC1L845">TC1L845</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[23]">TC1_W_alu_result[23]</A> & ( (<A HREF="#TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_W_alu_result[23]">TC1_W_alu_result[23]</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A>)) ) ) ) # ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[23]">TC1_W_alu_result[23]</A> & ( (<A HREF="#TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_W_alu_result[23]">TC1_W_alu_result[23]</A> & ( (<A HREF="#TC1_av_ld_byte2_data[7]">TC1_av_ld_byte2_data[7]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) );


<P> --TC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24 at LABCELL_X19_Y6_N15
<P><A NAME="TC1L848">TC1L848</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1L975Q">TC1L975Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1L975Q">TC1L975Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1L975Q">TC1L975Q</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1_W_alu_result[26]">TC1_W_alu_result[26]</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((<A HREF="#TC1L975Q">TC1L975Q</A>))) ) ) );


<P> --TC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25 at LABCELL_X19_Y6_N45
<P><A NAME="TC1L847">TC1L847</A> = ( <A HREF="#TC1_av_ld_byte3_data[1]">TC1_av_ld_byte3_data[1]</A> & ( ((!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & <A HREF="#TC1_W_alu_result[25]">TC1_W_alu_result[25]</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_av_ld_byte3_data[1]">TC1_av_ld_byte3_data[1]</A> & ( (!<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & <A HREF="#TC1_W_alu_result[25]">TC1_W_alu_result[25]</A>))) ) );


<P> --TC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26 at MLABCELL_X21_Y6_N24
<P><A NAME="TC1L850">TC1L850</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1L978Q">TC1L978Q</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1L978Q">TC1L978Q</A> & ( ((<A HREF="#TC1_W_alu_result[28]">TC1_W_alu_result[28]</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1L978Q">TC1L978Q</A> & ( (<A HREF="#TC1_W_alu_result[28]">TC1_W_alu_result[28]</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)) ) ) );


<P> --TC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27 at LABCELL_X19_Y6_N51
<P><A NAME="TC1L849">TC1L849</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (<A HREF="#TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & ((<A HREF="#TC1_W_alu_result[27]">TC1_W_alu_result[27]</A>))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1_av_ld_byte3_data[3]">TC1_av_ld_byte3_data[3]</A>)) ) ) );


<P> --TC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28 at MLABCELL_X21_Y6_N54
<P><A NAME="TC1L853">TC1L853</A> = ( <A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_av_ld_byte3_data[7]">TC1_av_ld_byte3_data[7]</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( <A HREF="#TC1_av_ld_byte3_data[7]">TC1_av_ld_byte3_data[7]</A> & ( ((<A HREF="#TC1_W_alu_result[31]">TC1_W_alu_result[31]</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & ( !<A HREF="#TC1_av_ld_byte3_data[7]">TC1_av_ld_byte3_data[7]</A> & ( (<A HREF="#TC1_W_alu_result[31]">TC1_W_alu_result[31]</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) ) ) );


<P> --TC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29 at MLABCELL_X21_Y6_N51
<P><A NAME="TC1L852">TC1L852</A> = ( <A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#TC1_av_ld_byte3_data[6]">TC1_av_ld_byte3_data[6]</A> & <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (<A HREF="#TC1_W_alu_result[30]">TC1_W_alu_result[30]</A> & ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & (((<A HREF="#TC1_av_ld_byte3_data[6]">TC1_av_ld_byte3_data[6]</A>)))) ) );


<P> --TC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30 at MLABCELL_X21_Y6_N18
<P><A NAME="TC1L851">TC1L851</A> = ( <A HREF="#TC1_W_alu_result[29]">TC1_W_alu_result[29]</A> & ( <A HREF="#TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A> & ( ((!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) # (<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#TC1_W_alu_result[29]">TC1_W_alu_result[29]</A> & ( <A HREF="#TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A> & ( <A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#TC1_W_alu_result[29]">TC1_W_alu_result[29]</A> & ( !<A HREF="#TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A> & ( (!<A HREF="#TC1_R_ctrl_br_cmp">TC1_R_ctrl_br_cmp</A> & (!<A HREF="#TC1_R_ctrl_ld">TC1_R_ctrl_ld</A> & !<A HREF="#TC1_R_ctrl_rd_ctl_reg">TC1_R_ctrl_rd_ctl_reg</A>)) ) ) );


<P> --TC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X24_Y8_N30
<P><A NAME="TC1L599">TC1L599</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y8_N0
<P><A NAME="TC1_D_op_wrctl">TC1_D_op_wrctl</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L599">TC1L599</A> ) );


<P> --AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X9_Y6_N27
<P><A NAME="AD1L12">AD1L12</A> = ( <A HREF="#WC1_write">WC1_write</A> & ( <A HREF="#WC1_address[0]">WC1_address[0]</A> & ( (<A HREF="#AD1L1">AD1L1</A> & (<A HREF="#WC1_debugaccess">WC1_debugaccess</A> & (!<A HREF="#WC1_address[1]">WC1_address[1]</A> & !<A HREF="#WC1_address[2]">WC1_address[2]</A>))) ) ) );


<P> --NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y5_N25
<P> --register power-up is low

<P><A NAME="NB1_b_full">NB1_b_full</A> = DFFEAS(<A HREF="#NB1L4">NB1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X10_Y5_N41
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita3">RB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X10_Y5_N31
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita0">RB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X10_Y5_N37
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita2">RB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X10_Y5_N35
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita1">RB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y5_N12
<P><A NAME="U1L57">U1L57</A> = ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> & ( ((<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>) # (<A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A>)) # (<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A>) ) );


<P> --RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X10_Y5_N47
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita5">RB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X10_Y5_N43
<P> --register power-up is low

<P><A NAME="RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita4">RB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X10_Y5_N15
<P><A NAME="U1L58">U1L58</A> = ( !<A HREF="#NB1_b_full">NB1_b_full</A> & ( (!<A HREF="#U1L57">U1L57</A> & (!<A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> & !<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A>)) ) );


<P> --EB1L59Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X7_Y4_N56
<P> --register power-up is low

<P><A NAME="EB1L59Q">EB1L59Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1L58">EB1L58</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>);


<P> --U1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X12_Y6_N39
<P><A NAME="U1L84">U1L84</A> = ( <A HREF="#U1_read_0">U1_read_0</A> & ( (<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & <A HREF="#EB1L59Q">EB1L59Q</A>) ) ) # ( !<A HREF="#U1_read_0">U1_read_0</A> & ( ((<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & <A HREF="#EB1L59Q">EB1L59Q</A>)) # (<A HREF="#U1_pause_irq">U1_pause_irq</A>) ) );


<P> --U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X12_Y5_N18
<P><A NAME="U1L59">U1L59</A> = ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & ( <A HREF="#U1L22">U1L22</A> & ( <A HREF="#U1L18">U1L18</A> ) ) ) # ( !<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & ( <A HREF="#U1L22">U1L22</A> & ( <A HREF="#U1L18">U1L18</A> ) ) ) # ( <A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & ( !<A HREF="#U1L22">U1L22</A> & ( <A HREF="#U1L18">U1L18</A> ) ) ) # ( !<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & ( !<A HREF="#U1L22">U1L22</A> & ( (<A HREF="#U1L18">U1L18</A> & <A HREF="#U1L26">U1L26</A>) ) ) );


<P> --U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X12_Y5_N24
<P><A NAME="U1L60">U1L60</A> = ( !<A HREF="#U1L10">U1L10</A> & ( !<A HREF="#U1L2">U1L2</A> & ( (!<A HREF="#U1L14">U1L14</A> & (!<A HREF="#U1L6">U1L6</A> & !<A HREF="#U1L59">U1L59</A>)) ) ) );


<P> --TC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X18_Y5_N48
<P><A NAME="TC1L239">TC1L239</A> = ( <A HREF="#TC1L582">TC1L582</A> & ( <A HREF="#TC1L584">TC1L584</A> & ( <A HREF="#TC1L569">TC1L569</A> ) ) ) # ( !<A HREF="#TC1L582">TC1L582</A> & ( <A HREF="#TC1L584">TC1L584</A> & ( <A HREF="#TC1L569">TC1L569</A> ) ) ) # ( <A HREF="#TC1L582">TC1L582</A> & ( !<A HREF="#TC1L584">TC1L584</A> & ( <A HREF="#TC1L569">TC1L569</A> ) ) ) # ( !<A HREF="#TC1L582">TC1L582</A> & ( !<A HREF="#TC1L584">TC1L584</A> & ( (<A HREF="#TC1L569">TC1L569</A> & <A HREF="#TC1L238">TC1L238</A>) ) ) );


<P> --TC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X18_Y5_N18
<P><A NAME="TC1_R_ctrl_rot_right_nxt">TC1_R_ctrl_rot_right_nxt</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L583">TC1L583</A> ) );


<P> --TC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18 at LABCELL_X23_Y6_N21
<P><A NAME="TC1L467">TC1L467</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[30]">TC1_E_shift_rot_result[30]</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1L392">TC1L392</A>));


<P> --AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X8_Y6_N40
<P> --register power-up is low

<P><A NAME="AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> = DFFEAS(<A HREF="#AD1L7">AD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#AD1L12">AD1L12</A>,  ,  ,  ,  );


<P> --AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at LABCELL_X9_Y6_N15
<P><A NAME="AD1L9">AD1L9</A> = ( <A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & <A HREF="#WC1_address[0]">WC1_address[0]</A>) ) );


<P> --TC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X18_Y6_N42
<P><A NAME="TC1L554">TC1L554</A> = ( <A HREF="#TC1L229">TC1L229</A> & ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> ) ) # ( !<A HREF="#TC1L229">TC1L229</A> & ( (!<A HREF="#TC1L231">TC1L231</A>) # (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>) ) );


<P> --TC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X18_Y6_N54
<P><A NAME="TC1L380">TC1L380</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A>) # (<A HREF="#TC1L114">TC1L114</A>) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( ((!<A HREF="#TC1L122">TC1L122</A> & <A HREF="#TC1L114">TC1L114</A>)) # (<A HREF="#TC1L230">TC1L230</A>) ) );


<P> --ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X4_Y5_N17
<P> --register power-up is low

<P><A NAME="ND1_jdo[19]">ND1_jdo[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[19]">PD1_sr[19]</A>,  ,  , VCC);


<P> --ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X1_Y5_N44
<P> --register power-up is low

<P><A NAME="ND1_jdo[18]">ND1_jdo[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[18]">PD1_sr[18]</A>,  ,  , VCC);


<P> --DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X6_Y6_N15
<P><A NAME="DD1L2">DD1L2</A> = ((!<A HREF="#ND1_jdo[18]">ND1_jdo[18]</A> & <A HREF="#DD1_break_on_reset">DD1_break_on_reset</A>)) # (<A HREF="#ND1_jdo[19]">ND1_jdo[19]</A>);


<P> --RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X9_Y4_N8
<P> --register power-up is low

<P><A NAME="RD1_din_s1">RD1_din_s1</A> = DFFEAS(<A HREF="#RD1L2">RD1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X6_Y5_N22
<P> --register power-up is low

<P><A NAME="WC1_writedata[3]">WC1_writedata[3]</A> = DFFEAS(<A HREF="#WB1L25">WB1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X9_Y6_N54
<P><A NAME="AD1L11">AD1L11</A> = ( <A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#WC1_writedata[3]">WC1_writedata[3]</A> ) ) # ( !<A HREF="#AD1L13">AD1L13</A> & ( <A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> ) );


<P> --TC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X18_Y7_N3
<P><A NAME="TC1L555">TC1L555</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>)) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A>)) ) );


<P> --TC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X18_Y7_N30
<P><A NAME="TC1L381">TC1L381</A> = ( <A HREF="#TC1L122">TC1L122</A> & ( (!<A HREF="#TC1L230">TC1L230</A> $ (!<A HREF="#TC1L232">TC1L232</A>)) # (<A HREF="#TC1L114">TC1L114</A>) ) ) # ( !<A HREF="#TC1L122">TC1L122</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#TC1L232">TC1L232</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((!<A HREF="#TC1L232">TC1L232</A>) # (<A HREF="#TC1L114">TC1L114</A>))) ) );


<P> --TC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X18_Y7_N27
<P><A NAME="TC1L556">TC1L556</A> = ( <A HREF="#YC2_q_b[9]">YC2_q_b[9]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#YC2_q_b[25]">YC2_q_b[25]</A>) # (<A HREF="#TC1L232">TC1L232</A>)))) ) ) # ( !<A HREF="#YC2_q_b[9]">YC2_q_b[9]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & (((!<A HREF="#TC1L232">TC1L232</A> & <A HREF="#YC2_q_b[25]">YC2_q_b[25]</A>)))) ) );


<P> --TC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X18_Y7_N45
<P><A NAME="TC1L557">TC1L557</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[10]">YC2_q_b[10]</A>))) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A>))) ) );


<P> --AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X6_Y6_N20
<P> --register power-up is low

<P><A NAME="AB1_altera_reset_synchronizer_int_chain[0]">AB1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#AB1L6">AB1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X18_Y7_N33
<P><A NAME="TC1L379">TC1L379</A> = ( <A HREF="#TC1L114">TC1L114</A> & ( !<A HREF="#TC1L230">TC1L230</A> $ (!<A HREF="#TC1L232">TC1L232</A>) ) ) # ( !<A HREF="#TC1L114">TC1L114</A> & ( ((<A HREF="#TC1L122">TC1L122</A>) # (<A HREF="#TC1L232">TC1L232</A>)) # (<A HREF="#TC1L230">TC1L230</A>) ) );


<P> --WC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X9_Y6_N42
<P><A NAME="WC1L79">WC1L79</A> = ( <A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & ((<A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>) # (<A HREF="#WC1_address[0]">WC1_address[0]</A>))) ) ) # ( !<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & (!<A HREF="#WC1_address[0]">WC1_address[0]</A> & <A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>)) ) );


<P> --DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y6_N19
<P> --register power-up is low

<P><A NAME="DD1_monitor_go">DD1_monitor_go</A> = DFFEAS(<A HREF="#DD1L9">DD1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X9_Y6_N45
<P><A NAME="WC1L80">WC1L80</A> = ( <A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & ((<A HREF="#DD1_monitor_go">DD1_monitor_go</A>) # (<A HREF="#WC1_address[0]">WC1_address[0]</A>))) ) ) # ( !<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & (!<A HREF="#WC1_address[0]">WC1_address[0]</A> & <A HREF="#DD1_monitor_go">DD1_monitor_go</A>)) ) );


<P> --WC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y6_N0
<P><A NAME="WC1L81">WC1L81</A> = ( <A HREF="#WC1_address[0]">WC1_address[0]</A> & ( (<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & <A HREF="#AD1L2">AD1L2</A>) ) ) # ( !<A HREF="#WC1_address[0]">WC1_address[0]</A> & ( (<A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> & <A HREF="#AD1L2">AD1L2</A>) ) );


<P> --TC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X18_Y7_N23
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[27]">TC1_d_writedata[27]</A> = DFFEAS(<A HREF="#TC1L558">TC1L558</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~27 at LABCELL_X13_Y10_N39
<P><A NAME="WB2L52">WB2L52</A> = ( <A HREF="#TC1_d_writedata[27]">TC1_d_writedata[27]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X18_Y7_N41
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[28]">TC1_d_writedata[28]</A> = DFFEAS(<A HREF="#TC1L559">TC1L559</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~28 at LABCELL_X13_Y10_N57
<P><A NAME="WB2L53">WB2L53</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[28]">TC1_d_writedata[28]</A> ) );


<P> --TC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X18_Y7_N59
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[29]">TC1_d_writedata[29]</A> = DFFEAS(<A HREF="#TC1L560">TC1L560</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~29 at LABCELL_X13_Y10_N48
<P><A NAME="WB2L54">WB2L54</A> = ( <A HREF="#TC1_d_writedata[29]">TC1_d_writedata[29]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X18_Y7_N17
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[30]">TC1_d_writedata[30]</A> = DFFEAS(<A HREF="#TC1L561">TC1L561</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~30 at MLABCELL_X15_Y11_N42
<P><A NAME="WB2L55">WB2L55</A> = ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[30]">TC1_d_writedata[30]</A> ) );


<P> --TC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X18_Y7_N50
<P> --register power-up is low

<P><A NAME="TC1_d_writedata[31]">TC1_d_writedata[31]</A> = DFFEAS(<A HREF="#TC1L562">TC1L562</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --WB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~31 at LABCELL_X16_Y9_N24
<P><A NAME="WB2L56">WB2L56</A> = ( <A HREF="#TC1_d_writedata[31]">TC1_d_writedata[31]</A> & ( <A HREF="#WB2_saved_grant[0]">WB2_saved_grant[0]</A> ) );


<P> --TC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at LABCELL_X17_Y5_N54
<P><A NAME="TC1L942">TC1L942</A> = ( <A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ( (!<A HREF="#TC1L944">TC1L944</A>) # ((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((!<A HREF="#TC1L681">TC1L681</A>)))) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( <A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ( (!<A HREF="#TC1L944">TC1L944</A> & (((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # (<A HREF="#TC1L681">TC1L681</A>)))) # (<A HREF="#TC1L944">TC1L944</A> & (<A HREF="#UB3L1">UB3L1</A> & ((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)))) ) ) ) # ( <A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ( (!<A HREF="#TC1L944">TC1L944</A>) # ((!<A HREF="#TC1L681">TC1L681</A> & <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#TC1L861">TC1L861</A> & ( !<A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ( (!<A HREF="#TC1L944">TC1L944</A> & ((!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # (<A HREF="#TC1L681">TC1L681</A>))) ) ) );


<P> --U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X12_Y6_N2
<P> --register power-up is low

<P><A NAME="U1_ac">U1_ac</A> = DFFEAS(<A HREF="#U1L62">U1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19 at LABCELL_X23_Y6_N3
<P><A NAME="TC1L454">TC1L454</A> = ( <A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A> & ( (<A HREF="#TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A> & <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) );


<P> --U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X12_Y6_N19
<P> --register power-up is low

<P><A NAME="U1_rvalid">U1_rvalid</A> = DFFEAS(<A HREF="#U1L89">U1L89</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X10_Y5_N52
<P> --register power-up is low

<P><A NAME="U1_woverflow">U1_woverflow</A> = DFFEAS(<A HREF="#U1L94">U1L94</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2 at LABCELL_X16_Y6_N0
<P><A NAME="TC1L963">TC1L963</A> = ( <A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( <A HREF="#TC1L965">TC1L965</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1L861">TC1L861</A> & (!<A HREF="#TC1L681">TC1L681</A>))) ) ) ) # ( !<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( <A HREF="#TC1L965">TC1L965</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1L861">TC1L861</A> & !<A HREF="#TC1L681">TC1L681</A>)) ) ) ) # ( <A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( !<A HREF="#TC1L965">TC1L965</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # ((<A HREF="#TC1L681">TC1L681</A>) # (<A HREF="#TC1L861">TC1L861</A>)) ) ) ) # ( !<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( !<A HREF="#TC1L965">TC1L965</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # ((<A HREF="#TC1L681">TC1L681</A>) # (<A HREF="#TC1L861">TC1L861</A>)) ) ) );


<P> --TC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at LABCELL_X16_Y6_N3
<P><A NAME="TC1L960">TC1L960</A> = ( <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( <A HREF="#TC1L962">TC1L962</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((<A HREF="#UB3L1">UB3L1</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1L861">TC1L861</A> & ((!<A HREF="#TC1L681">TC1L681</A>)))) ) ) ) # ( !<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( <A HREF="#TC1L962">TC1L962</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1L861">TC1L861</A> & !<A HREF="#TC1L681">TC1L681</A>)) ) ) ) # ( <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( !<A HREF="#TC1L962">TC1L962</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # ((<A HREF="#TC1L681">TC1L681</A>) # (<A HREF="#TC1L861">TC1L861</A>)) ) ) ) # ( !<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( !<A HREF="#TC1L962">TC1L962</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # ((<A HREF="#TC1L681">TC1L681</A>) # (<A HREF="#TC1L861">TC1L861</A>)) ) ) );


<P> --PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X2_Y5_N3
<P><A NAME="PD1L69">PD1L69</A> = ( <A HREF="#BD1_break_readreg[16]">BD1_break_readreg[16]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[18]">PD1_sr[18]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[16]">BD1_break_readreg[16]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[18]">PD1_sr[18]</A>)))) ) );


<P> --PD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19 at LABCELL_X2_Y3_N33
<P><A NAME="PD1L40">PD1L40</A> = ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ((!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # ((!<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)))) ) );


<P> --PD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~20 at LABCELL_X2_Y3_N24
<P><A NAME="PD1L41">PD1L41</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( ((<A HREF="#Q1_state[3]">Q1_state[3]</A> & ((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) # (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)))) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>) ) ) );


<P> --PD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y5_N3
<P><A NAME="PD1L5">PD1L5</A> = (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at MLABCELL_X3_Y4_N42
<P><A NAME="PD1L70">PD1L70</A> = ( <A HREF="#DD1L7Q">DD1L7Q</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L5">PD1L5</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[35]">PD1_sr[35]</A>))) ) ) # ( !<A HREF="#DD1L7Q">DD1L7Q</A> & ( (<A HREF="#MD1L3">MD1L3</A> & <A HREF="#PD1_sr[35]">PD1_sr[35]</A>) ) );


<P> --EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X6_Y3_N55
<P> --register power-up is low

<P><A NAME="EB1_wdata[1]">EB1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L94">EB1L94</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X6_Y3_N59
<P> --register power-up is low

<P><A NAME="EB1_wdata[2]">EB1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L96">EB1L96</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X6_Y3_N1
<P> --register power-up is low

<P><A NAME="EB1_wdata[3]">EB1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L98">EB1L98</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X6_Y3_N5
<P> --register power-up is low

<P><A NAME="EB1_wdata[4]">EB1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_td_shift[8]">EB1_td_shift[8]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X6_Y3_N20
<P> --register power-up is low

<P><A NAME="EB1_wdata[5]">EB1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_td_shift[9]">EB1_td_shift[9]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X6_Y3_N23
<P> --register power-up is low

<P><A NAME="EB1_wdata[6]">EB1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1_td_shift[10]">EB1_td_shift[10]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X6_Y2_N34
<P> --register power-up is low

<P><A NAME="EB1_wdata[7]">EB1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L103">EB1L103</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L93">EB1L93</A>);


<P> --U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X12_Y6_N6
<P><A NAME="U1L63">U1L63</A> = ( !<A HREF="#U1L70Q">U1L70Q</A> & ( !<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( (<A HREF="#TC1_d_write">TC1_d_write</A> & (<A HREF="#CC1L7">CC1L7</A> & (<A HREF="#EB1_rst1">EB1_rst1</A> & !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A>))) ) ) );


<P> --U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X10_Y5_N0
<P><A NAME="U1L77">U1L77</A> = ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (!<A HREF="#NB1_b_full">NB1_b_full</A> & <A HREF="#U1L63">U1L63</A>) ) );


<P> --NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y5_N21
<P><A NAME="NB1L6">NB1L6</A> = ( !<A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> & ( (!<A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> & (!<A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> & !<A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>)) ) );


<P> --NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X10_Y5_N54
<P><A NAME="NB1L7">NB1L7</A> = ( <A HREF="#NB1L6">NB1L6</A> & ( <A HREF="#U1L86">U1L86</A> & ( (!<A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> & <A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A>) ) ) );


<P> --NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X10_Y5_N18
<P><A NAME="NB1L8">NB1L8</A> = ( <A HREF="#NB1_b_full">NB1_b_full</A> ) # ( !<A HREF="#NB1_b_full">NB1_b_full</A> & ( ((!<A HREF="#NB1L7">NB1L7</A> & <A HREF="#NB1_b_non_empty">NB1_b_non_empty</A>)) # (<A HREF="#U1_fifo_wr">U1_fifo_wr</A>) ) );


<P> --NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X11_Y5_N18
<P><A NAME="NB2L1">NB2L1</A> = ( !<A HREF="#RB2_counter_reg_bit[5]">RB2_counter_reg_bit[5]</A> & ( !<A HREF="#RB2_counter_reg_bit[4]">RB2_counter_reg_bit[4]</A> & ( (!<A HREF="#EB1L57Q">EB1L57Q</A>) # (<A HREF="#NB2_b_full">NB2_b_full</A>) ) ) );


<P> --NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X11_Y5_N24
<P><A NAME="NB2L2">NB2L2</A> = ( <A HREF="#NB2L1">NB2L1</A> & ( (!<A HREF="#RB2_counter_reg_bit[1]">RB2_counter_reg_bit[1]</A> & (!<A HREF="#RB2_counter_reg_bit[2]">RB2_counter_reg_bit[2]</A> & (<A HREF="#RB2_counter_reg_bit[0]">RB2_counter_reg_bit[0]</A> & !<A HREF="#RB2_counter_reg_bit[3]">RB2_counter_reg_bit[3]</A>))) ) );


<P> --NB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y5_N54
<P><A NAME="NB2L8">NB2L8</A> = ( <A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( <A HREF="#U1L74">U1L74</A> & ( (!<A HREF="#NB2L2">NB2L2</A>) # (<A HREF="#NB2_b_full">NB2_b_full</A>) ) ) ) # ( !<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( <A HREF="#U1L74">U1L74</A> & ( (<A HREF="#NB2_b_full">NB2_b_full</A>) # (<A HREF="#EB1L57Q">EB1L57Q</A>) ) ) ) # ( <A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( !<A HREF="#U1L74">U1L74</A> ) ) # ( !<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( !<A HREF="#U1L74">U1L74</A> & ( (<A HREF="#NB2_b_full">NB2_b_full</A>) # (<A HREF="#EB1L57Q">EB1L57Q</A>) ) ) );


<P> --NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y5_N54
<P><A NAME="NB2L3">NB2L3</A> = ( <A HREF="#CC1L7">CC1L7</A> & ( <A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) ) ) # ( !<A HREF="#CC1L7">CC1L7</A> & ( <A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) ) ) # ( <A HREF="#CC1L7">CC1L7</A> & ( !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( !<A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> $ (((!<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A>) # ((!<A HREF="#ZB1L36">ZB1L36</A>) # (!<A HREF="#U1L73">U1L73</A>)))) ) ) ) # ( !<A HREF="#CC1L7">CC1L7</A> & ( !<A HREF="#YB1_mem_used[1]">YB1_mem_used[1]</A> & ( <A HREF="#U1_wr_rfifo">U1_wr_rfifo</A> ) ) );


<P> --EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X7_Y4_N59
<P> --register power-up is low

<P><A NAME="EB1_write1">EB1_write1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_write">EB1_write</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X7_Y4_N16
<P> --register power-up is low

<P><A NAME="EB1_write2">EB1_write2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_write1">EB1_write1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X7_Y4_N15
<P><A NAME="EB1L3">EB1L3</A> = AMPP_FUNCTION(!<A HREF="#EB1_write1">EB1_write1</A>, !<A HREF="#EB1_write2">EB1_write2</A>);


<P> --EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X6_Y2_N16
<P> --register power-up is low

<P><A NAME="EB1_write_valid">EB1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L111">EB1L111</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L109">EB1L109</A>);


<P> --EB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X7_Y4_N39
<P><A NAME="EB1L56">EB1L56</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>, !<A HREF="#EB1L3">EB1L3</A>, !<A HREF="#EB1_write_valid">EB1_write_valid</A>, !<A HREF="#EB1_write_stalled">EB1_write_stalled</A>, !<A HREF="#EB1L57Q">EB1L57Q</A>, !<A HREF="#EB1_rst2">EB1_rst2</A>);


<P> --EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N50
<P> --register power-up is low

<P><A NAME="EB1_td_shift[5]">EB1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L83">EB1L83</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N30
<P><A NAME="EB1L82">EB1L82</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[5]">EB1_td_shift[5]</A>, !<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_rdata[2]">EB1_rdata[2]</A>);


<P> --PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X2_Y5_N57
<P><A NAME="PD1L71">PD1L71</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#BD1_break_readreg[24]">BD1_break_readreg[24]</A> & ( <A HREF="#PD1_sr[26]">PD1_sr[26]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#BD1_break_readreg[24]">BD1_break_readreg[24]</A> & ( (<A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A>) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) ) ) ) # ( <A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#BD1_break_readreg[24]">BD1_break_readreg[24]</A> & ( <A HREF="#PD1_sr[26]">PD1_sr[26]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#BD1_break_readreg[24]">BD1_break_readreg[24]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A>) ) ) );


<P> --LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y6_N37
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[4]">LD1_MonDReg[4]</A> = DFFEAS(<A HREF="#LD1L115">LD1L115</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y6_N24
<P><A NAME="PD1L72">PD1L72</A> = ( <A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( <A HREF="#PD1_sr[6]">PD1_sr[6]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>) # (<A HREF="#MD1L3">MD1L3</A>)) ) ) ) # ( !<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( <A HREF="#PD1_sr[6]">PD1_sr[6]</A> & ( ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( <A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( !<A HREF="#PD1_sr[6]">PD1_sr[6]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>))) ) ) ) # ( !<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( !<A HREF="#PD1_sr[6]">PD1_sr[6]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#MD1L3">MD1L3</A> & <A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>)) ) ) );


<P> --ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N8
<P> --register power-up is low

<P><A NAME="ND1_jdo[6]">ND1_jdo[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[6]">PD1_sr[6]</A>,  ,  , VCC);


<P> --WC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X8_Y7_N17
<P> --register power-up is low

<P><A NAME="WC1_writedata[2]">WC1_writedata[2]</A> = DFFEAS(<A HREF="#WB1L26">WB1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X7_Y7_N6
<P><A NAME="LD1L162">LD1L162</A> = ( <A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#WC1_writedata[2]">WC1_writedata[2]</A>) ) ) # ( !<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A> & ( (<A HREF="#WC1_writedata[2]">WC1_writedata[2]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X11_Y6_N12
<P><A NAME="WB1L24">WB1L24</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A> ) );


<P> --RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X2_Y2_N2
<P> --register power-up is low

<P><A NAME="RD4_din_s1">RD4_din_s1</A> = DFFEAS(<A HREF="#MD1L4">MD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X2_Y3_N29
<P> --register power-up is low

<P><A NAME="RD5_din_s1">RD5_din_s1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  , VCC);


<P> --ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X6_Y3_N13
<P> --register power-up is low

<P><A NAME="ZD2_altera_reset_synchronizer_int_chain[0]">ZD2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZD2_altera_reset_synchronizer_int_chain[1]">ZD2_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X2_Y4_N41
<P> --register power-up is low

<P><A NAME="PD1_sr[31]">PD1_sr[31]</A> = DFFEAS(<A HREF="#PD1L50">PD1L50</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X3_Y4_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[33]">PD1_sr[33]</A> = DFFEAS(<A HREF="#PD1L86">PD1L86</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L41">PD1L41</A>,  ,  ,  ,  );


<P> --DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X9_Y6_N21
<P><A NAME="DD1L6">DD1L6</A> = ( <A HREF="#WC1_writedata[1]">WC1_writedata[1]</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((<A HREF="#DD1_monitor_error">DD1_monitor_error</A>) # (<A HREF="#AD1L13">AD1L13</A>)))) # (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (!<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ((<A HREF="#DD1_monitor_error">DD1_monitor_error</A>) # (<A HREF="#AD1L13">AD1L13</A>)))) ) ) # ( !<A HREF="#WC1_writedata[1]">WC1_writedata[1]</A> & ( (<A HREF="#DD1_monitor_error">DD1_monitor_error</A> & ((!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>) # (!<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A>))) ) );


<P> --key0_d2[1] is key0_d2[1] at FF_X12_Y4_N59
<P> --register power-up is low

<P><A NAME="key0_d2[1]">key0_d2[1]</A> = DFFEAS(<A HREF="#A1L86">A1L86</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --HC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~12 at LABCELL_X13_Y6_N12
<P><A NAME="HC1L28">HC1L28</A> = ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> & ( !<A HREF="#ZB2_av_readdata_pre[24]">ZB2_av_readdata_pre[24]</A> ) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) );


<P> --HC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X16_Y6_N12
<P><A NAME="HC1_src_data[24]">HC1_src_data[24]</A> = ( <A HREF="#ZB4_av_readdata_pre[24]">ZB4_av_readdata_pre[24]</A> & ( (!<A HREF="#HC1L28">HC1L28</A>) # (((<A HREF="#YD1_q_a[24]">YD1_q_a[24]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#UB2L1">UB2L1</A>)) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[24]">ZB4_av_readdata_pre[24]</A> & ( (!<A HREF="#HC1L28">HC1L28</A>) # ((<A HREF="#YD1_q_a[24]">YD1_q_a[24]</A> & <A HREF="#UB3L1">UB3L1</A>)) ) );


<P> --TC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X22_Y5_N54
<P><A NAME="TC1L345">TC1L345</A> = ( !<A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L585">TC1L585</A> & ( (!<A HREF="#TC1L570">TC1L570</A> & !<A HREF="#TC1L571">TC1L571</A>) ) ) ) # ( <A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L585">TC1L585</A> & ( (!<A HREF="#TC1L570">TC1L570</A> & (!<A HREF="#TC1L571">TC1L571</A> & !<A HREF="#TC1L587">TC1L587</A>)) ) ) ) # ( !<A HREF="#TC1L569">TC1L569</A> & ( !<A HREF="#TC1L585">TC1L585</A> & ( (!<A HREF="#TC1L570">TC1L570</A> & !<A HREF="#TC1L571">TC1L571</A>) ) ) );


<P> --TC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X22_Y5_N48
<P><A NAME="TC1L346">TC1L346</A> = ( <A HREF="#TC1L575">TC1L575</A> & ( <A HREF="#TC1_R_valid">TC1_R_valid</A> ) ) # ( !<A HREF="#TC1L575">TC1L575</A> & ( (<A HREF="#TC1_R_valid">TC1_R_valid</A> & ((!<A HREF="#TC1L345">TC1L345</A>) # (<A HREF="#TC1L581">TC1L581</A>))) ) );


<P> --TC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X22_Y6_N12
<P><A NAME="TC1L321">TC1L321</A> = ( <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1L363">TC1L363</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1_E_shift_rot_result[16]">TC1_E_shift_rot_result[16]</A>)) ) ) # ( !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((<A HREF="#TC1L142">TC1L142</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1_E_shift_rot_result[16]">TC1_E_shift_rot_result[16]</A>)) ) );


<P> --TC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~18 at LABCELL_X24_Y6_N12
<P><A NAME="TC1L327">TC1L327</A> = ( <A HREF="#TC1_E_shift_rot_result[22]">TC1_E_shift_rot_result[22]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L146">TC1L146</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L369">TC1L369</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[22]">TC1_E_shift_rot_result[22]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L146">TC1L146</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L369">TC1L369</A>))))) ) );


<P> --TC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19 at LABCELL_X24_Y6_N15
<P><A NAME="TC1L326">TC1L326</A> = ( <A HREF="#TC1_E_shift_rot_result[21]">TC1_E_shift_rot_result[21]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L150">TC1L150</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L368">TC1L368</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[21]">TC1_E_shift_rot_result[21]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L150">TC1L150</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L368">TC1L368</A>))))) ) );


<P> --TC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20 at LABCELL_X24_Y6_N9
<P><A NAME="TC1L325">TC1L325</A> = ( <A HREF="#TC1L154">TC1L154</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # ((<A HREF="#TC1L367">TC1L367</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A>)))) ) ) # ( !<A HREF="#TC1L154">TC1L154</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L367">TC1L367</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A>)))) ) );


<P> --TC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21 at LABCELL_X24_Y6_N51
<P><A NAME="TC1L324">TC1L324</A> = ( <A HREF="#TC1L366">TC1L366</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1L158">TC1L158</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A>)))) ) ) # ( !<A HREF="#TC1L366">TC1L366</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L158">TC1L158</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A>)))) ) );


<P> --TC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22 at LABCELL_X24_Y6_N48
<P><A NAME="TC1L323">TC1L323</A> = ( <A HREF="#TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L162">TC1L162</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L365">TC1L365</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L162">TC1L162</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L365">TC1L365</A>)))) ) );


<P> --TC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23 at LABCELL_X24_Y6_N6
<P><A NAME="TC1L322">TC1L322</A> = ( <A HREF="#TC1L364">TC1L364</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1L166">TC1L166</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A>)))) ) ) # ( !<A HREF="#TC1L364">TC1L364</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L166">TC1L166</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[17]">TC1_E_shift_rot_result[17]</A>)))) ) );


<P> --TC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~26 at LABCELL_X27_Y6_N18
<P><A NAME="TC1L371">TC1L371</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> & <A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A> $ (!<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A>) # (<A HREF="#TC1_E_src2[24]">TC1_E_src2[24]</A>))) ) );


<P> --TC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24 at LABCELL_X24_Y6_N30
<P><A NAME="TC1L329">TC1L329</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L371">TC1L371</A> & ( <A HREF="#TC1L426Q">TC1L426Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1L371">TC1L371</A> & ( (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L170">TC1L170</A>) ) ) ) # ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L371">TC1L371</A> & ( <A HREF="#TC1L426Q">TC1L426Q</A> ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1L371">TC1L371</A> & ( (<A HREF="#TC1L170">TC1L170</A> & !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) ) ) );


<P> --TC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27 at LABCELL_X27_Y6_N21
<P><A NAME="TC1L370">TC1L370</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A> & <A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A> $ (!<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src2[23]">TC1_E_src2[23]</A>) # (<A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>))) ) );


<P> --TC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25 at MLABCELL_X21_Y6_N6
<P><A NAME="TC1L328">TC1L328</A> = ( <A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & ( <A HREF="#TC1L424Q">TC1L424Q</A> ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & ( <A HREF="#TC1L424Q">TC1L424Q</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L174">TC1L174</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L370">TC1L370</A>))) ) ) ) # ( !<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & ( !<A HREF="#TC1L424Q">TC1L424Q</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L174">TC1L174</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L370">TC1L370</A>))) ) ) );


<P> --HC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~13 at LABCELL_X13_Y5_N36
<P><A NAME="HC1L32">HC1L32</A> = ( !<A HREF="#ZB2_av_readdata_pre[26]">ZB2_av_readdata_pre[26]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) ) # ( <A HREF="#ZB2_av_readdata_pre[26]">ZB2_av_readdata_pre[26]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[26]">ZB2_av_readdata_pre[26]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) );


<P> --HC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X16_Y6_N54
<P><A NAME="HC1_src_data[26]">HC1_src_data[26]</A> = ( <A HREF="#UB3L1">UB3L1</A> & ( ((!<A HREF="#HC1L32">HC1L32</A>) # ((<A HREF="#ZB4_av_readdata_pre[26]">ZB4_av_readdata_pre[26]</A> & <A HREF="#UB2L1">UB2L1</A>))) # (<A HREF="#YD1_q_a[26]">YD1_q_a[26]</A>) ) ) # ( !<A HREF="#UB3L1">UB3L1</A> & ( (!<A HREF="#HC1L32">HC1L32</A>) # ((<A HREF="#ZB4_av_readdata_pre[26]">ZB4_av_readdata_pre[26]</A> & <A HREF="#UB2L1">UB2L1</A>)) ) );


<P> --TC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28 at LABCELL_X27_Y6_N36
<P><A NAME="TC1L373">TC1L373</A> = ( <A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A>))) ) ) # ( !<A HREF="#TC1_E_src1[26]">TC1_E_src1[26]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src2[26]">TC1_E_src2[26]</A>))) ) );


<P> --TC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26 at LABCELL_X19_Y6_N18
<P><A NAME="TC1L331">TC1L331</A> = ( <A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (<A HREF="#TC1L706Q">TC1L706Q</A>) # (<A HREF="#TC1L373">TC1L373</A>) ) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (<A HREF="#TC1L373">TC1L373</A> & !<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) ) # ( <A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (<A HREF="#TC1L706Q">TC1L706Q</A>) # (<A HREF="#TC1L178">TC1L178</A>) ) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( !<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ( (<A HREF="#TC1L178">TC1L178</A> & !<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) );


<P> --HC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]~14 at LABCELL_X13_Y5_N6
<P><A NAME="HC1L30">HC1L30</A> = ( !<A HREF="#ZB2_av_readdata_pre[25]">ZB2_av_readdata_pre[25]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) ) # ( <A HREF="#ZB2_av_readdata_pre[25]">ZB2_av_readdata_pre[25]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[25]">ZB2_av_readdata_pre[25]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) ) );


<P> --HC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X17_Y7_N48
<P><A NAME="HC1_src_data[25]">HC1_src_data[25]</A> = ( <A HREF="#ZB4_av_readdata_pre[25]">ZB4_av_readdata_pre[25]</A> & ( ((!<A HREF="#HC1L30">HC1L30</A>) # ((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[25]">YD1_q_a[25]</A>))) # (<A HREF="#UB2L1">UB2L1</A>) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[25]">ZB4_av_readdata_pre[25]</A> & ( (!<A HREF="#HC1L30">HC1L30</A>) # ((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[25]">YD1_q_a[25]</A>)) ) );


<P> --TC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29 at LABCELL_X27_Y6_N6
<P><A NAME="TC1L372">TC1L372</A> = ( <A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[25]">TC1_E_src2[25]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[25]">TC1_E_src1[25]</A>))) ) );


<P> --TC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27 at MLABCELL_X21_Y6_N15
<P><A NAME="TC1L330">TC1L330</A> = ( <A HREF="#TC1L182">TC1L182</A> & ( <A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A>)) # (<A HREF="#TC1L372">TC1L372</A>) ) ) ) # ( !<A HREF="#TC1L182">TC1L182</A> & ( <A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A> & ( ((<A HREF="#TC1L372">TC1L372</A> & <A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A>) ) ) ) # ( <A HREF="#TC1L182">TC1L182</A> & ( !<A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # (<A HREF="#TC1L372">TC1L372</A>))) ) ) ) # ( !<A HREF="#TC1L182">TC1L182</A> & ( !<A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A> & ( (<A HREF="#TC1L372">TC1L372</A> & (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & !<A HREF="#TC1_R_ctrl_shift_rot">TC1_R_ctrl_shift_rot</A>)) ) ) );


<P> --HC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at LABCELL_X17_Y7_N54
<P><A NAME="HC1_src_data[28]">HC1_src_data[28]</A> = ( <A HREF="#ZB2_av_readdata_pre[28]">ZB2_av_readdata_pre[28]</A> & ( <A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( (((<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[28]">ZB2_av_readdata_pre[28]</A> & ( <A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( ((<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( <A HREF="#ZB2_av_readdata_pre[28]">ZB2_av_readdata_pre[28]</A> & ( !<A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( ((<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L1">UB3L1</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[28]">ZB2_av_readdata_pre[28]</A> & ( !<A HREF="#ZB4_av_readdata_pre[28]">ZB4_av_readdata_pre[28]</A> & ( (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & <A HREF="#UB3L1">UB3L1</A>) ) ) );


<P> --TC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30 at LABCELL_X27_Y6_N27
<P><A NAME="TC1L375">TC1L375</A> = ( <A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A> & <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A> $ (!<A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A>))) ) ) # ( !<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((<A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A>) # (<A HREF="#TC1_E_src2[28]">TC1_E_src2[28]</A>))) ) );


<P> --TC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28 at LABCELL_X22_Y6_N18
<P><A NAME="TC1L333">TC1L333</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[28]">TC1_E_shift_rot_result[28]</A> ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[28]">TC1_E_shift_rot_result[28]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L186">TC1L186</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L375">TC1L375</A>))) ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1_E_shift_rot_result[28]">TC1_E_shift_rot_result[28]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L186">TC1L186</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L375">TC1L375</A>))) ) ) );


<P> --HC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X17_Y7_N36
<P><A NAME="HC1_src_data[27]">HC1_src_data[27]</A> = ( <A HREF="#UB2L1">UB2L1</A> & ( <A HREF="#ZB2_av_readdata_pre[27]">ZB2_av_readdata_pre[27]</A> & ( (((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) # (<A HREF="#ZB4_av_readdata_pre[27]">ZB4_av_readdata_pre[27]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#UB2L1">UB2L1</A> & ( <A HREF="#ZB2_av_readdata_pre[27]">ZB2_av_readdata_pre[27]</A> & ( ((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#UB2L1">UB2L1</A> & ( !<A HREF="#ZB2_av_readdata_pre[27]">ZB2_av_readdata_pre[27]</A> & ( ((<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) # (<A HREF="#ZB4_av_readdata_pre[27]">ZB4_av_readdata_pre[27]</A>) ) ) ) # ( !<A HREF="#UB2L1">UB2L1</A> & ( !<A HREF="#ZB2_av_readdata_pre[27]">ZB2_av_readdata_pre[27]</A> & ( (<A HREF="#UB3L1">UB3L1</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>) ) ) );


<P> --TC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31 at LABCELL_X27_Y6_N24
<P><A NAME="TC1L374">TC1L374</A> = ( <A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( !<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> $ (((!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A>) # (!<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A>))) ) ) # ( !<A HREF="#TC1_E_src2[27]">TC1_E_src2[27]</A> & ( (!<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & (!<A HREF="#TC1_R_logic_op[0]">TC1_R_logic_op[0]</A> & !<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A>)) # (<A HREF="#TC1_R_logic_op[1]">TC1_R_logic_op[1]</A> & ((<A HREF="#TC1_E_src1[27]">TC1_E_src1[27]</A>))) ) );


<P> --TC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29 at LABCELL_X19_Y6_N39
<P><A NAME="TC1L332">TC1L332</A> = ( <A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( <A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L190">TC1L190</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L374">TC1L374</A>)) ) ) ) # ( !<A HREF="#TC1L706Q">TC1L706Q</A> & ( !<A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> & ( (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L190">TC1L190</A>))) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L374">TC1L374</A>)) ) ) );


<P> --HC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X17_Y7_N6
<P><A NAME="HC1_src_data[31]">HC1_src_data[31]</A> = ( <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( <A HREF="#ZB2_av_readdata_pre[31]">ZB2_av_readdata_pre[31]</A> & ( (((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB3L1">UB3L1</A>) ) ) ) # ( !<A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( <A HREF="#ZB2_av_readdata_pre[31]">ZB2_av_readdata_pre[31]</A> & ( ((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( !<A HREF="#ZB2_av_readdata_pre[31]">ZB2_av_readdata_pre[31]</A> & ( ((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A>)) # (<A HREF="#UB3L1">UB3L1</A>) ) ) ) # ( !<A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( !<A HREF="#ZB2_av_readdata_pre[31]">ZB2_av_readdata_pre[31]</A> & ( (<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[31]">ZB4_av_readdata_pre[31]</A>) ) ) );


<P> --TC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30 at LABCELL_X22_Y6_N39
<P><A NAME="TC1L336">TC1L336</A> = ( <A HREF="#TC1L435Q">TC1L435Q</A> & ( ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L126">TC1L126</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L378">TC1L378</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A>) ) ) # ( !<A HREF="#TC1L435Q">TC1L435Q</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & (<A HREF="#TC1L126">TC1L126</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L378">TC1L378</A>))))) ) );


<P> --HC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~15 at LABCELL_X17_Y7_N33
<P><A NAME="HC1L38">HC1L38</A> = ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#HC1L40">HC1L40</A> & !<A HREF="#ZB2_av_readdata_pre[30]">ZB2_av_readdata_pre[30]</A>) ) ) # ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) );


<P> --HC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X17_Y7_N12
<P><A NAME="HC1_src_data[30]">HC1_src_data[30]</A> = ( <A HREF="#HC1L38">HC1L38</A> & ( (!<A HREF="#UB3L1">UB3L1</A> & (<A HREF="#ZB4_av_readdata_pre[30]">ZB4_av_readdata_pre[30]</A> & (<A HREF="#UB2L1">UB2L1</A>))) # (<A HREF="#UB3L1">UB3L1</A> & (((<A HREF="#ZB4_av_readdata_pre[30]">ZB4_av_readdata_pre[30]</A> & <A HREF="#UB2L1">UB2L1</A>)) # (<A HREF="#YD1_q_a[30]">YD1_q_a[30]</A>))) ) ) # ( !<A HREF="#HC1L38">HC1L38</A> );


<P> --TC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31 at LABCELL_X22_Y6_N45
<P><A NAME="TC1L335">TC1L335</A> = ( <A HREF="#TC1L134">TC1L134</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & ((!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>) # ((<A HREF="#TC1L377">TC1L377</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[30]">TC1_E_shift_rot_result[30]</A>)))) ) ) # ( !<A HREF="#TC1L134">TC1L134</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L377">TC1L377</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[30]">TC1_E_shift_rot_result[30]</A>)))) ) );


<P> --HC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~16 at LABCELL_X13_Y5_N15
<P><A NAME="HC1L36">HC1L36</A> = ( <A HREF="#ZB2_av_readdata_pre[29]">ZB2_av_readdata_pre[29]</A> & ( !<A HREF="#HC1L40">HC1L40</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[29]">ZB2_av_readdata_pre[29]</A> & ( !<A HREF="#HC1L40">HC1L40</A> ) );


<P> --HC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X16_Y6_N24
<P><A NAME="HC1_src_data[29]">HC1_src_data[29]</A> = ( <A HREF="#UB3L1">UB3L1</A> & ( ((!<A HREF="#HC1L36">HC1L36</A>) # ((<A HREF="#ZB4_av_readdata_pre[29]">ZB4_av_readdata_pre[29]</A> & <A HREF="#UB2L1">UB2L1</A>))) # (<A HREF="#YD1_q_a[29]">YD1_q_a[29]</A>) ) ) # ( !<A HREF="#UB3L1">UB3L1</A> & ( (!<A HREF="#HC1L36">HC1L36</A>) # ((<A HREF="#ZB4_av_readdata_pre[29]">ZB4_av_readdata_pre[29]</A> & <A HREF="#UB2L1">UB2L1</A>)) ) );


<P> --TC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32 at LABCELL_X22_Y6_N42
<P><A NAME="TC1L334">TC1L334</A> = ( <A HREF="#TC1L376">TC1L376</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1L138">TC1L138</A>)) # (<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A>))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>)))) ) ) # ( !<A HREF="#TC1L376">TC1L376</A> & ( (!<A HREF="#TC1L706Q">TC1L706Q</A> & (!<A HREF="#TC1_R_ctrl_logic">TC1_R_ctrl_logic</A> & ((<A HREF="#TC1L138">TC1L138</A>)))) # (<A HREF="#TC1L706Q">TC1L706Q</A> & (((<A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>)))) ) );


<P> --NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y5_N9
<P><A NAME="NB1L3">NB1L3</A> = ( <A HREF="#RB1_counter_reg_bit[4]">RB1_counter_reg_bit[4]</A> & ( <A HREF="#RB1_counter_reg_bit[3]">RB1_counter_reg_bit[3]</A> & ( (<A HREF="#U1_fifo_wr">U1_fifo_wr</A> & (<A HREF="#RB1_counter_reg_bit[5]">RB1_counter_reg_bit[5]</A> & <A HREF="#NB1_b_non_empty">NB1_b_non_empty</A>)) ) ) );


<P> --NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y5_N24
<P><A NAME="NB1L4">NB1L4</A> = ( <A HREF="#NB1_b_full">NB1_b_full</A> & ( !<A HREF="#U1L86">U1L86</A> ) ) # ( !<A HREF="#NB1_b_full">NB1_b_full</A> & ( !<A HREF="#U1L86">U1L86</A> & ( (<A HREF="#RB1_counter_reg_bit[1]">RB1_counter_reg_bit[1]</A> & (<A HREF="#NB1L3">NB1L3</A> & (<A HREF="#RB1_counter_reg_bit[0]">RB1_counter_reg_bit[0]</A> & <A HREF="#RB1_counter_reg_bit[2]">RB1_counter_reg_bit[2]</A>))) ) ) );


<P> --NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X7_Y4_N24
<P><A NAME="NB1L1">NB1L1</A> = ( <A HREF="#NB1_b_non_empty">NB1_b_non_empty</A> & ( <A HREF="#EB1_rvalid0">EB1_rvalid0</A> & ( <A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) ) ) # ( !<A HREF="#NB1_b_non_empty">NB1_b_non_empty</A> & ( <A HREF="#EB1_rvalid0">EB1_rvalid0</A> & ( <A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) ) ) # ( <A HREF="#NB1_b_non_empty">NB1_b_non_empty</A> & ( !<A HREF="#EB1_rvalid0">EB1_rvalid0</A> & ( !<A HREF="#U1_fifo_wr">U1_fifo_wr</A> $ (((<A HREF="#EB1_r_ena1">EB1_r_ena1</A> & <A HREF="#U1_r_val">U1_r_val</A>))) ) ) ) # ( !<A HREF="#NB1_b_non_empty">NB1_b_non_empty</A> & ( !<A HREF="#EB1_rvalid0">EB1_rvalid0</A> & ( <A HREF="#U1_fifo_wr">U1_fifo_wr</A> ) ) );


<P> --EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y4_N38
<P> --register power-up is low

<P><A NAME="EB1_jupdate1">EB1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_jupdate">EB1_jupdate</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X7_Y4_N13
<P> --register power-up is low

<P><A NAME="EB1_jupdate2">EB1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#EB1_jupdate1">EB1_jupdate1</A>, !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>, GND);


<P> --EB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X7_Y4_N12
<P><A NAME="EB1L4">EB1L4</A> = AMPP_FUNCTION(!<A HREF="#EB1_jupdate2">EB1_jupdate2</A>, !<A HREF="#EB1_jupdate1">EB1_jupdate1</A>);


<P> --EB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X7_Y4_N54
<P><A NAME="EB1L58">EB1L58</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>, !<A HREF="#EB1L3">EB1L3</A>, !<A HREF="#EB1_rst2">EB1_rst2</A>, !<A HREF="#EB1_write_valid">EB1_write_valid</A>, !<A HREF="#EB1_write_stalled">EB1_write_stalled</A>, !<A HREF="#EB1L4">EB1L4</A>);


<P> --TC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20 at LABCELL_X23_Y6_N57
<P><A NAME="TC1L466">TC1L466</A> = ( <A HREF="#TC1L435Q">TC1L435Q</A> & ( (<A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#TC1L435Q">TC1L435Q</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>) ) );


<P> --WC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X10_Y9_N38
<P> --register power-up is low

<P><A NAME="WC1_writedata[22]">WC1_writedata[22]</A> = DFFEAS(<A HREF="#WB1L27">WB1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X10_Y9_N9
<P><A NAME="LD1L182">LD1L182</A> = ( <A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A> & ( (<A HREF="#WC1_writedata[22]">WC1_writedata[22]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#WC1_writedata[22]">WC1_writedata[22]</A>) ) );


<P> --WC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X12_Y9_N11
<P> --register power-up is low

<P><A NAME="WC1_byteenable[2]">WC1_byteenable[2]</A> = DFFEAS(<A HREF="#WB1_src_data[34]">WB1_src_data[34]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X12_Y9_N6
<P><A NAME="LD1L157">LD1L157</A> = ( <A HREF="#WC1_byteenable[2]">WC1_byteenable[2]</A> ) # ( !<A HREF="#WC1_byteenable[2]">WC1_byteenable[2]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X2_Y5_N39
<P><A NAME="PD1L73">PD1L73</A> = ( <A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[20]">BD1_break_readreg[20]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[22]">PD1_sr[22]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[20]">BD1_break_readreg[20]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[22]">PD1_sr[22]</A>)))) ) );


<P> --PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X2_Y5_N36
<P><A NAME="PD1L74">PD1L74</A> = ( <A HREF="#PD1_sr[21]">PD1_sr[21]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[19]">BD1_break_readreg[19]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[21]">PD1_sr[21]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[19]">BD1_break_readreg[19]</A>)))) ) );


<P> --WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at MLABCELL_X6_Y5_N21
<P><A NAME="WB1L25">WB1L25</A> = ( <A HREF="#TC1_d_writedata[3]">TC1_d_writedata[3]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X7_Y5_N17
<P> --register power-up is low

<P><A NAME="WC1_writedata[23]">WC1_writedata[23]</A> = DFFEAS(<A HREF="#WB1L28">WB1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X7_Y5_N9
<P><A NAME="LD1L183">LD1L183</A> = ( <A HREF="#WC1_writedata[23]">WC1_writedata[23]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A>) ) ) # ( !<A HREF="#WC1_writedata[23]">WC1_writedata[23]</A> & ( (<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --WC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X12_Y9_N25
<P> --register power-up is low

<P><A NAME="WC1_writedata[24]">WC1_writedata[24]</A> = DFFEAS(<A HREF="#WB1L29">WB1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X9_Y5_N30
<P><A NAME="LD1L184">LD1L184</A> = ( <A HREF="#WC1_writedata[24]">WC1_writedata[24]</A> & ( <A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A> ) ) # ( !<A HREF="#WC1_writedata[24]">WC1_writedata[24]</A> & ( <A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#WC1_writedata[24]">WC1_writedata[24]</A> & ( !<A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --WC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X12_Y9_N35
<P> --register power-up is low

<P><A NAME="WC1_byteenable[3]">WC1_byteenable[3]</A> = DFFEAS(<A HREF="#WB1_src_data[35]">WB1_src_data[35]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X12_Y9_N30
<P><A NAME="LD1L158">LD1L158</A> = ( <A HREF="#WC1_byteenable[3]">WC1_byteenable[3]</A> ) # ( !<A HREF="#WC1_byteenable[3]">WC1_byteenable[3]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --WC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X10_Y9_N7
<P> --register power-up is low

<P><A NAME="WC1_writedata[25]">WC1_writedata[25]</A> = DFFEAS(<A HREF="#WB1L30">WB1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X12_Y9_N48
<P><A NAME="LD1L185">LD1L185</A> = ( <A HREF="#WC1_writedata[25]">WC1_writedata[25]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A>) ) ) # ( !<A HREF="#WC1_writedata[25]">WC1_writedata[25]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A>) ) );


<P> --WC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X12_Y9_N28
<P> --register power-up is low

<P><A NAME="WC1_writedata[26]">WC1_writedata[26]</A> = DFFEAS(<A HREF="#WB1L31">WB1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X11_Y9_N54
<P><A NAME="LD1L186">LD1L186</A> = ( <A HREF="#WC1_writedata[26]">WC1_writedata[26]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1L102Q">LD1L102Q</A>) ) ) # ( !<A HREF="#WC1_writedata[26]">WC1_writedata[26]</A> & ( (<A HREF="#LD1L102Q">LD1L102Q</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --ZD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X6_Y6_N26
<P> --register power-up is low

<P><A NAME="ZD1_altera_reset_synchronizer_int_chain_out">ZD1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1L14">AB1L14</A>,  ,  , <A HREF="#ZD1_altera_reset_synchronizer_int_chain[0]">ZD1_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --WC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X9_Y7_N4
<P> --register power-up is low

<P><A NAME="WC1_writedata[11]">WC1_writedata[11]</A> = DFFEAS(<A HREF="#WB1L32">WB1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at LABCELL_X7_Y7_N51
<P><A NAME="LD1L171">LD1L171</A> = ( <A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( (<A HREF="#WC1_writedata[11]">WC1_writedata[11]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#WC1_writedata[11]">WC1_writedata[11]</A>) ) );


<P> --WC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X12_Y9_N2
<P> --register power-up is low

<P><A NAME="WC1_byteenable[1]">WC1_byteenable[1]</A> = DFFEAS(<A HREF="#WB1_src_data[33]">WB1_src_data[33]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X12_Y9_N3
<P><A NAME="LD1L156">LD1L156</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_byteenable[1]">WC1_byteenable[1]</A> ) );


<P> --LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y6_N40
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[12]">LD1_MonDReg[12]</A> = DFFEAS(<A HREF="#LD1L116">LD1L116</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --WC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y5_N26
<P> --register power-up is low

<P><A NAME="WC1_writedata[12]">WC1_writedata[12]</A> = DFFEAS(<A HREF="#WB1L33">WB1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at MLABCELL_X6_Y5_N6
<P><A NAME="LD1L172">LD1L172</A> = ( <A HREF="#WC1_writedata[12]">WC1_writedata[12]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>) ) ) # ( !<A HREF="#WC1_writedata[12]">WC1_writedata[12]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>) ) );


<P> --WC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X8_Y7_N43
<P> --register power-up is low

<P><A NAME="WC1_writedata[13]">WC1_writedata[13]</A> = DFFEAS(<A HREF="#WB1L34">WB1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X2_Y4_N33
<P><A NAME="LD1L173">LD1L173</A> = ( <A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#WC1_writedata[13]">WC1_writedata[13]</A>) ) ) # ( !<A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A> & ( (<A HREF="#WC1_writedata[13]">WC1_writedata[13]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X2_Y6_N31
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[14]">LD1_MonDReg[14]</A> = DFFEAS(<A HREF="#LD1L117">LD1L117</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1L73">ND1L73</A>,  ,  ,  ,  );


<P> --WC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y5_N20
<P> --register power-up is low

<P><A NAME="WC1_writedata[14]">WC1_writedata[14]</A> = DFFEAS(<A HREF="#WB1L35">WB1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at MLABCELL_X6_Y5_N9
<P><A NAME="LD1L174">LD1L174</A> = ( <A HREF="#WC1_writedata[14]">WC1_writedata[14]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A>) ) ) # ( !<A HREF="#WC1_writedata[14]">WC1_writedata[14]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A>) ) );


<P> --WC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X6_Y5_N29
<P> --register power-up is low

<P><A NAME="WC1_writedata[15]">WC1_writedata[15]</A> = DFFEAS(<A HREF="#WB1L36">WB1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at MLABCELL_X6_Y5_N48
<P><A NAME="LD1L175">LD1L175</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#WC1_writedata[15]">WC1_writedata[15]</A>))) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A>));


<P> --WC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X8_Y7_N52
<P> --register power-up is low

<P><A NAME="WC1_writedata[16]">WC1_writedata[16]</A> = DFFEAS(<A HREF="#WB1L37">WB1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at LABCELL_X7_Y5_N0
<P><A NAME="LD1L176">LD1L176</A> = ( <A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( (<A HREF="#WC1_writedata[16]">WC1_writedata[16]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#WC1_writedata[16]">WC1_writedata[16]</A>) ) );


<P> --ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X4_Y5_N35
<P> --register power-up is low

<P><A NAME="ND1_jdo[23]">ND1_jdo[23]</A> = DFFEAS(<A HREF="#ND1L45">ND1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --DD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y6_N18
<P><A NAME="DD1L9">DD1L9</A> = ( <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A> & ( ((!<A HREF="#Q1_state[1]">Q1_state[1]</A> & <A HREF="#DD1_monitor_go">DD1_monitor_go</A>)) # (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>) ) ) # ( !<A HREF="#ND1_jdo[23]">ND1_jdo[23]</A> & ( (!<A HREF="#Q1_state[1]">Q1_state[1]</A> & <A HREF="#DD1_monitor_go">DD1_monitor_go</A>) ) );


<P> --LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at MLABCELL_X6_Y5_N51
<P><A NAME="LD1L163">LD1L163</A> = ( <A HREF="#WC1_writedata[3]">WC1_writedata[3]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A>) ) ) # ( !<A HREF="#WC1_writedata[3]">WC1_writedata[3]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A>) ) );


<P> --WC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X8_Y7_N20
<P> --register power-up is low

<P><A NAME="WC1_writedata[4]">WC1_writedata[4]</A> = DFFEAS(<A HREF="#WB1L38">WB1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at MLABCELL_X8_Y7_N21
<P><A NAME="LD1L164">LD1L164</A> = ( <A HREF="#WC1_writedata[4]">WC1_writedata[4]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A>) ) ) # ( !<A HREF="#WC1_writedata[4]">WC1_writedata[4]</A> & ( (<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X6_Y5_N13
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[5]">LD1_MonDReg[5]</A> = DFFEAS(<A HREF="#LD1L131">LD1L131</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --WC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X10_Y6_N43
<P> --register power-up is low

<P><A NAME="WC1_writedata[5]">WC1_writedata[5]</A> = DFFEAS(<A HREF="#WB1L39">WB1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X9_Y5_N39
<P><A NAME="LD1L165">LD1L165</A> = ( <A HREF="#WC1_writedata[5]">WC1_writedata[5]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A>) ) ) # ( !<A HREF="#WC1_writedata[5]">WC1_writedata[5]</A> & ( (<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --WC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X8_Y7_N25
<P> --register power-up is low

<P><A NAME="WC1_writedata[7]">WC1_writedata[7]</A> = DFFEAS(<A HREF="#WB1L40">WB1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17 at LABCELL_X7_Y6_N45
<P><A NAME="LD1L167">LD1L167</A> = ( <A HREF="#WC1_writedata[7]">WC1_writedata[7]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A>) ) ) # ( !<A HREF="#WC1_writedata[7]">WC1_writedata[7]</A> & ( (<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --TC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X18_Y7_N21
<P><A NAME="TC1L558">TC1L558</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[11]">YC2_q_b[11]</A>))) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A>)) ) );


<P> --TC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X18_Y7_N39
<P><A NAME="TC1L559">TC1L559</A> = ( <A HREF="#YC2_q_b[12]">YC2_q_b[12]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>)))) # (<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#TC1L232">TC1L232</A>)) # (<A HREF="#YC2_q_b[28]">YC2_q_b[28]</A>))) ) ) # ( !<A HREF="#YC2_q_b[12]">YC2_q_b[12]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>)))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[28]">YC2_q_b[28]</A> & (!<A HREF="#TC1L232">TC1L232</A>))) ) );


<P> --TC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X18_Y7_N57
<P><A NAME="TC1L560">TC1L560</A> = ( <A HREF="#YC2_q_b[13]">YC2_q_b[13]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>)))) # (<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#TC1L232">TC1L232</A>)) # (<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A>))) ) ) # ( !<A HREF="#YC2_q_b[13]">YC2_q_b[13]</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (((<A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>)))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A> & (!<A HREF="#TC1L232">TC1L232</A>))) ) );


<P> --TC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X18_Y7_N15
<P><A NAME="TC1L561">TC1L561</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>))) # (<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[14]">YC2_q_b[14]</A>)) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>))) ) );


<P> --TC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X18_Y7_N48
<P><A NAME="TC1L562">TC1L562</A> = ( <A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>))) ) ) # ( !<A HREF="#TC1L232">TC1L232</A> & ( (!<A HREF="#TC1L230">TC1L230</A> & (<A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>)) # (<A HREF="#TC1L230">TC1L230</A> & ((<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A>))) ) );


<P> --WC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X13_Y9_N55
<P> --register power-up is low

<P><A NAME="WC1_writedata[9]">WC1_writedata[9]</A> = DFFEAS(<A HREF="#WB1L41">WB1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18 at MLABCELL_X8_Y7_N33
<P><A NAME="LD1L169">LD1L169</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_writedata[9]">WC1_writedata[9]</A> & ( <A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_writedata[9]">WC1_writedata[9]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#WC1_writedata[9]">WC1_writedata[9]</A> & ( <A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A> ) ) );


<P> --LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X6_Y5_N31
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[8]">LD1_MonDReg[8]</A> = DFFEAS(<A HREF="#LD1L127">LD1L127</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --WC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X12_Y9_N44
<P> --register power-up is low

<P><A NAME="WC1_writedata[8]">WC1_writedata[8]</A> = DFFEAS(<A HREF="#WB1L42">WB1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X12_Y9_N45
<P><A NAME="LD1L168">LD1L168</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_writedata[8]">WC1_writedata[8]</A> ) );


<P> --WC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X8_Y6_N10
<P> --register power-up is low

<P><A NAME="WC1_writedata[6]">WC1_writedata[6]</A> = DFFEAS(<A HREF="#WB1L43">WB1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 at LABCELL_X2_Y4_N24
<P><A NAME="LD1L166">LD1L166</A> = ( <A HREF="#WC1_writedata[6]">WC1_writedata[6]</A> & ( <A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A> ) ) # ( !<A HREF="#WC1_writedata[6]">WC1_writedata[6]</A> & ( <A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#WC1_writedata[6]">WC1_writedata[6]</A> & ( !<A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --WC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X8_Y7_N2
<P> --register power-up is low

<P><A NAME="WC1_writedata[10]">WC1_writedata[10]</A> = DFFEAS(<A HREF="#WB1L44">WB1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 at MLABCELL_X8_Y7_N3
<P><A NAME="LD1L170">LD1L170</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#WC1_writedata[10]">WC1_writedata[10]</A>))) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>));


<P> --WC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X3_Y5_N5
<P> --register power-up is low

<P><A NAME="WC1_writedata[17]">WC1_writedata[17]</A> = DFFEAS(<A HREF="#WB1L45">WB1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22 at MLABCELL_X3_Y5_N0
<P><A NAME="LD1L177">LD1L177</A> = ( <A HREF="#LD1L84Q">LD1L84Q</A> & ( (<A HREF="#WC1_writedata[17]">WC1_writedata[17]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1L84Q">LD1L84Q</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#WC1_writedata[17]">WC1_writedata[17]</A>) ) );


<P> --LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X4_Y6_N1
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[18]">LD1_MonDReg[18]</A> = DFFEAS(<A HREF="#LD1L123">LD1L123</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --WC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X8_Y7_N55
<P> --register power-up is low

<P><A NAME="WC1_writedata[18]">WC1_writedata[18]</A> = DFFEAS(<A HREF="#WB1L46">WB1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23 at MLABCELL_X8_Y7_N57
<P><A NAME="LD1L178">LD1L178</A> = ( <A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#WC1_writedata[18]">WC1_writedata[18]</A>) ) ) # ( !<A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (<A HREF="#WC1_writedata[18]">WC1_writedata[18]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X12_Y6_N0
<P><A NAME="U1L62">U1L62</A> = ( <A HREF="#U1L79">U1L79</A> & ( (((!<A HREF="#TC1_d_writedata[10]">TC1_d_writedata[10]</A> & <A HREF="#U1_ac">U1_ac</A>)) # (<A HREF="#EB1L59Q">EB1L59Q</A>)) # (<A HREF="#EB1L57Q">EB1L57Q</A>) ) ) # ( !<A HREF="#U1L79">U1L79</A> & ( ((<A HREF="#U1_ac">U1_ac</A>) # (<A HREF="#EB1L59Q">EB1L59Q</A>)) # (<A HREF="#EB1L57Q">EB1L57Q</A>) ) );


<P> --TC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21 at LABCELL_X23_Y6_N0
<P><A NAME="TC1L455">TC1L455</A> = ( <A HREF="#TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[18]">TC1_E_shift_rot_result[18]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A>) ) );


<P> --WC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X8_Y8_N49
<P> --register power-up is low

<P><A NAME="WC1_writedata[19]">WC1_writedata[19]</A> = DFFEAS(<A HREF="#WB1L47">WB1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24 at LABCELL_X7_Y5_N3
<P><A NAME="LD1L179">LD1L179</A> = ( <A HREF="#WC1_writedata[19]">WC1_writedata[19]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A>) ) ) # ( !<A HREF="#WC1_writedata[19]">WC1_writedata[19]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A>) ) );


<P> --U1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X12_Y6_N18
<P><A NAME="U1L89">U1L89</A> = ( <A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( (<A HREF="#U1_rvalid">U1_rvalid</A>) # (<A HREF="#U1L75">U1L75</A>) ) ) # ( !<A HREF="#NB2_b_non_empty">NB2_b_non_empty</A> & ( (!<A HREF="#U1L75">U1L75</A> & <A HREF="#U1_rvalid">U1_rvalid</A>) ) );


<P> --WC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X6_Y5_N41
<P> --register power-up is low

<P><A NAME="WC1_writedata[21]">WC1_writedata[21]</A> = DFFEAS(<A HREF="#WB1L48">WB1L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25 at MLABCELL_X6_Y5_N36
<P><A NAME="LD1L181">LD1L181</A> = ( <A HREF="#WC1_writedata[21]">WC1_writedata[21]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A>) ) ) # ( !<A HREF="#WC1_writedata[21]">WC1_writedata[21]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A>) ) );


<P> --WC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X9_Y6_N7
<P> --register power-up is low

<P><A NAME="WC1_writedata[20]">WC1_writedata[20]</A> = DFFEAS(<A HREF="#WB1L49">WB1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26 at LABCELL_X4_Y5_N27
<P><A NAME="LD1L180">LD1L180</A> = ( <A HREF="#WC1_writedata[20]">WC1_writedata[20]</A> & ( <A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> ) ) # ( !<A HREF="#WC1_writedata[20]">WC1_writedata[20]</A> & ( <A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#WC1_writedata[20]">WC1_writedata[20]</A> & ( !<A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --U1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X10_Y5_N51
<P><A NAME="U1L94">U1L94</A> = ( <A HREF="#U1_woverflow">U1_woverflow</A> & ( <A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> ) ) # ( <A HREF="#U1_woverflow">U1_woverflow</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (!<A HREF="#U1L63">U1L63</A>) # (<A HREF="#NB1_b_full">NB1_b_full</A>) ) ) ) # ( !<A HREF="#U1_woverflow">U1_woverflow</A> & ( !<A HREF="#TC1_W_alu_result[2]">TC1_W_alu_result[2]</A> & ( (<A HREF="#U1L63">U1L63</A> & <A HREF="#NB1_b_full">NB1_b_full</A>) ) ) );


<P> --PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X2_Y5_N6
<P><A NAME="PD1L75">PD1L75</A> = ( <A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[17]">BD1_break_readreg[17]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[19]">PD1_sr[19]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[17]">BD1_break_readreg[17]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[19]">PD1_sr[19]</A>)))) ) );


<P> --ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X1_Y5_N11
<P> --register power-up is low

<P><A NAME="ND1_jdo[16]">ND1_jdo[16]</A> = DFFEAS(<A HREF="#ND1L34">ND1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --EB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X1_Y3_N3
<P><A NAME="EB1L93">EB1L93</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#EB1_state">EB1_state</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_count[8]">EB1_count[8]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N47
<P> --register power-up is low

<P><A NAME="EB1_td_shift[6]">EB1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L84">EB1L84</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N26
<P> --register power-up is low

<P><A NAME="EB1_td_shift[7]">EB1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L85">EB1L85</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#EB1L64">EB1L64</A>);


<P> --EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X6_Y3_N34
<P> --register power-up is low

<P><A NAME="EB1_write">EB1_write</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L112">EB1L112</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#EB1L93">EB1L93</A>);


<P> --EB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N48
<P><A NAME="EB1L83">EB1L83</A> = AMPP_FUNCTION(!<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_rdata[3]">EB1_rdata[3]</A>, !<A HREF="#EB1_td_shift[6]">EB1_td_shift[6]</A>);


<P> --PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X2_Y5_N24
<P><A NAME="PD1L76">PD1L76</A> = ( <A HREF="#BD1_break_readreg[25]">BD1_break_readreg[25]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[27]">PD1_sr[27]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[25]">BD1_break_readreg[25]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[27]">PD1_sr[27]</A>)))) ) );


<P> --ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X4_Y5_N8
<P> --register power-up is low

<P><A NAME="ND1_jdo[24]">ND1_jdo[24]</A> = DFFEAS(<A HREF="#ND1L47">ND1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N23
<P> --register power-up is low

<P><A NAME="PD1_sr[7]">PD1_sr[7]</A> = DFFEAS(<A HREF="#PD1L21">PD1L21</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y6_N57
<P><A NAME="PD1L77">PD1L77</A> = ( <A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( <A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#PD1_sr[7]">PD1_sr[7]</A>) ) ) ) # ( !<A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( <A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[7]">PD1_sr[7]</A>))) ) ) ) # ( <A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( !<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[7]">PD1_sr[7]</A>))) ) ) ) # ( !<A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( !<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A> & ( (<A HREF="#PD1_sr[7]">PD1_sr[7]</A> & <A HREF="#MD1L3">MD1L3</A>) ) ) );


<P> --ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X1_Y5_N2
<P> --register power-up is low

<P><A NAME="ND1_jdo[7]">ND1_jdo[7]</A> = DFFEAS(<A HREF="#ND1L18">ND1L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at LABCELL_X4_Y6_N24
<P><A NAME="LD1L114">LD1L114</A> = ( <A HREF="#LD1L40Q">LD1L40Q</A> & ( (!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (!<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & !<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>)) ) );


<P> --LD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X2_Y6_N36
<P><A NAME="LD1L115">LD1L115</A> = ( <A HREF="#ND1_jdo[7]">ND1_jdo[7]</A> & ( (((<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>)) # (<A HREF="#LD1L114">LD1L114</A>) ) ) # ( !<A HREF="#ND1_jdo[7]">ND1_jdo[7]</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>)) # (<A HREF="#LD1L114">LD1L114</A>))) ) );


<P> --WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at MLABCELL_X8_Y7_N15
<P><A NAME="WB1L26">WB1L26</A> = ( <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X2_Y2_N0
<P><A NAME="MD1L4">MD1L4</A> = ( <A HREF="#Q1_state[8]">Q1_state[8]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>) ) );


<P> --ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X6_Y3_N14
<P> --register power-up is low

<P><A NAME="ZD2_altera_reset_synchronizer_int_chain[1]">ZD2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#ZD2L5">ZD2L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X2_Y5_N27
<P><A NAME="PD1L78">PD1L78</A> = ( <A HREF="#PD1_sr[28]">PD1_sr[28]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[26]">BD1_break_readreg[26]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[28]">PD1_sr[28]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[26]">BD1_break_readreg[26]</A>)))) ) );


<P> --PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X2_Y5_N18
<P><A NAME="PD1L79">PD1L79</A> = ( <A HREF="#LD1_MonDReg[27]">LD1_MonDReg[27]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[27]">BD1_break_readreg[27]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[29]">PD1_sr[29]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[27]">LD1_MonDReg[27]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[27]">BD1_break_readreg[27]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[29]">PD1_sr[29]</A>)))) ) );


<P> --PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X2_Y5_N21
<P><A NAME="PD1L80">PD1L80</A> = ( <A HREF="#PD1_sr[30]">PD1_sr[30]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[28]">BD1_break_readreg[28]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[30]">PD1_sr[30]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[28]">BD1_break_readreg[28]</A>)))) ) );


<P> --LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X4_Y6_N7
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[29]">LD1_MonDReg[29]</A> = DFFEAS(<A HREF="#LD1L119">LD1L119</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>,  ,  ,  ,  );


<P> --PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X2_Y5_N48
<P><A NAME="PD1L81">PD1L81</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A> & ( <A HREF="#PD1_sr[31]">PD1_sr[31]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A>) ) ) ) # ( <A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A> & ( <A HREF="#PD1_sr[31]">PD1_sr[31]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A>) ) ) );


<P> --PD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33 at LABCELL_X2_Y3_N42
<P><A NAME="PD1L42">PD1L42</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#Q1_state[3]">Q1_state[3]</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>))) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#Q1_state[3]">Q1_state[3]</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X2_Y3_N54
<P><A NAME="PD1L82">PD1L82</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#BD1_break_readreg[30]">BD1_break_readreg[30]</A> ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#LD1L110Q">LD1L110Q</A> ) );


<P> --PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X2_Y3_N45
<P><A NAME="PD1L83">PD1L83</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X2_Y3_N12
<P><A NAME="PD1L84">PD1L84</A> = ( <A HREF="#PD1_sr[31]">PD1_sr[31]</A> & ( <A HREF="#PD1_sr[32]">PD1_sr[32]</A> & ( (!<A HREF="#PD1L42">PD1L42</A>) # (((<A HREF="#PD1L82">PD1L82</A> & <A HREF="#PD1L83">PD1L83</A>)) # (<A HREF="#MD1L3">MD1L3</A>)) ) ) ) # ( !<A HREF="#PD1_sr[31]">PD1_sr[31]</A> & ( <A HREF="#PD1_sr[32]">PD1_sr[32]</A> & ( ((<A HREF="#PD1L82">PD1L82</A> & <A HREF="#PD1L83">PD1L83</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( <A HREF="#PD1_sr[31]">PD1_sr[31]</A> & ( !<A HREF="#PD1_sr[32]">PD1_sr[32]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#PD1L42">PD1L42</A>) # ((<A HREF="#PD1L82">PD1L82</A> & <A HREF="#PD1L83">PD1L83</A>)))) ) ) ) # ( !<A HREF="#PD1_sr[31]">PD1_sr[31]</A> & ( !<A HREF="#PD1_sr[32]">PD1_sr[32]</A> & ( (<A HREF="#PD1L82">PD1L82</A> & (!<A HREF="#MD1L3">MD1L3</A> & <A HREF="#PD1L83">PD1L83</A>)) ) ) );


<P> --PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X2_Y5_N30
<P><A NAME="PD1L85">PD1L85</A> = ( <A HREF="#BD1_break_readreg[31]">BD1_break_readreg[31]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[33]">PD1_sr[33]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[31]">BD1_break_readreg[31]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[33]">PD1_sr[33]</A>)))) ) );


<P> --DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X7_Y5_N7
<P> --register power-up is low

<P><A NAME="DD1_resetlatch">DD1_resetlatch</A> = DFFEAS(<A HREF="#DD1L14">DD1L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at MLABCELL_X3_Y4_N45
<P><A NAME="PD1L86">PD1L86</A> = ( <A HREF="#PD1_sr[34]">PD1_sr[34]</A> & ( ((<A HREF="#PD1L5">PD1L5</A> & <A HREF="#DD1_resetlatch">DD1_resetlatch</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[34]">PD1_sr[34]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L5">PD1L5</A> & <A HREF="#DD1_resetlatch">DD1_resetlatch</A>)) ) );


<P> --key0_d1[1] is key0_d1[1] at FF_X12_Y4_N17
<P> --register power-up is low

<P><A NAME="key0_d1[1]">key0_d1[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#A1L93">A1L93</A>,  ,  , VCC);


<P> --TC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22 at LABCELL_X23_Y6_N39
<P><A NAME="TC1L458">TC1L458</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1L421Q">TC1L421Q</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1L424Q">TC1L424Q</A>));


<P> --TC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23 at LABCELL_X23_Y6_N6
<P><A NAME="TC1L457">TC1L457</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[20]">TC1_E_shift_rot_result[20]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[22]">TC1_E_shift_rot_result[22]</A>)));


<P> --TC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24 at LABCELL_X23_Y6_N9
<P><A NAME="TC1L456">TC1L456</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[19]">TC1_E_shift_rot_result[19]</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1L421Q">TC1L421Q</A>));


<P> --TC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25 at LABCELL_X23_Y6_N24
<P><A NAME="TC1L460">TC1L460</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[23]">TC1_E_shift_rot_result[23]</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A>)));


<P> --TC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26 at LABCELL_X23_Y6_N27
<P><A NAME="TC1L459">TC1L459</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[22]">TC1_E_shift_rot_result[22]</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[24]">TC1_E_shift_rot_result[24]</A>));


<P> --TC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27 at LABCELL_X23_Y6_N18
<P><A NAME="TC1L462">TC1L462</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[25]">TC1_E_shift_rot_result[25]</A>))) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A>));


<P> --TC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28 at LABCELL_X23_Y6_N30
<P><A NAME="TC1L461">TC1L461</A> = ( <A HREF="#TC1_E_shift_rot_result[24]">TC1_E_shift_rot_result[24]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[24]">TC1_E_shift_rot_result[24]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A>) ) );


<P> --TC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29 at LABCELL_X23_Y6_N54
<P><A NAME="TC1L464">TC1L464</A> = ( <A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[27]">TC1_E_shift_rot_result[27]</A> & ( (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & <A HREF="#TC1_E_shift_rot_result[29]">TC1_E_shift_rot_result[29]</A>) ) );


<P> --TC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30 at LABCELL_X23_Y6_N45
<P><A NAME="TC1L463">TC1L463</A> = ( <A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#TC1L431Q">TC1L431Q</A>) ) ) # ( !<A HREF="#TC1_E_shift_rot_result[26]">TC1_E_shift_rot_result[26]</A> & ( (<A HREF="#TC1L431Q">TC1L431Q</A> & <A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A>) ) );


<P> --TC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31 at LABCELL_X23_Y6_N42
<P><A NAME="TC1L465">TC1L465</A> = (!<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & (<A HREF="#TC1L431Q">TC1L431Q</A>)) # (<A HREF="#TC1_R_ctrl_shift_rot_right">TC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#TC1_E_shift_rot_result[30]">TC1_E_shift_rot_result[30]</A>)));


<P> --EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X7_Y2_N34
<P> --register power-up is low

<P><A NAME="EB1_jupdate">EB1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#EB1L24">EB1L24</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X10_Y9_N36
<P><A NAME="WB1L27">WB1L27</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[22]">TC1_d_writedata[22]</A> ) );


<P> --WB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X12_Y9_N9
<P><A NAME="WB1_src_data[34]">WB1_src_data[34]</A> = ( <A HREF="#TC1_d_byteenable[2]">TC1_d_byteenable[2]</A> & ( (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>) # (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) ) ) # ( !<A HREF="#TC1_d_byteenable[2]">TC1_d_byteenable[2]</A> & ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> ) );


<P> --PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X2_Y5_N12
<P><A NAME="PD1L87">PD1L87</A> = ( <A HREF="#PD1_sr[23]">PD1_sr[23]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[21]">BD1_break_readreg[21]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[23]">PD1_sr[23]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[21]">BD1_break_readreg[21]</A>))))) ) );


<P> --ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y4_N11
<P> --register power-up is low

<P><A NAME="ND1_jdo[22]">ND1_jdo[22]</A> = DFFEAS(<A HREF="#ND1L43">ND1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X2_Y5_N9
<P><A NAME="PD1L88">PD1L88</A> = ( <A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[18]">BD1_break_readreg[18]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[20]">PD1_sr[20]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[18]">BD1_break_readreg[18]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[20]">PD1_sr[20]</A>)))) ) );


<P> --WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X7_Y5_N15
<P><A NAME="WB1L28">WB1L28</A> = ( <A HREF="#TC1_d_writedata[23]">TC1_d_writedata[23]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X12_Y9_N24
<P><A NAME="WB1L29">WB1L29</A> = (<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & <A HREF="#TC1_d_writedata[24]">TC1_d_writedata[24]</A>);


<P> --WB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X12_Y9_N33
<P><A NAME="WB1_src_data[35]">WB1_src_data[35]</A> = ((<A HREF="#TC1_d_byteenable[3]">TC1_d_byteenable[3]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>)) # (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>);


<P> --WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X10_Y9_N6
<P><A NAME="WB1L30">WB1L30</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[25]">TC1_d_writedata[25]</A> ) );


<P> --WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X12_Y9_N27
<P><A NAME="WB1L31">WB1L31</A> = ( <A HREF="#TC1_d_writedata[26]">TC1_d_writedata[26]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --ZD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X6_Y6_N59
<P> --register power-up is low

<P><A NAME="ZD1_altera_reset_synchronizer_int_chain[0]">ZD1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1L14">AB1L14</A>,  ,  , <A HREF="#ZD1_altera_reset_synchronizer_int_chain[1]">ZD1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X6_Y6_N14
<P> --register power-up is low

<P><A NAME="DD1_resetrequest">DD1_resetrequest</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>, <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A>,  ,  , VCC);


<P> --AB1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X6_Y6_N12
<P><A NAME="AB1L14">AB1L14</A> = (!<A HREF="#key0_d3[0]">key0_d3[0]</A>) # (<A HREF="#DD1_resetrequest">DD1_resetrequest</A>);


<P> --ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y5_N35
<P> --register power-up is low

<P><A NAME="ND1_jdo[14]">ND1_jdo[14]</A> = DFFEAS(<A HREF="#ND1L31">ND1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at LABCELL_X9_Y7_N3
<P><A NAME="WB1L32">WB1L32</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[11]">TC1_d_writedata[11]</A> ) );


<P> --WB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X12_Y9_N0
<P><A NAME="WB1_src_data[33]">WB1_src_data[33]</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( (<A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A>) # (<A HREF="#TC1_d_byteenable[1]">TC1_d_byteenable[1]</A>) ) ) # ( !<A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#WB1_saved_grant[1]">WB1_saved_grant[1]</A> ) );


<P> --ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X1_Y5_N13
<P> --register power-up is low

<P><A NAME="ND1_jdo[15]">ND1_jdo[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[15]">PD1_sr[15]</A>,  ,  , VCC);


<P> --LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y6_N39
<P><A NAME="LD1L116">LD1L116</A> = ( <A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A>)) # (<A HREF="#LD1L114">LD1L114</A>))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[15]">ND1_jdo[15]</A>)))) ) ) # ( !<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#LD1L114">LD1L114</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[15]">ND1_jdo[15]</A>))) ) );


<P> --WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at MLABCELL_X6_Y5_N24
<P><A NAME="WB1L33">WB1L33</A> = ( <A HREF="#TC1_d_writedata[12]">TC1_d_writedata[12]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at MLABCELL_X8_Y7_N42
<P><A NAME="WB1L34">WB1L34</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[13]">TC1_d_writedata[13]</A> ) );


<P> --LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y6_N30
<P><A NAME="LD1L117">LD1L117</A> = ( <A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#XD1_q_a[14]">XD1_q_a[14]</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>))) ) ) ) # ( !<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#LD1L118">LD1L118</A>))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>)) ) ) ) # ( <A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#LD1L118">LD1L118</A>))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>)) ) ) ) # ( !<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#LD1L118">LD1L118</A>))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>)) ) ) );


<P> --WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at MLABCELL_X6_Y5_N18
<P><A NAME="WB1L35">WB1L35</A> = ( <A HREF="#TC1_d_writedata[14]">TC1_d_writedata[14]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at MLABCELL_X6_Y5_N27
<P><A NAME="WB1L36">WB1L36</A> = ( <A HREF="#TC1_d_writedata[15]">TC1_d_writedata[15]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at MLABCELL_X8_Y7_N51
<P><A NAME="WB1L37">WB1L37</A> = ( <A HREF="#TC1_d_writedata[16]">TC1_d_writedata[16]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at MLABCELL_X8_Y7_N18
<P><A NAME="WB1L38">WB1L38</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[4]">TC1_d_writedata[4]</A> ) );


<P> --ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X1_Y5_N17
<P> --register power-up is low

<P><A NAME="ND1_jdo[8]">ND1_jdo[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[8]">PD1_sr[8]</A>,  ,  , VCC);


<P> --WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X10_Y6_N42
<P><A NAME="WB1L39">WB1L39</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[5]">TC1_d_writedata[5]</A> ) );


<P> --ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N58
<P> --register power-up is low

<P><A NAME="ND1_jdo[10]">ND1_jdo[10]</A> = DFFEAS(<A HREF="#ND1L23">ND1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at MLABCELL_X8_Y7_N24
<P><A NAME="WB1L40">WB1L40</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[7]">TC1_d_writedata[7]</A> ) );


<P> --WC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X6_Y5_N47
<P> --register power-up is low

<P><A NAME="WC1_writedata[27]">WC1_writedata[27]</A> = DFFEAS(<A HREF="#WB1L50">WB1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at MLABCELL_X6_Y5_N42
<P><A NAME="LD1L187">LD1L187</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#WC1_writedata[27]">WC1_writedata[27]</A>))) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#LD1_MonDReg[27]">LD1_MonDReg[27]</A>));


<P> --WC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X8_Y7_N41
<P> --register power-up is low

<P><A NAME="WC1_writedata[28]">WC1_writedata[28]</A> = DFFEAS(<A HREF="#WB1L51">WB1L51</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X8_Y7_N36
<P><A NAME="LD1L188">LD1L188</A> = ( <A HREF="#WC1_writedata[28]">WC1_writedata[28]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A>) ) ) # ( !<A HREF="#WC1_writedata[28]">WC1_writedata[28]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A>) ) );


<P> --WC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X8_Y7_N11
<P> --register power-up is low

<P><A NAME="WC1_writedata[29]">WC1_writedata[29]</A> = DFFEAS(<A HREF="#WB1L52">WB1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X8_Y7_N6
<P><A NAME="LD1L189">LD1L189</A> = ( <A HREF="#WC1_writedata[29]">WC1_writedata[29]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A>) ) ) # ( !<A HREF="#WC1_writedata[29]">WC1_writedata[29]</A> & ( (<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --WC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X7_Y5_N59
<P> --register power-up is low

<P><A NAME="WC1_writedata[30]">WC1_writedata[30]</A> = DFFEAS(<A HREF="#WB1L53">WB1L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X7_Y5_N54
<P><A NAME="LD1L190">LD1L190</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[30]">LD1_MonDReg[30]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_writedata[30]">WC1_writedata[30]</A> ) );


<P> --WC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X3_Y5_N56
<P> --register power-up is low

<P><A NAME="WC1_writedata[31]">WC1_writedata[31]</A> = DFFEAS(<A HREF="#WB1L54">WB1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at MLABCELL_X3_Y5_N57
<P><A NAME="LD1L191">LD1L191</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#WC1_writedata[31]">WC1_writedata[31]</A> ) );


<P> --ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N14
<P> --register power-up is low

<P><A NAME="ND1_jdo[12]">ND1_jdo[12]</A> = DFFEAS(<A HREF="#ND1L27">ND1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X13_Y9_N54
<P><A NAME="WB1L41">WB1L41</A> = ( <A HREF="#TC1_d_writedata[9]">TC1_d_writedata[9]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N43
<P> --register power-up is low

<P><A NAME="ND1_jdo[11]">ND1_jdo[11]</A> = DFFEAS(<A HREF="#ND1L25">ND1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X12_Y9_N42
<P><A NAME="WB1L42">WB1L42</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[8]">TC1_d_writedata[8]</A> ) );


<P> --ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N16
<P> --register power-up is low

<P><A NAME="ND1_jdo[9]">ND1_jdo[9]</A> = DFFEAS(<A HREF="#ND1L21">ND1L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at MLABCELL_X8_Y6_N9
<P><A NAME="WB1L43">WB1L43</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A> ) );


<P> --ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N46
<P> --register power-up is low

<P><A NAME="ND1_jdo[13]">ND1_jdo[13]</A> = DFFEAS(<A HREF="#ND1L29">ND1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at MLABCELL_X8_Y7_N0
<P><A NAME="WB1L44">WB1L44</A> = ( <A HREF="#TC1_d_writedata[10]">TC1_d_writedata[10]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at MLABCELL_X3_Y5_N3
<P><A NAME="WB1L45">WB1L45</A> = ( <A HREF="#TC1_d_writedata[17]">TC1_d_writedata[17]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at MLABCELL_X8_Y7_N54
<P><A NAME="WB1L46">WB1L46</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[18]">TC1_d_writedata[18]</A> ) );


<P> --WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X8_Y8_N48
<P><A NAME="WB1L47">WB1L47</A> = ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> & ( <A HREF="#TC1_d_writedata[19]">TC1_d_writedata[19]</A> ) );


<P> --WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at MLABCELL_X6_Y5_N39
<P><A NAME="WB1L48">WB1L48</A> = (<A HREF="#TC1_d_writedata[21]">TC1_d_writedata[21]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>);


<P> --WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X9_Y6_N6
<P><A NAME="WB1L49">WB1L49</A> = (<A HREF="#TC1_d_writedata[20]">TC1_d_writedata[20]</A> & <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A>);


<P> --EB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N45
<P><A NAME="EB1L84">EB1L84</A> = AMPP_FUNCTION(!<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#EB1_rdata[4]">EB1_rdata[4]</A>, !<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_td_shift[7]">EB1_td_shift[7]</A>);


<P> --EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y3_N24
<P><A NAME="EB1L85">EB1L85</A> = AMPP_FUNCTION(!<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#EB1L78">EB1L78</A>, !<A HREF="#EB1_rdata[5]">EB1_rdata[5]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#EB1_td_shift[8]">EB1_td_shift[8]</A>);


<P> --EB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y3_N21
<P><A NAME="EB1L86">EB1L86</A> = AMPP_FUNCTION(!<A HREF="#EB1_count[9]">EB1_count[9]</A>, !<A HREF="#EB1_td_shift[9]">EB1_td_shift[9]</A>, !<A HREF="#EB1_rdata[6]">EB1_rdata[6]</A>);


<P> --PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y6_N33
<P><A NAME="PD1L89">PD1L89</A> = ( <A HREF="#BD1_break_readreg[6]">BD1_break_readreg[6]</A> & ( (<A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A>) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) ) ) # ( !<A HREF="#BD1_break_readreg[6]">BD1_break_readreg[6]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A>) ) );


<P> --PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y6_N18
<P><A NAME="PD1L90">PD1L90</A> = ( <A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[8]">PD1_sr[8]</A> ) ) ) # ( !<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[8]">PD1_sr[8]</A> ) ) ) # ( <A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & ( !<A HREF="#MD1L3">MD1L3</A> & ( (<A HREF="#PD1L89">PD1L89</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) ) ) ) # ( !<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[7]">PD1_sr[7]</A> ) ) );


<P> --DD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X7_Y5_N6
<P><A NAME="DD1L14">DD1L14</A> = ( <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (!<A HREF="#ND1_jdo[24]">ND1_jdo[24]</A> & <A HREF="#DD1_resetlatch">DD1_resetlatch</A>) ) ) # ( !<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (<A HREF="#DD1_resetlatch">DD1_resetlatch</A>) # (<A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>) ) );


<P> --EB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X2_Y2_N54
<P><A NAME="EB1L23">EB1L23</A> = AMPP_FUNCTION(!<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#EB1_jupdate">EB1_jupdate</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X2_Y5_N15
<P><A NAME="PD1L91">PD1L91</A> = ( <A HREF="#BD1_break_readreg[22]">BD1_break_readreg[22]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[24]">PD1_sr[24]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[22]">BD1_break_readreg[22]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[24]">PD1_sr[24]</A>)))) ) );


<P> --ZD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X6_Y6_N56
<P> --register power-up is low

<P><A NAME="ZD1_altera_reset_synchronizer_int_chain[1]">ZD1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#ZD1L4">ZD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1L14">AB1L14</A>,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[15]">PD1_sr[15]</A> = DFFEAS(<A HREF="#PD1L97">PD1L97</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at MLABCELL_X6_Y5_N45
<P><A NAME="WB1L50">WB1L50</A> = ( <A HREF="#TC1_d_writedata[27]">TC1_d_writedata[27]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at MLABCELL_X8_Y7_N39
<P><A NAME="WB1L51">WB1L51</A> = ( <A HREF="#TC1_d_writedata[28]">TC1_d_writedata[28]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at MLABCELL_X8_Y7_N9
<P><A NAME="WB1L52">WB1L52</A> = ( <A HREF="#TC1_d_writedata[29]">TC1_d_writedata[29]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X7_Y5_N57
<P><A NAME="WB1L53">WB1L53</A> = ( <A HREF="#TC1_d_writedata[30]">TC1_d_writedata[30]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --WB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at MLABCELL_X3_Y5_N54
<P><A NAME="WB1L54">WB1L54</A> = ( <A HREF="#TC1_d_writedata[31]">TC1_d_writedata[31]</A> & ( <A HREF="#WB1_saved_grant[0]">WB1_saved_grant[0]</A> ) );


<P> --PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X2_Y5_N33
<P><A NAME="PD1L92">PD1L92</A> = ( <A HREF="#PD1_sr[17]">PD1_sr[17]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[15]">BD1_break_readreg[15]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[17]">PD1_sr[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[15]">BD1_break_readreg[15]</A>)))) ) );


<P> --PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X2_Y5_N42
<P><A NAME="PD1L93">PD1L93</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#BD1_break_readreg[23]">BD1_break_readreg[23]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1_sr[25]">PD1_sr[25]</A>)) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & ( (!<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#PD1_sr[25]">PD1_sr[25]</A>) ) ) ) # ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#BD1_break_readreg[23]">BD1_break_readreg[23]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1_sr[25]">PD1_sr[25]</A>)) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & ( (<A HREF="#MD1L3">MD1L3</A> & <A HREF="#PD1_sr[25]">PD1_sr[25]</A>) ) ) );


<P> --PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y6_N36
<P><A NAME="PD1L94">PD1L94</A> = ( <A HREF="#PD1_sr[9]">PD1_sr[9]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[7]">BD1_break_readreg[7]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[9]">PD1_sr[9]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[7]">BD1_break_readreg[7]</A>))))) ) );


<P> --PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y6_N30
<P><A NAME="PD1L95">PD1L95</A> = ( <A HREF="#BD1_break_readreg[13]">BD1_break_readreg[13]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[15]">PD1_sr[15]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[13]">BD1_break_readreg[13]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[15]">PD1_sr[15]</A>)))) ) );


<P> --PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y5_N19
<P> --register power-up is low

<P><A NAME="PD1_DRsize.010">PD1_DRsize.010</A> = DFFEAS(<A HREF="#PD1L43">PD1L43</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y3_N18
<P><A NAME="PD1L96">PD1L96</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & <A HREF="#PD1_sr[15]">PD1_sr[15]</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (((<A HREF="#PD1_sr[15]">PD1_sr[15]</A>)))) # (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A>))) ) ) ) # ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( !<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & <A HREF="#PD1_sr[15]">PD1_sr[15]</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( !<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (((<A HREF="#PD1_sr[15]">PD1_sr[15]</A>)))) # (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (<A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A> & ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)))) ) ) );


<P> --PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N42
<P><A NAME="PD1L97">PD1L97</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( (!<A HREF="#PD1_DRsize.010">PD1_DRsize.010</A> & ((<A HREF="#PD1_sr[16]">PD1_sr[16]</A>))) # (<A HREF="#PD1_DRsize.010">PD1_DRsize.010</A> & (<A HREF="#A1L6">A1L6</A>)) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L96">PD1L96</A> ) );


<P> --PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y6_N0
<P><A NAME="PD1L98">PD1L98</A> = ( <A HREF="#PD1_sr[11]">PD1_sr[11]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[9]">BD1_break_readreg[9]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[11]">PD1_sr[11]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[9]">BD1_break_readreg[9]</A>))))) ) );


<P> --PD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y6_N6
<P><A NAME="PD1L99">PD1L99</A> = ( <A HREF="#PD1_sr[13]">PD1_sr[13]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[11]">BD1_break_readreg[11]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[13]">PD1_sr[13]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[11]">BD1_break_readreg[11]</A>)))) ) );


<P> --PD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y6_N3
<P><A NAME="PD1L100">PD1L100</A> = ( <A HREF="#PD1_sr[12]">PD1_sr[12]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[10]">BD1_break_readreg[10]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[12]">PD1_sr[12]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[10]">BD1_break_readreg[10]</A>)))) ) );


<P> --PD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y6_N39
<P><A NAME="PD1L101">PD1L101</A> = ( <A HREF="#PD1_sr[10]">PD1_sr[10]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[8]">BD1_break_readreg[8]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[10]">PD1_sr[10]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[8]">BD1_break_readreg[8]</A>))))) ) );


<P> --PD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y6_N9
<P><A NAME="PD1L102">PD1L102</A> = ( <A HREF="#BD1_break_readreg[12]">BD1_break_readreg[12]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[14]">PD1_sr[14]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[12]">BD1_break_readreg[12]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[14]">PD1_sr[14]</A>)))) ) );


<P> --PD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55 at LABCELL_X1_Y5_N18
<P><A NAME="PD1L43">PD1L43</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> ) );


<P> --TC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2 at LABCELL_X13_Y6_N42
<P><A NAME="TC1L890">TC1L890</A> = ( <A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[8]">ZB2_av_readdata_pre[8]</A>)) # (<A HREF="#ZB1_av_readdata_pre[8]">ZB1_av_readdata_pre[8]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[8]">ZB2_av_readdata_pre[8]</A>)) # (<A HREF="#ZB1_av_readdata_pre[8]">ZB1_av_readdata_pre[8]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[8]">ZB2_av_readdata_pre[8]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[8]">ZB4_av_readdata_pre[8]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[8]">ZB2_av_readdata_pre[8]</A>) ) ) );


<P> --TC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at MLABCELL_X15_Y5_N42
<P><A NAME="TC1L905">TC1L905</A> = ( <A HREF="#ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A> & ( <A HREF="#ZB2_av_readdata_pre[11]">ZB2_av_readdata_pre[11]</A> & ( (((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A> & ( <A HREF="#ZB2_av_readdata_pre[11]">ZB2_av_readdata_pre[11]</A> & ( ((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A> & ( !<A HREF="#ZB2_av_readdata_pre[11]">ZB2_av_readdata_pre[11]</A> & ( ((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[11]">ZB4_av_readdata_pre[11]</A> & ( !<A HREF="#ZB2_av_readdata_pre[11]">ZB2_av_readdata_pre[11]</A> & ( (<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --TC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4 at LABCELL_X13_Y6_N27
<P><A NAME="TC1L910">TC1L910</A> = ( <A HREF="#ZB1_av_readdata_pre[12]">ZB1_av_readdata_pre[12]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> ) ) # ( !<A HREF="#ZB1_av_readdata_pre[12]">ZB1_av_readdata_pre[12]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & (<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)))) # (<A HREF="#UB2L1">UB2L1</A> & (((<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A>))) ) ) ) # ( <A HREF="#ZB1_av_readdata_pre[12]">ZB1_av_readdata_pre[12]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & (<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)))) # (<A HREF="#UB2L1">UB2L1</A> & (((<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A>))) ) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[12]">ZB1_av_readdata_pre[12]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & (<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)))) # (<A HREF="#UB2L1">UB2L1</A> & (((<A HREF="#ZB2_av_readdata_pre[12]">ZB2_av_readdata_pre[12]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB4_av_readdata_pre[12]">ZB4_av_readdata_pre[12]</A>))) ) ) );


<P> --TC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5 at LABCELL_X13_Y6_N0
<P><A NAME="TC1L895">TC1L895</A> = ( <A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[9]">ZB2_av_readdata_pre[9]</A>)) # (<A HREF="#ZB1_av_readdata_pre[9]">ZB1_av_readdata_pre[9]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[9]">ZB2_av_readdata_pre[9]</A>)) # (<A HREF="#ZB1_av_readdata_pre[9]">ZB1_av_readdata_pre[9]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[9]">ZB2_av_readdata_pre[9]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[9]">ZB4_av_readdata_pre[9]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & <A HREF="#ZB2_av_readdata_pre[9]">ZB2_av_readdata_pre[9]</A>) ) ) );


<P> --TC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6 at LABCELL_X13_Y6_N9
<P><A NAME="TC1L900">TC1L900</A> = ( <A HREF="#ZB2_av_readdata_pre[10]">ZB2_av_readdata_pre[10]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>)) # (<A HREF="#ZB1_av_readdata_pre[10]">ZB1_av_readdata_pre[10]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[10]">ZB2_av_readdata_pre[10]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>)) # (<A HREF="#ZB1_av_readdata_pre[10]">ZB1_av_readdata_pre[10]</A>) ) ) ) # ( <A HREF="#ZB2_av_readdata_pre[10]">ZB2_av_readdata_pre[10]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[10]">ZB2_av_readdata_pre[10]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (<A HREF="#UB2L1">UB2L1</A> & <A HREF="#ZB4_av_readdata_pre[10]">ZB4_av_readdata_pre[10]</A>) ) ) );


<P> --TC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at LABCELL_X13_Y6_N18
<P><A NAME="TC1L921">TC1L921</A> = ( <A HREF="#ZB1_av_readdata_pre[15]">ZB1_av_readdata_pre[15]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> ) ) # ( !<A HREF="#ZB1_av_readdata_pre[15]">ZB1_av_readdata_pre[15]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>))) # (<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (((<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>))) ) ) ) # ( <A HREF="#ZB1_av_readdata_pre[15]">ZB1_av_readdata_pre[15]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>))) # (<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (((<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>))) ) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[15]">ZB1_av_readdata_pre[15]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>))) # (<A HREF="#ZB4_av_readdata_pre[15]">ZB4_av_readdata_pre[15]</A> & (((<A HREF="#ZB2_av_readdata_pre[15]">ZB2_av_readdata_pre[15]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>))) ) ) );


<P> --TC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8 at LABCELL_X13_Y6_N48
<P><A NAME="TC1L919">TC1L919</A> = ( <A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A> & ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB2_av_readdata_pre[14]">ZB2_av_readdata_pre[14]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A> & ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & ((!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB2_av_readdata_pre[14]">ZB2_av_readdata_pre[14]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A> & ( !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB2_av_readdata_pre[14]">ZB2_av_readdata_pre[14]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[14]">ZB4_av_readdata_pre[14]</A> & ( !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB2_av_readdata_pre[14]">ZB2_av_readdata_pre[14]</A>) ) ) );


<P> --TC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9 at LABCELL_X13_Y6_N54
<P><A NAME="TC1L920">TC1L920</A> = ( <A HREF="#ZB1_av_readdata_pre[14]">ZB1_av_readdata_pre[14]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A> & <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[14]">ZB1_av_readdata_pre[14]</A> & ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((<A HREF="#TC1L919">TC1L919</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A>)) ) ) ) # ( <A HREF="#ZB1_av_readdata_pre[14]">ZB1_av_readdata_pre[14]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((<A HREF="#TC1L919">TC1L919</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A>)) ) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[14]">ZB1_av_readdata_pre[14]</A> & ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((<A HREF="#TC1L919">TC1L919</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#TC1_av_ld_byte2_data[6]">TC1_av_ld_byte2_data[6]</A>)) ) ) );


<P> --TC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10 at LABCELL_X13_Y6_N39
<P><A NAME="TC1L916">TC1L916</A> = ( <A HREF="#ZB2_av_readdata_pre[13]">ZB2_av_readdata_pre[13]</A> & ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & ((!<A HREF="#UB2L1">UB2L1</A>) # (!<A HREF="#ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A>)))) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[13]">ZB2_av_readdata_pre[13]</A> & ( <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & ((!<A HREF="#UB2L1">UB2L1</A>) # (!<A HREF="#ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A>))) ) ) ) # ( <A HREF="#ZB2_av_readdata_pre[13]">ZB2_av_readdata_pre[13]</A> & ( !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#UB2L1">UB2L1</A>) # (!<A HREF="#ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A>))) ) ) ) # ( !<A HREF="#ZB2_av_readdata_pre[13]">ZB2_av_readdata_pre[13]</A> & ( !<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#UB2L1">UB2L1</A>) # (!<A HREF="#ZB4_av_readdata_pre[13]">ZB4_av_readdata_pre[13]</A>) ) ) );


<P> --TC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11 at LABCELL_X16_Y6_N30
<P><A NAME="TC1L917">TC1L917</A> = ( <A HREF="#ZB1_av_readdata_pre[13]">ZB1_av_readdata_pre[13]</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (!<A HREF="#ZB1L35Q">ZB1L35Q</A> & (<A HREF="#TC1L916">TC1L916</A>))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((!<A HREF="#TC1_av_ld_byte2_data[5]">TC1_av_ld_byte2_data[5]</A>)))) ) ) # ( !<A HREF="#ZB1_av_readdata_pre[13]">ZB1_av_readdata_pre[13]</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (<A HREF="#TC1L916">TC1L916</A>)) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((!<A HREF="#TC1_av_ld_byte2_data[5]">TC1_av_ld_byte2_data[5]</A>))) ) );


<P> --PD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y4_N39
<P><A NAME="PD1L103">PD1L103</A> = ( <A HREF="#RD2_dreg[0]">RD2_dreg[0]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (((<A HREF="#PD1_sr[35]">PD1_sr[35]</A>)))) # (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & ((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#PD1_sr[35]">PD1_sr[35]</A>)))) ) ) # ( !<A HREF="#RD2_dreg[0]">RD2_dreg[0]</A> & ( (<A HREF="#PD1_sr[35]">PD1_sr[35]</A> & ((!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # ((<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)))) ) );


<P> --TC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4 at MLABCELL_X15_Y5_N12
<P><A NAME="TC1L940">TC1L940</A> = ( <A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A> & ( <A HREF="#ZB2_av_readdata_pre[16]">ZB2_av_readdata_pre[16]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A> & ( <A HREF="#ZB2_av_readdata_pre[16]">ZB2_av_readdata_pre[16]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A> & ( !<A HREF="#ZB2_av_readdata_pre[16]">ZB2_av_readdata_pre[16]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[16]">ZB4_av_readdata_pre[16]</A> & ( !<A HREF="#ZB2_av_readdata_pre[16]">ZB2_av_readdata_pre[16]</A> & ( (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) ) ) );


<P> --TC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5 at LABCELL_X13_Y7_N45
<P><A NAME="TC1L941">TC1L941</A> = ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( <A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A> & ( (<A HREF="#TC1L940">TC1L940</A> & (!<A HREF="#ZB1_av_readdata_pre[16]">ZB1_av_readdata_pre[16]</A> & !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( <A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A> & ( (<A HREF="#TC1L940">TC1L940</A> & !<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) ) ) ) # ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( !<A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A> & ( ((<A HREF="#TC1L940">TC1L940</A> & !<A HREF="#ZB1_av_readdata_pre[16]">ZB1_av_readdata_pre[16]</A>)) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( !<A HREF="#TC1_av_ld_byte3_data[0]">TC1_av_ld_byte3_data[0]</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) # (<A HREF="#TC1L940">TC1L940</A>) ) ) );


<P> --TC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6 at LABCELL_X16_Y5_N12
<P><A NAME="TC1L950">TC1L950</A> = ( <A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (((<A HREF="#ZB1_av_readdata_pre[19]">ZB1_av_readdata_pre[19]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#ZB2_av_readdata_pre[19]">ZB2_av_readdata_pre[19]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( ((<A HREF="#ZB1_av_readdata_pre[19]">ZB1_av_readdata_pre[19]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#ZB2_av_readdata_pre[19]">ZB2_av_readdata_pre[19]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( ((<A HREF="#ZB1_av_readdata_pre[19]">ZB1_av_readdata_pre[19]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[19]">ZB4_av_readdata_pre[19]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (<A HREF="#ZB1_av_readdata_pre[19]">ZB1_av_readdata_pre[19]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) );


<P> --TC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7 at LABCELL_X16_Y5_N18
<P><A NAME="TC1L955">TC1L955</A> = ( <A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (((<A HREF="#ZB1_av_readdata_pre[20]">ZB1_av_readdata_pre[20]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#UB2L1">UB2L1</A>)) # (<A HREF="#ZB2_av_readdata_pre[20]">ZB2_av_readdata_pre[20]</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & ( <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( ((<A HREF="#ZB1_av_readdata_pre[20]">ZB1_av_readdata_pre[20]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#ZB2_av_readdata_pre[20]">ZB2_av_readdata_pre[20]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( ((<A HREF="#ZB1_av_readdata_pre[20]">ZB1_av_readdata_pre[20]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[20]">ZB4_av_readdata_pre[20]</A> & ( !<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ( (<A HREF="#ZB1_av_readdata_pre[20]">ZB1_av_readdata_pre[20]</A> & <A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) );


<P> --TC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~8 at MLABCELL_X15_Y5_N15
<P><A NAME="TC1L943">TC1L943</A> = ( <A HREF="#ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A> & ( <A HREF="#ZB2_av_readdata_pre[17]">ZB2_av_readdata_pre[17]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A> & ( <A HREF="#ZB2_av_readdata_pre[17]">ZB2_av_readdata_pre[17]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A> & ( !<A HREF="#ZB2_av_readdata_pre[17]">ZB2_av_readdata_pre[17]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[17]">ZB4_av_readdata_pre[17]</A> & ( !<A HREF="#ZB2_av_readdata_pre[17]">ZB2_av_readdata_pre[17]</A> & ( (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) ) ) );


<P> --TC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9 at LABCELL_X17_Y7_N30
<P><A NAME="TC1L944">TC1L944</A> = ( <A HREF="#TC1L943">TC1L943</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((!<A HREF="#ZB1_av_readdata_pre[17]">ZB1_av_readdata_pre[17]</A>) # ((!<A HREF="#ZB1L35Q">ZB1L35Q</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((!<A HREF="#TC1_av_ld_byte3_data[1]">TC1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#TC1L943">TC1L943</A> & ( (!<A HREF="#TC1_av_ld_byte3_data[1]">TC1_av_ld_byte3_data[1]</A> & <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>) ) );


<P> --TC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10 at MLABCELL_X15_Y5_N18
<P><A NAME="TC1L945">TC1L945</A> = ( <A HREF="#ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A> & ( <A HREF="#ZB1_av_readdata_pre[18]">ZB1_av_readdata_pre[18]</A> & ( (((<A HREF="#ZB2_av_readdata_pre[18]">ZB2_av_readdata_pre[18]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>)) # (<A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A> & ( <A HREF="#ZB1_av_readdata_pre[18]">ZB1_av_readdata_pre[18]</A> & ( ((<A HREF="#ZB2_av_readdata_pre[18]">ZB2_av_readdata_pre[18]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB1L35Q">ZB1L35Q</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A> & ( !<A HREF="#ZB1_av_readdata_pre[18]">ZB1_av_readdata_pre[18]</A> & ( ((<A HREF="#ZB2_av_readdata_pre[18]">ZB2_av_readdata_pre[18]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[18]">ZB4_av_readdata_pre[18]</A> & ( !<A HREF="#ZB1_av_readdata_pre[18]">ZB1_av_readdata_pre[18]</A> & ( (<A HREF="#ZB2_av_readdata_pre[18]">ZB2_av_readdata_pre[18]</A> & <A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --TC1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11 at MLABCELL_X15_Y5_N45
<P><A NAME="TC1L966">TC1L966</A> = ( <A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A> & ( <A HREF="#ZB2_av_readdata_pre[23]">ZB2_av_readdata_pre[23]</A> & ( (((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A> & ( <A HREF="#ZB2_av_readdata_pre[23]">ZB2_av_readdata_pre[23]</A> & ( ((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A> & ( !<A HREF="#ZB2_av_readdata_pre[23]">ZB2_av_readdata_pre[23]</A> & ( ((<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#UB2L1">UB2L1</A>) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[23]">ZB4_av_readdata_pre[23]</A> & ( !<A HREF="#ZB2_av_readdata_pre[23]">ZB2_av_readdata_pre[23]</A> & ( (<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A> & <A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --TC1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12 at MLABCELL_X15_Y5_N48
<P><A NAME="TC1L964">TC1L964</A> = ( <A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A> & ( <A HREF="#ZB2_av_readdata_pre[22]">ZB2_av_readdata_pre[22]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A> & ( <A HREF="#ZB2_av_readdata_pre[22]">ZB2_av_readdata_pre[22]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A> & ( !<A HREF="#ZB2_av_readdata_pre[22]">ZB2_av_readdata_pre[22]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[22]">ZB4_av_readdata_pre[22]</A> & ( !<A HREF="#ZB2_av_readdata_pre[22]">ZB2_av_readdata_pre[22]</A> & ( (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --TC1L965 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13 at MLABCELL_X15_Y5_N24
<P><A NAME="TC1L965">TC1L965</A> = ( <A HREF="#TC1L964">TC1L964</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((!<A HREF="#ZB1L35Q">ZB1L35Q</A>) # ((!<A HREF="#ZB1_av_readdata_pre[22]">ZB1_av_readdata_pre[22]</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((!<A HREF="#TC1_av_ld_byte3_data[6]">TC1_av_ld_byte3_data[6]</A>)))) ) ) # ( !<A HREF="#TC1L964">TC1L964</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & !<A HREF="#TC1_av_ld_byte3_data[6]">TC1_av_ld_byte3_data[6]</A>) ) );


<P> --TC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14 at MLABCELL_X15_Y5_N51
<P><A NAME="TC1L961">TC1L961</A> = ( <A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( <A HREF="#ZB2_av_readdata_pre[21]">ZB2_av_readdata_pre[21]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( <A HREF="#ZB2_av_readdata_pre[21]">ZB2_av_readdata_pre[21]</A> & ( (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( !<A HREF="#ZB2_av_readdata_pre[21]">ZB2_av_readdata_pre[21]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[21]">ZB4_av_readdata_pre[21]</A> & ( !<A HREF="#ZB2_av_readdata_pre[21]">ZB2_av_readdata_pre[21]</A> & ( (!<A HREF="#ZB3_av_readdata_pre[30]">ZB3_av_readdata_pre[30]</A>) # (!<A HREF="#ZB3_read_latency_shift_reg[0]">ZB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --TC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15 at LABCELL_X16_Y6_N33
<P><A NAME="TC1L962">TC1L962</A> = ( <A HREF="#TC1L961">TC1L961</A> & ( (!<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & ((!<A HREF="#ZB1L35Q">ZB1L35Q</A>) # ((!<A HREF="#ZB1_av_readdata_pre[21]">ZB1_av_readdata_pre[21]</A>)))) # (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & (((!<A HREF="#TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A>)))) ) ) # ( !<A HREF="#TC1L961">TC1L961</A> & ( (<A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A> & !<A HREF="#TC1_av_ld_byte3_data[5]">TC1_av_ld_byte3_data[5]</A>) ) );


<P> --LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X4_Y6_N27
<P><A NAME="LD1L118">LD1L118</A> = ( <A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( (!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (!<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> $ (<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>))) ) ) # ( !<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ( <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> ) );


<P> --HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~17 at MLABCELL_X15_Y4_N0
<P><A NAME="HC1L6">HC1L6</A> = ( <A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A> & ( <A HREF="#ZB6_av_readdata_pre[0]">ZB6_av_readdata_pre[0]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB2_av_readdata_pre[0]">ZB2_av_readdata_pre[0]</A>) # (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A> & ( <A HREF="#ZB6_av_readdata_pre[0]">ZB6_av_readdata_pre[0]</A> & ( (!<A HREF="#ZB6_read_latency_shift_reg[0]">ZB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB2_av_readdata_pre[0]">ZB2_av_readdata_pre[0]</A>) # (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A> & ( !<A HREF="#ZB6_av_readdata_pre[0]">ZB6_av_readdata_pre[0]</A> & ( (!<A HREF="#UB2L1">UB2L1</A> & ((!<A HREF="#ZB2_av_readdata_pre[0]">ZB2_av_readdata_pre[0]</A>) # (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZB4_av_readdata_pre[0]">ZB4_av_readdata_pre[0]</A> & ( !<A HREF="#ZB6_av_readdata_pre[0]">ZB6_av_readdata_pre[0]</A> & ( (!<A HREF="#ZB2_av_readdata_pre[0]">ZB2_av_readdata_pre[0]</A>) # (!<A HREF="#ZB2_read_latency_shift_reg[0]">ZB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --HC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~18 at LABCELL_X11_Y7_N30
<P><A NAME="HC1L7">HC1L7</A> = ( <A HREF="#ZB1L35Q">ZB1L35Q</A> & ( ((<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A> & <A HREF="#ZB5_av_readdata_pre[0]">ZB5_av_readdata_pre[0]</A>)) # (<A HREF="#ZB1_av_readdata_pre[0]">ZB1_av_readdata_pre[0]</A>) ) ) # ( !<A HREF="#ZB1L35Q">ZB1L35Q</A> & ( (<A HREF="#ZB5_read_latency_shift_reg[0]">ZB5_read_latency_shift_reg[0]</A> & <A HREF="#ZB5_av_readdata_pre[0]">ZB5_av_readdata_pre[0]</A>) ) );


<P> --TC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X28_Y5_N48
<P><A NAME="TC1L209">TC1L209</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ((!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>) # (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)))) ) ) );


<P> --TC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at MLABCELL_X21_Y5_N15
<P><A NAME="TC1L199">TC1L199</A> = ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>))) ) ) # ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>))) ) );


<P> --TC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X19_Y7_N24
<P><A NAME="TC1L200">TC1L200</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> $ (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) );


<P> --TC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X18_Y5_N12
<P><A NAME="TC1L236">TC1L236</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> $ (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>))) ) ) );


<P> --TC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at MLABCELL_X28_Y5_N51
<P><A NAME="TC1L237">TC1L237</A> = ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>))) ) ) ) # ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ((!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>) # (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)))) ) ) );


<P> --TC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X19_Y5_N36
<P><A NAME="TC1L225">TC1L225</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>) ) ) ) # ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>)) ) ) );


<P> --TC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at MLABCELL_X21_Y5_N9
<P><A NAME="TC1L304">TC1L304</A> = ( <A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>) # (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A>)))) ) );


<P> --TC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X23_Y5_N24
<P><A NAME="TC1L210">TC1L210</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & ((!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)))) ) ) );


<P> --TC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X23_Y5_N6
<P><A NAME="TC1L211">TC1L211</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> $ (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> $ (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>)))) ) ) );


<P> --TC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X23_Y5_N36
<P><A NAME="TC1L212">TC1L212</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ((<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>)))) ) ) ) # ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>) # (<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>)))) ) ) );


<P> --TC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X18_Y5_N30
<P><A NAME="TC1L218">TC1L218</A> = ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ((!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>) # (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)))) ) ) );


<P> --TC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at MLABCELL_X28_Y5_N54
<P><A NAME="TC1L219">TC1L219</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ((!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)))) # (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (((<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ((!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ((<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>))) # (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)))) # (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ((!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ((<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>))))) ) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>))) # (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & ((!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>) # (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> $ (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>)))) # (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ((<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)))) ) ) );


<P> --TC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X24_Y8_N12
<P><A NAME="TC1L220">TC1L220</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)) ) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X24_Y8_N18
<P><A NAME="TC1L221">TC1L221</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> $ (<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> $ (((<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>) # (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>))))) ) ) );


<P> --TC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X24_Y8_N48
<P><A NAME="TC1L222">TC1L222</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ((!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>) # (<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A>)))) ) ) ) # ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>)) ) ) );


<P> --TC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X23_Y5_N18
<P><A NAME="TC1L250">TC1L250</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at MLABCELL_X21_Y5_N42
<P><A NAME="TC1L197">TC1L197</A> = ( !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ((!<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) # (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & ((!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)) # (<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>)))) ) ) );


<P> --TC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at MLABCELL_X21_Y5_N12
<P><A NAME="TC1L201">TC1L201</A> = ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & <A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) ) # ( !<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & !<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A>))) ) );


<P> --TC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X24_Y8_N54
<P><A NAME="TC1L198">TC1L198</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & ((!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>) # (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & ( !<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ( (!<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & (<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> & (!<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & !<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>))) ) ) );


<P> --TC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y5_N48
<P><A NAME="TC1L227">TC1L227</A> = ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( <A HREF="#TC1L226">TC1L226</A> ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( <A HREF="#TC1L226">TC1L226</A> ) ) # ( <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1L226">TC1L226</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A> & ( !<A HREF="#TC1L226">TC1L226</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (<A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & (<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & !<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A>))) ) ) );


<P> --TC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X19_Y5_N6
<P><A NAME="TC1L228">TC1L228</A> = ( <A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & !<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A>)) ) ) ) # ( !<A HREF="#TC1_D_iw[4]">TC1_D_iw[4]</A> & ( <A HREF="#TC1_D_iw[2]">TC1_D_iw[2]</A> & ( (!<A HREF="#TC1_D_iw[1]">TC1_D_iw[1]</A> & (!<A HREF="#TC1_D_iw[0]">TC1_D_iw[0]</A> & (!<A HREF="#TC1_D_iw[5]">TC1_D_iw[5]</A> & <A HREF="#TC1_D_iw[3]">TC1_D_iw[3]</A>))) ) ) );


<P> --TC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X19_Y7_N6
<P><A NAME="TC1L242">TC1L242</A> = ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ((!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>) # (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>)) ) ) ) # ( <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & ((!<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>) # (<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A>)))) ) ) ) # ( !<A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A> & ( !<A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> & ( (!<A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A> & (!<A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> & (<A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A> & !<A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A>))) ) ) );


<P> --TC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X22_Y6_N36
<P><A NAME="TC1L243">TC1L243</A> = ( <A HREF="#TC1L569">TC1L569</A> & ( <A HREF="#TC1L242">TC1L242</A> ) );


<P> --BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X16_Y8_N54
<P><A NAME="BC1L11">BC1L11</A> = ( <A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( <A HREF="#TB1L2">TB1L2</A> & ( !<A HREF="#BC1L3">BC1L3</A> ) ) ) # ( !<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( <A HREF="#TB1L2">TB1L2</A> & ( (!<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#TC1_d_write">TC1_d_write</A> & (<A HREF="#ZB2L38">ZB2L38</A> & <A HREF="#EB1_rst1">EB1_rst1</A>))) ) ) ) # ( <A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( !<A HREF="#TB1L2">TB1L2</A> & ( !<A HREF="#BC1L3">BC1L3</A> ) ) ) # ( !<A HREF="#BC1_write_accepted">BC1_write_accepted</A> & ( !<A HREF="#TB1L2">TB1L2</A> & ( (!<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#TC1_d_write">TC1_d_write</A> & <A HREF="#EB1_rst1">EB1_rst1</A>)) ) ) );


<P> --EB1L61 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X1_Y3_N6
<P><A NAME="EB1L61">EB1L61</A> = AMPP_FUNCTION(!<A HREF="#U1_t_dav">U1_t_dav</A>);


<P> --AB1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X6_Y6_N9
<P><A NAME="AB1L12">AB1L12</A> = ( !<A HREF="#AB1_altera_reset_synchronizer_int_chain[3]">AB1_altera_reset_synchronizer_int_chain[3]</A> );


<P> --LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y9_N51
<P><A NAME="LC1L7">LC1L7</A> = !<A HREF="#LC1L3">LC1L3</A>;


<P> --WB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X13_Y9_N42
<P><A NAME="WB1L4">WB1L4</A> = !<A HREF="#WB1L55">WB1L55</A>;


<P> --LC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X16_Y9_N36
<P><A NAME="LC2L7">LC2L7</A> = ( !<A HREF="#LC2L3">LC2L3</A> );


<P> --WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress~0 at LABCELL_X16_Y9_N30
<P><A NAME="WB2L4">WB2L4</A> = ( !<A HREF="#WB2L58">WB2L58</A> );


<P> --AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X8_Y6_N18
<P><A NAME="AD1L5">AD1L5</A> = ( !<A HREF="#WC1_writedata[0]">WC1_writedata[0]</A> );


<P> --ZB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X10_Y5_N3
<P><A NAME="ZB1L23">ZB1L23</A> = !<A HREF="#NB1_b_full">NB1_b_full</A>;


<P> --EB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X7_Y4_N45
<P><A NAME="EB1L40">EB1L40</A> = AMPP_FUNCTION(!<A HREF="#EB1_read">EB1_read</A>);


<P> --EB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y3_N15
<P><A NAME="EB1L112">EB1L112</A> = AMPP_FUNCTION(!<A HREF="#EB1_write">EB1_write</A>);


<P> --ZD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X6_Y3_N39
<P><A NAME="ZD2L4">ZD2L4</A> = GND;


<P> --A1L137 is ~GND at LABCELL_X1_Y2_N36
<P><A NAME="A1L137">A1L137</A> = GND;


<P> --EB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X1_Y3_N36
<P><A NAME="EB1L18">EB1L18</A> = AMPP_FUNCTION(!<A HREF="#EB1_count[9]">EB1_count[9]</A>);


<P> --TC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X19_Y6_N30
<P><A NAME="TC1L386">TC1L386</A> = ( !<A HREF="#TC1_E_shift_rot_cnt[0]">TC1_E_shift_rot_cnt[0]</A> );


<P> --LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X4_Y6_N12
<P><A NAME="LD1L3">LD1L3</A> = !<A HREF="#LD1L2">LD1L2</A>;


<P> --A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
<P><A NAME="A1L7">A1L7</A> = EQUATION NOT SUPPORTED;

<P> --A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L8">A1L8</A> = EQUATION NOT SUPPORTED;

<P> --A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L5">A1L5</A> = EQUATION NOT SUPPORTED;

<P> --A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L6">A1L6</A> = EQUATION NOT SUPPORTED;


<P> --Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X4_Y2_N41
<P> --register power-up is low

<P><A NAME="Q1_state[1]">Q1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L22">Q1L22</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y2_N44
<P> --register power-up is low

<P><A NAME="Q1_state[4]">Q1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L25">Q1L25</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X4_Y2_N28
<P> --register power-up is low

<P><A NAME="Q1_state[6]">Q1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L10">Q1L10</A>, <A HREF="#A1L8">A1L8</A>);


<P> --Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X4_Y2_N29
<P> --register power-up is low

<P><A NAME="Q1_state[11]">Q1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L31">Q1L31</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y1_N14
<P> --register power-up is low

<P><A NAME="Q1_state[13]">Q1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L18">Q1L18</A>, <A HREF="#A1L8">A1L8</A>);


<P> --N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y2_N37
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[0]">N1_irsr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L79">N1L79</A>, <A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y2_N8
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[1]">N1_irsr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L81">N1L81</A>, <A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L68">N1L68</A>);


<P> --Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y3_N41
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[2]">Q1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L40">Q1L40</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y3_N56
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[1]">Q1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L42">Q1L42</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y2_N18
<P><A NAME="P1L28">P1L28</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>);


<P> --N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X2_Y2_N48
<P><A NAME="N1L75">N1L75</A> = AMPP_FUNCTION(!<A HREF="#ZD2L4">ZD2L4</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#ZD2L4">ZD2L4</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
<P> --register power-up is low

<P><A NAME="N1_tdo">N1_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L145">N1L145</A>);


<P> --H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X1_Y1_N38
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L116">N1L116</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L117">N1L117</A>);


<P> --N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y3_N14
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L22">N1L22</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L147">N1L147</A>);


<P> --N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X3_Y3_N35
<P> --register power-up is low

<P><A NAME="N1_clr_reg">N1_clr_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L2">N1L2</A>);


<P> --Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y3_N26
<P> --register power-up is low

<P><A NAME="Q1_state[0]">Q1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L21">Q1L21</A>, GND);


<P> --Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X3_Y3_N29
<P> --register power-up is low

<P><A NAME="Q1_state[2]">Q1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L23">Q1L23</A>);


<P> --Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N20
<P> --register power-up is low

<P><A NAME="Q1_state[3]">Q1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L24">Q1L24</A>);


<P> --Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X4_Y2_N14
<P> --register power-up is low

<P><A NAME="Q1_state[5]">Q1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L26">Q1L26</A>);


<P> --Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X4_Y2_N47
<P> --register power-up is low

<P><A NAME="Q1_state[7]">Q1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L28">Q1L28</A>);


<P> --Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N35
<P> --register power-up is low

<P><A NAME="Q1_state[8]">Q1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L29">Q1L29</A>, GND);


<P> --Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X3_Y3_N44
<P> --register power-up is low

<P><A NAME="Q1_state[9]">Q1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L114">N1L114</A>);


<P> --Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X3_Y3_N53
<P> --register power-up is low

<P><A NAME="Q1_state[10]">Q1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L30">Q1L30</A>);


<P> --Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y3_N8
<P> --register power-up is low

<P><A NAME="Q1_state[12]">Q1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L32">Q1L32</A>);


<P> --Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y2_N14
<P> --register power-up is low

<P><A NAME="Q1_state[14]">Q1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L34">Q1L34</A>, GND);


<P> --Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X2_Y2_N44
<P> --register power-up is low

<P><A NAME="Q1_state[15]">Q1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L147">N1L147</A>, GND);


<P> --N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X1_Y1_N17
<P> --register power-up is low

<P><A NAME="N1_irf_reg[1][0]">N1_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L55">N1L55</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X1_Y1_N56
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L118">N1L118</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L117">N1L117</A>);


<P> --N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y3_N2
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L61">N1L61</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L59">N1L59</A>);


<P> --N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y3_N5
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L62">N1L62</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L59">N1L59</A>);


<P> --N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y2_N42
<P><A NAME="N1L26">N1L26</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X2_Y1_N38
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L120">N1L120</A>);


<P> --N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y1_N56
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L120">N1L120</A>);


<P> --N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y1_N54
<P><A NAME="N1L138">N1L138</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#EB1_adapted_tdo">EB1_adapted_tdo</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y1_N52
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[2]">N1_irsr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L80">N1L80</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N50
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[6]">N1_irsr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L75">N1L75</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y1_N49
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[5]">N1_irsr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L73">N1L73</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y1_N18
<P><A NAME="N1L24">N1L24</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X3_Y2_N49
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[0]">P1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L22">P1L22</A>, <A HREF="#P1L17">P1L17</A>);


<P> --N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y1_N6
<P><A NAME="N1L139">N1L139</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#P1_WORD_SR[0]">P1_WORD_SR[0]</A>, !<A HREF="#N1L69Q">N1L69Q</A>);


<P> --N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y1_N36
<P><A NAME="N1L140">N1L140</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#PD1_sr[0]">PD1_sr[0]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#EB1_adapted_tdo">EB1_adapted_tdo</A>);


<P> --N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N32
<P> --register power-up is low

<P><A NAME="N1_tdo_bypass_reg">N1_tdo_bypass_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L137">N1L137</A>, GND);


<P> --N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N14
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L32">N1L32</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N2
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[0]">N1_design_hash_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L13">N1L13</A>, <A HREF="#N1L9">N1L9</A>);


<P> --N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N21
<P><A NAME="N1L141">N1L141</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A>, !<A HREF="#N1_design_hash_reg[0]">N1_design_hash_reg[0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N24
<P><A NAME="N1L142">N1L142</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y1_N0
<P><A NAME="N1L143">N1L143</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1L69Q">N1L69Q</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N30
<P><A NAME="N1L144">N1L144</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1L141">N1L141</A>, !<A HREF="#N1L142">N1L142</A>, !<A HREF="#N1L143">N1L143</A>, !<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>, !<A HREF="#N1L26">N1L26</A>);


<P> --N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
<P><A NAME="N1L145">N1L145</A> = AMPP_FUNCTION(!<A HREF="#N1L139">N1L139</A>, !<A HREF="#N1L138">N1L138</A>, !<A HREF="#N1L144">N1L144</A>, !<A HREF="#N1L140">N1L140</A>, !<A HREF="#N1L26">N1L26</A>);


<P> --N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y1_N5
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L39">N1L39</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X1_Y1_N21
<P><A NAME="N1L115">N1L115</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X1_Y1_N36
<P><A NAME="N1L116">N1L116</A> = AMPP_FUNCTION(!<A HREF="#N1L115">N1L115</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y3_N2
<P> --register power-up is low

<P><A NAME="N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L21">N1L21</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L147">N1L147</A>);


<P> --N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y1_N30
<P><A NAME="N1L117">N1L117</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>);


<P> --N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X3_Y1_N55
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X3_Y1_N37
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L93">N1L93</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X3_Y1_N19
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L91">N1L91</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X3_Y1_N28
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L89">N1L89</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X3_Y1_N10
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L86">N1L86</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X3_Y1_N53
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X3_Y1_N50
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L100">N1L100</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X3_Y1_N46
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L98">N1L98</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X3_Y1_N43
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L96">N1L96</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X3_Y1_N5
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X3_Y1_N3
<P><A NAME="N1L20">N1L20</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>, !<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>, !<A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>, !<A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, !<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>);


<P> --N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y3_N12
<P><A NAME="N1L22">N1L22</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, !<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>, !<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1L20">N1L20</A>);


<P> --N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y3_N18
<P><A NAME="N1L147">N1L147</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y4_N49
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L43">N1L43</A>, <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y3_N33
<P><A NAME="N1L2">N1L2</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>);


<P> --Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y3_N39
<P><A NAME="Q1L21">Q1L21</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[9]">Q1_state[9]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>);


<P> --Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y3_N45
<P><A NAME="Q1L22">Q1L22</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>);


<P> --Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y3_N27
<P><A NAME="Q1L23">Q1L23</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>);


<P> --Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N18
<P><A NAME="Q1L24">Q1L24</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y2_N57
<P><A NAME="Q1L25">Q1L25</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X4_Y2_N12
<P><A NAME="Q1L26">Q1L26</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X4_Y2_N24
<P><A NAME="Q1L27">Q1L27</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#Q1_state[6]">Q1_state[6]</A>);


<P> --Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X4_Y2_N45
<P><A NAME="Q1L28">Q1L28</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[6]">Q1_state[6]</A>);


<P> --Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X4_Y2_N51
<P><A NAME="Q1L29">Q1L29</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X3_Y3_N42
<P><A NAME="N1L114">N1L114</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>);


<P> --Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at MLABCELL_X3_Y3_N51
<P><A NAME="Q1L30">Q1L30</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[9]">Q1_state[9]</A>);


<P> --Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X3_Y3_N21
<P><A NAME="Q1L31">Q1L31</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#Q1_state[11]">Q1_state[11]</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>);


<P> --Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X3_Y3_N6
<P><A NAME="Q1L32">Q1L32</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[11]">Q1_state[11]</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>);


<P> --Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X3_Y3_N30
<P><A NAME="Q1L33">Q1L33</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[13]">Q1_state[13]</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y3_N9
<P><A NAME="Q1L34">Q1L34</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[13]">Q1_state[13]</A>);


<P> --N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y1_N53
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L126">N1L126</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y1_N15
<P><A NAME="N1L53">N1L53</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L69Q">N1L69Q</A>);


<P> --N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y2_N15
<P><A NAME="N1L129">N1L129</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y1_N6
<P><A NAME="N1L54">N1L54</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>, !<A HREF="#N1L69Q">N1L69Q</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y1_N24
<P><A NAME="N1L55">N1L55</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1L53">N1L53</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1L54">N1L54</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L129">N1L129</A>);


<P> --N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X1_Y1_N54
<P><A NAME="N1L118">N1L118</A> = AMPP_FUNCTION(!<A HREF="#N1L115">N1L115</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N7
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L132">N1L132</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L130">N1L130</A>);


<P> --N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X2_Y3_N0
<P><A NAME="N1L61">N1L61</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>);


<P> --Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y2_N54
<P><A NAME="Q1L35">Q1L35</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[7]">Q1_state[7]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y1_N51
<P><A NAME="N1L58">N1L58</A> = AMPP_FUNCTION(!<A HREF="#N1L69Q">N1L69Q</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X4_Y2_N30
<P><A NAME="N1L59">N1L59</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1L35">Q1L35</A>, !<A HREF="#N1L58">N1L58</A>);


<P> --N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N11
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L133">N1L133</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L130">N1L130</A>);


<P> --N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X2_Y3_N3
<P><A NAME="N1L62">N1L62</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y1_N32
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L44">N1L44</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L120">N1L120</A>);


<P> --N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N40
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[4]">N1_irsr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L82">N1L82</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y2_N36
<P><A NAME="N1L79">N1L79</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#PD1_ir_out[0]">PD1_ir_out[0]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>);


<P> --N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y2_N10
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[3]">N1_irsr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L83">N1L83</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y1_N3
<P><A NAME="N1L67">N1L67</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>);


<P> --N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y2_N42
<P><A NAME="N1L68">N1L68</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1L67">N1L67</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X4_Y2_N48
<P><A NAME="N1L120">N1L120</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y1_N51
<P><A NAME="N1L80">N1L80</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y2_N6
<P><A NAME="N1L81">N1L81</A> = AMPP_FUNCTION(!<A HREF="#PD1_ir_out[1]">PD1_ir_out[1]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>);


<P> --N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X1_Y1_N15
<P><A NAME="N1L73">N1L73</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X3_Y2_N43
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[1]">P1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L24">P1L24</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y2_N15
<P><A NAME="P1_clear_signal">P1_clear_signal</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X3_Y2_N40
<P> --register power-up is low

<P><A NAME="P1_word_counter[3]">P1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L10">P1L10</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X3_Y2_N22
<P> --register power-up is low

<P><A NAME="P1_word_counter[4]">P1_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L11">P1L11</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X3_Y2_N5
<P> --register power-up is low

<P><A NAME="P1_word_counter[1]">P1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L12">P1L12</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X3_Y2_N8
<P> --register power-up is low

<P><A NAME="P1_word_counter[0]">P1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L13">P1L13</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X3_Y2_N29
<P> --register power-up is low

<P><A NAME="P1_word_counter[2]">P1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L14">P1L14</A>, GND, <A HREF="#P1L7">P1L7</A>);


<P> --P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X3_Y2_N0
<P><A NAME="P1L21">P1L21</A> = AMPP_FUNCTION(!<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X3_Y2_N48
<P><A NAME="P1L22">P1L22</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_WORD_SR[1]">P1_WORD_SR[1]</A>, !<A HREF="#P1L21">P1L21</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X4_Y2_N3
<P><A NAME="P1L17">P1L17</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N27
<P><A NAME="N1L137">N1L137</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>);


<P> --N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N34
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L33">N1L33</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N12
<P><A NAME="N1L32">N1L32</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X2_Y1_N48
<P><A NAME="N1L4">N1L4</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y2_N32
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L109">N1L109</A>, GND, <A HREF="#N1L105">N1L105</A>);


<P> --N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y2_N14
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L110">N1L110</A>, GND, <A HREF="#N1L105">N1L105</A>);


<P> --N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y2_N59
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L111">N1L111</A>, GND, <A HREF="#N1L105">N1L105</A>);


<P> --N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y2_N35
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L112">N1L112</A>, GND, <A HREF="#N1L105">N1L105</A>);


<P> --N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y2_N17
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L113">N1L113</A>, GND, <A HREF="#N1L105">N1L105</A>);


<P> --N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y2_N12
<P><A NAME="N1L8">N1L8</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>);


<P> --N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y2_N15
<P><A NAME="N1L12">N1L12</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N4
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[1]">N1_design_hash_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L15">N1L15</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y4_N7
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L7">H1L7</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N0
<P><A NAME="N1L13">N1L13</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L12">N1L12</A>, !<A HREF="#H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A>, !<A HREF="#N1_design_hash_reg[1]">N1_design_hash_reg[1]</A>);


<P> --N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X2_Y1_N21
<P><A NAME="N1L9">N1L9</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y1_N24
<P><A NAME="N1L39">N1L39</A> = AMPP_FUNCTION(!<A HREF="#N1L69Q">N1L69Q</A>, !<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1L120">N1L120</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y3_N0
<P><A NAME="N1L21">N1L21</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, !<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>, !<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1L20">N1L20</A>);


<P> --N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X4_Y2_N49
<P> --register power-up is low

<P><A NAME="N1_reset_ena_reg">N1_reset_ena_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L120">N1L120</A>);


<P> --N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X1_Y1_N12
<P><A NAME="N1L41">N1L41</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1L69Q">N1L69Q</A>);


<P> --N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y4_N21
<P><A NAME="N1L42">N1L42</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A>, !<A HREF="#N1L41">N1L41</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_reset_ena_reg">N1_reset_ena_reg</A>);


<P> --Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X4_Y2_N53
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[0]">Q1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L41">Q1L41</A>, GND);


<P> --Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y3_N54
<P><A NAME="Q1L40">Q1L40</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>);


<P> --N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y1_N33
<P><A NAME="N1L123">N1L123</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y1_N0
<P><A NAME="N1L124">N1L124</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y1_N57
<P><A NAME="N1L125">N1L125</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y1_N42
<P><A NAME="N1L126">N1L126</A> = AMPP_FUNCTION(!<A HREF="#N1L124">N1L124</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1L123">N1L123</A>, !<A HREF="#N1L125">N1L125</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>, !<A HREF="#Q1L29">Q1L29</A>);


<P> --N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N6
<P><A NAME="N1L132">N1L132</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X4_Y2_N36
<P><A NAME="N1L130">N1L130</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1L35">Q1L35</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y3_N9
<P><A NAME="N1L133">N1L133</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>);


<P> --N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y1_N30
<P><A NAME="N1L44">N1L44</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L69Q">N1L69Q</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y2_N39
<P><A NAME="N1L82">N1L82</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y2_N9
<P><A NAME="N1L83">N1L83</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y2_N7
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[2]">P1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L27">P1L27</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X3_Y2_N6
<P><A NAME="P1L23">P1L23</A> = AMPP_FUNCTION(!<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X3_Y2_N42
<P><A NAME="P1L24">P1L24</A> = AMPP_FUNCTION(!<A HREF="#P1_WORD_SR[2]">P1_WORD_SR[2]</A>, !<A HREF="#P1L23">P1L23</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X3_Y2_N36
<P><A NAME="P1L10">P1L10</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X4_Y2_N33
<P><A NAME="P1L7">P1L7</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y2_N18
<P><A NAME="P1L11">P1L11</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>);


<P> --P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X3_Y2_N9
<P><A NAME="P1L12">P1L12</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>);


<P> --P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X3_Y2_N24
<P><A NAME="P1L13">P1L13</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>);


<P> --P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X3_Y2_N51
<P><A NAME="P1L14">P1L14</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N55
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L34">N1L34</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N33
<P><A NAME="N1L33">N1L33</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A>);


<P> --N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at LABCELL_X1_Y2_N27
<P><A NAME="N1L23">N1L23</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>);


<P> --N1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y2_N18
<P><A NAME="N1L109">N1L109</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1L23">N1L23</A>);


<P> --N1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y2_N45
<P><A NAME="N1L105">N1L105</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y2_N21
<P><A NAME="N1L110">N1L110</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1L23">N1L23</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y2_N54
<P><A NAME="N1L111">N1L111</A> = AMPP_FUNCTION(!<A HREF="#N1L23">N1L23</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y2_N57
<P><A NAME="N1L112">N1L112</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y2_N18
<P><A NAME="N1L113">N1L113</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>);


<P> --N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y2_N30
<P><A NAME="N1L14">N1L14</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N7
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[2]">N1_design_hash_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L17">N1L17</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y4_N5
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L9">H1L9</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N3
<P><A NAME="N1L15">N1L15</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L14">N1L14</A>, !<A HREF="#N1_design_hash_reg[2]">N1_design_hash_reg[2]</A>, !<A HREF="#H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A>);


<P> --N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y1_N11
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y4_N33
<P><A NAME="H1L6">H1L6</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1L41">N1L41</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y3_N48
<P><A NAME="Q1L41">Q1L41</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>);


<P> --Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X3_Y3_N36
<P><A NAME="Q1L42">Q1L42</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>);


<P> --P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X4_Y2_N0
<P><A NAME="P1L25">P1L25</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X4_Y2_N19
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[3]">P1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L28">P1L28</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X3_Y2_N3
<P><A NAME="P1L26">P1L26</A> = AMPP_FUNCTION(!<A HREF="#P1L9Q">P1L9Q</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>);


<P> --P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y2_N6
<P><A NAME="P1L27">P1L27</A> = AMPP_FUNCTION(!<A HREF="#P1L25">P1L25</A>, !<A HREF="#P1_WORD_SR[3]">P1_WORD_SR[3]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1L26">P1L26</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N58
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L35">N1L35</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N54
<P><A NAME="N1L34">N1L34</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A>);


<P> --N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y2_N12
<P><A NAME="N1L16">N1L16</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N10
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[3]">N1_design_hash_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L19">N1L19</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y4_N14
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#H1L6">H1L6</A>);


<P> --N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N6
<P><A NAME="N1L17">N1L17</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A>, !<A HREF="#N1_design_hash_reg[3]">N1_design_hash_reg[3]</A>, !<A HREF="#N1L16">N1L16</A>);


<P> --N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y1_N46
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y1_N42
<P><A NAME="N1L47">N1L47</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1L24">N1L24</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#N1L69Q">N1L69Q</A>);


<P> --N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N57
<P><A NAME="N1L35">N1L35</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y2_N33
<P><A NAME="N1L18">N1L18</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>);


<P> --H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y4_N58
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L12">H1L12</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N9
<P><A NAME="N1L19">N1L19</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A>, !<A HREF="#N1L18">N1L18</A>);


<P> --N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y1_N28
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y1_N35
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, GND, <A HREF="#N1L47">N1L47</A>);


<P> --N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X3_Y1_N27
<P><A NAME="N1L89">N1L89</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>);


<P> --N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X3_Y1_N9
<P><A NAME="N1L86">N1L86</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>);






<P> --KEY[2] is KEY[2] at PIN_W15
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();



<P> --KEY[3] is KEY[3] at PIN_Y16
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();



<P> --SW[0] is SW[0] at PIN_AB12
<P><A NAME="SW[0]">SW[0]</A> = INPUT();



<P> --SW[1] is SW[1] at PIN_AC12
<P><A NAME="SW[1]">SW[1]</A> = INPUT();



<P> --SW[2] is SW[2] at PIN_AF9
<P><A NAME="SW[2]">SW[2]</A> = INPUT();



<P> --SW[3] is SW[3] at PIN_AF10
<P><A NAME="SW[3]">SW[3]</A> = INPUT();



<P> --SW[4] is SW[4] at PIN_AD11
<P><A NAME="SW[4]">SW[4]</A> = INPUT();



<P> --SW[5] is SW[5] at PIN_AD12
<P><A NAME="SW[5]">SW[5]</A> = INPUT();



<P> --SW[6] is SW[6] at PIN_AE11
<P><A NAME="SW[6]">SW[6]</A> = INPUT();



<P> --SW[7] is SW[7] at PIN_AC9
<P><A NAME="SW[7]">SW[7]</A> = INPUT();



<P> --SW[8] is SW[8] at PIN_AD10
<P><A NAME="SW[8]">SW[8]</A> = INPUT();



<P> --SW[9] is SW[9] at PIN_AE12
<P><A NAME="SW[9]">SW[9]</A> = INPUT();


<P> --A1L100 is LEDR[0]~output at IOOBUF_X52_Y0_N2
<P><A NAME="A1L100">A1L100</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[0]">W1_data_out[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[0] is LEDR[0] at PIN_V16
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT();


<P> --A1L102 is LEDR[1]~output at IOOBUF_X52_Y0_N19
<P><A NAME="A1L102">A1L102</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[1]">W1_data_out[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[1] is LEDR[1] at PIN_W16
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT();


<P> --A1L104 is LEDR[2]~output at IOOBUF_X60_Y0_N2
<P><A NAME="A1L104">A1L104</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[2]">W1_data_out[2]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[2] is LEDR[2] at PIN_V17
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT();


<P> --A1L106 is LEDR[3]~output at IOOBUF_X80_Y0_N2
<P><A NAME="A1L106">A1L106</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[3]">W1_data_out[3]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[3] is LEDR[3] at PIN_V18
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT();


<P> --A1L108 is LEDR[4]~output at IOOBUF_X60_Y0_N19
<P><A NAME="A1L108">A1L108</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[4]">W1_data_out[4]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[4] is LEDR[4] at PIN_W17
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT();


<P> --A1L110 is LEDR[5]~output at IOOBUF_X80_Y0_N19
<P><A NAME="A1L110">A1L110</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[5]">W1_data_out[5]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[5] is LEDR[5] at PIN_W19
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT();


<P> --A1L112 is LEDR[6]~output at IOOBUF_X84_Y0_N2
<P><A NAME="A1L112">A1L112</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[6]">W1_data_out[6]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[6] is LEDR[6] at PIN_Y19
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT();


<P> --A1L114 is LEDR[7]~output at IOOBUF_X89_Y6_N5
<P><A NAME="A1L114">A1L114</A> = OUTPUT_BUFFER.O(.I(<A HREF="#W1_data_out[7]">W1_data_out[7]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[7] is LEDR[7] at PIN_W20
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT();


<P> --A1L25 is GPIO0~output at IOOBUF_X20_Y81_N53
<P><A NAME="A1L25">A1L25</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO0 is GPIO0 at PIN_C4
<P><A NAME="GPIO0">GPIO0</A> = OUTPUT();


<P> --A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
<P><A NAME="A1L22">A1L22</A> = INPUT_BUFFER(.I(<A HREF="#CLOCK_50">CLOCK_50</A>), );


<P> --CLOCK_50 is CLOCK_50 at PIN_AF14
<P><A NAME="CLOCK_50">CLOCK_50</A> = INPUT();


<P> --A1L91 is KEY[0]~input at IOIBUF_X36_Y0_N1
<P><A NAME="A1L91">A1L91</A> = INPUT_BUFFER(.I(<A HREF="#KEY[0]">KEY[0]</A>), );


<P> --KEY[0] is KEY[0] at PIN_AA14
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --A1L93 is KEY[1]~input at IOIBUF_X36_Y0_N18
<P><A NAME="A1L93">A1L93</A> = INPUT_BUFFER(.I(<A HREF="#KEY[1]">KEY[1]</A>), );


<P> --KEY[1] is KEY[1] at PIN_AA15
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();










<P> --A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
<P><A NAME="A1L23">A1L23</A> = cyclonev_clkena(.INCLK = <A HREF="#A1L22">A1L22</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X4_Y1_N0
<P><A NAME="EB1L2">EB1L2</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[0]">EB1_td_shift[0]</A>);


<P> --TC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X18_Y7_N24
<P><A NAME="TC1L1006">TC1L1006</A> = ( <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A> );


<P> --TC1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X10_Y7_N36
<P><A NAME="TC1L1022">TC1L1022</A> = <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>;


<P> --TC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X18_Y7_N42
<P><A NAME="TC1L1008">TC1L1008</A> = <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>;


<P> --TC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X10_Y7_N45
<P><A NAME="TC1L1024">TC1L1024</A> = ( <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A> );


<P> --TC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X18_Y7_N18
<P><A NAME="TC1L1010">TC1L1010</A> = ( <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A> );


<P> --TC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X10_Y7_N39
<P><A NAME="TC1L1026">TC1L1026</A> = <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>;


<P> --TC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X18_Y7_N36
<P><A NAME="TC1L1012">TC1L1012</A> = ( <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A> );


<P> --TC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X10_Y7_N18
<P><A NAME="TC1L1028">TC1L1028</A> = <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>;


<P> --TC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X10_Y7_N6
<P><A NAME="TC1L1030">TC1L1030</A> = <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>;


<P> --TC1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X18_Y7_N54
<P><A NAME="TC1L1014">TC1L1014</A> = <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>;


<P> --TC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X18_Y7_N12
<P><A NAME="TC1L1016">TC1L1016</A> = <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>;


<P> --TC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X10_Y7_N3
<P><A NAME="TC1L1032">TC1L1032</A> = ( <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A> );


<P> --TC1L1002 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at LABCELL_X10_Y7_N57
<P><A NAME="TC1L1002">TC1L1002</A> = ( <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A> );


<P> --TC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X18_Y7_N6
<P><A NAME="TC1L1018">TC1L1018</A> = ( <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A> );


<P> --TC1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X10_Y7_N48
<P><A NAME="TC1L1034">TC1L1034</A> = <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>;


<P> --TC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X18_Y7_N51
<P><A NAME="TC1L1020">TC1L1020</A> = <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>;


<P> --TC1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X10_Y7_N21
<P><A NAME="TC1L1036">TC1L1036</A> = ( <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A> );


<P> --TC1L518 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X19_Y7_N48
<P><A NAME="TC1L518">TC1L518</A> = <A HREF="#TC1_D_iw[12]">TC1_D_iw[12]</A>;


<P> --TC1L522 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X19_Y7_N3
<P><A NAME="TC1L522">TC1L522</A> = ( <A HREF="#TC1_D_iw[14]">TC1_D_iw[14]</A> );


<P> --TC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X19_Y7_N30
<P><A NAME="TC1L528">TC1L528</A> = ( <A HREF="#TC1_D_iw[17]">TC1_D_iw[17]</A> );


<P> --EB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X6_Y2_N15
<P><A NAME="EB1L111">EB1L111</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[10]">EB1_td_shift[10]</A>);


<P> --ND1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y5_N27
<P><A NAME="ND1L12">ND1L12</A> = ( <A HREF="#PD1_sr[3]">PD1_sr[3]</A> );


<P> --TC1L492 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]~feeder at LABCELL_X27_Y8_N12
<P><A NAME="TC1L492">TC1L492</A> = ( <A HREF="#YC1_q_b[16]">YC1_q_b[16]</A> );


<P> --TC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~feeder at LABCELL_X27_Y8_N30
<P><A NAME="TC1L473">TC1L473</A> = ( <A HREF="#YC1_q_b[1]">YC1_q_b[1]</A> );


<P> --ZB4L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X11_Y5_N15
<P><A NAME="ZB4L30">ZB4L30</A> = ( <A HREF="#WC1_readdata[25]">WC1_readdata[25]</A> );


<P> --ZB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder at LABCELL_X17_Y6_N18
<P><A NAME="ZB4L15">ZB4L15</A> = ( <A HREF="#WC1_readdata[12]">WC1_readdata[12]</A> );


<P> --ND1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at LABCELL_X4_Y5_N54
<P><A NAME="ND1L49">ND1L49</A> = ( <A HREF="#PD1_sr[25]">PD1_sr[25]</A> );


<P> --ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X1_Y5_N33
<P><A NAME="ND1L15">ND1L15</A> = <A HREF="#PD1_sr[5]">PD1_sr[5]</A>;


<P> --ND1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X1_Y5_N24
<P><A NAME="ND1L41">ND1L41</A> = <A HREF="#PD1_sr[21]">PD1_sr[21]</A>;


<P> --ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at LABCELL_X1_Y5_N30
<P><A NAME="ND1L39">ND1L39</A> = <A HREF="#PD1_sr[20]">PD1_sr[20]</A>;


<P> --EB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X1_Y3_N45
<P><A NAME="EB1L13">EB1L13</A> = AMPP_FUNCTION(!<A HREF="#EB1_count[5]">EB1_count[5]</A>);


<P> --ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at MLABCELL_X3_Y5_N30
<P><A NAME="ND1L52">ND1L52</A> = ( <A HREF="#PD1_sr[27]">PD1_sr[27]</A> );


<P> --ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at LABCELL_X1_Y5_N6
<P><A NAME="ND1L54">ND1L54</A> = ( <A HREF="#PD1_sr[28]">PD1_sr[28]</A> );


<P> --ND1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at MLABCELL_X3_Y4_N9
<P><A NAME="ND1L43">ND1L43</A> = ( <A HREF="#PD1_sr[22]">PD1_sr[22]</A> );


<P> --ND1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X4_Y5_N33
<P><A NAME="ND1L45">ND1L45</A> = ( <A HREF="#PD1_sr[23]">PD1_sr[23]</A> );


<P> --ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X1_Y5_N9
<P><A NAME="ND1L34">ND1L34</A> = ( <A HREF="#PD1_sr[16]">PD1_sr[16]</A> );


<P> --ND1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X4_Y5_N6
<P><A NAME="ND1L47">ND1L47</A> = ( <A HREF="#PD1_sr[24]">PD1_sr[24]</A> );


<P> --ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at MLABCELL_X3_Y5_N33
<P><A NAME="ND1L31">ND1L31</A> = ( <A HREF="#PD1_sr[14]">PD1_sr[14]</A> );


<P> --ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X1_Y5_N57
<P><A NAME="ND1L23">ND1L23</A> = <A HREF="#PD1_sr[10]">PD1_sr[10]</A>;


<P> --ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X1_Y5_N12
<P><A NAME="ND1L27">ND1L27</A> = ( <A HREF="#PD1_sr[12]">PD1_sr[12]</A> );


<P> --ND1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X1_Y5_N42
<P><A NAME="ND1L25">ND1L25</A> = <A HREF="#PD1_sr[11]">PD1_sr[11]</A>;


<P> --ND1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X1_Y5_N15
<P><A NAME="ND1L21">ND1L21</A> = <A HREF="#PD1_sr[9]">PD1_sr[9]</A>;


<P> --ND1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N45
<P><A NAME="ND1L29">ND1L29</A> = ( <A HREF="#PD1_sr[13]">PD1_sr[13]</A> );


<P> --ND1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X3_Y4_N24
<P><A NAME="ND1L8">ND1L8</A> = ( <A HREF="#PD1_sr[0]">PD1_sr[0]</A> );


<P> --EB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder at LABCELL_X7_Y4_N33
<P><A NAME="EB1L45">EB1L45</A> = AMPP_FUNCTION(!<A HREF="#EB1_rst1">EB1_rst1</A>);


<P> --U1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X13_Y6_N30
<P><A NAME="U1L80">U1L80</A> = ( <A HREF="#TC1_d_writedata[1]">TC1_d_writedata[1]</A> );


<P> --W1L8 is nios_system:u0|nios_system_leds:leds|data_out[2]~feeder at MLABCELL_X15_Y4_N48
<P><A NAME="W1L8">W1L8</A> = ( <A HREF="#TC1_d_writedata[2]">TC1_d_writedata[2]</A> );


<P> --W1L13 is nios_system:u0|nios_system_leds:leds|data_out[6]~feeder at MLABCELL_X15_Y4_N6
<P><A NAME="W1L13">W1L13</A> = ( <A HREF="#TC1_d_writedata[6]">TC1_d_writedata[6]</A> );


<P> --PD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder at LABCELL_X2_Y4_N57
<P><A NAME="PD1L8">PD1L8</A> = ( <A HREF="#RD3_dreg[0]">RD3_dreg[0]</A> );


<P> --RD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X9_Y4_N6
<P><A NAME="RD1L2">RD1L2</A> = ( <A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A> );


<P> --ZD3L6 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X11_Y7_N21
<P><A NAME="ZD3L6">ZD3L6</A> = ( <A HREF="#ZD3_altera_reset_synchronizer_int_chain[0]">ZD3_altera_reset_synchronizer_int_chain[0]</A> );


<P> --RD2L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]~feeder at LABCELL_X1_Y4_N18
<P><A NAME="RD2L4">RD2L4</A> = ( <A HREF="#RD2_din_s1">RD2_din_s1</A> );


<P> --TC1L516 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X19_Y7_N39
<P><A NAME="TC1L516">TC1L516</A> = ( <A HREF="#TC1_D_iw[11]">TC1_D_iw[11]</A> );


<P> --TC1L520 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X19_Y7_N42
<P><A NAME="TC1L520">TC1L520</A> = <A HREF="#TC1_D_iw[13]">TC1_D_iw[13]</A>;


<P> --TC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X19_Y7_N0
<P><A NAME="TC1L524">TC1L524</A> = <A HREF="#TC1_D_iw[15]">TC1_D_iw[15]</A>;


<P> --TC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X19_Y7_N51
<P><A NAME="TC1L526">TC1L526</A> = ( <A HREF="#TC1_D_iw[16]">TC1_D_iw[16]</A> );


<P> --TC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X19_Y7_N45
<P><A NAME="TC1L530">TC1L530</A> = ( <A HREF="#TC1_D_iw[18]">TC1_D_iw[18]</A> );


<P> --TC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X19_Y7_N21
<P><A NAME="TC1L532">TC1L532</A> = <A HREF="#TC1_D_iw[19]">TC1_D_iw[19]</A>;


<P> --TC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X19_Y7_N18
<P><A NAME="TC1L537">TC1L537</A> = <A HREF="#TC1_D_iw[21]">TC1_D_iw[21]</A>;


<P> --TC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X19_Y7_N33
<P><A NAME="TC1L534">TC1L534</A> = ( <A HREF="#TC1_D_iw[20]">TC1_D_iw[20]</A> );


<P> --LD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at LABCELL_X7_Y5_N51
<P><A NAME="LD1L55">LD1L55</A> = ( <A HREF="#ND1_jdo[3]">ND1_jdo[3]</A> );


<P> --TC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X18_Y8_N36
<P><A NAME="TC1L387">TC1L387</A> = ( <A HREF="#TC1_E_src2[0]">TC1_E_src2[0]</A> );


<P> --AB1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X6_Y6_N33
<P><A NAME="AB1L21">AB1L21</A> = ( <A HREF="#AB1_altera_reset_synchronizer_int_chain[2]">AB1_altera_reset_synchronizer_int_chain[2]</A> );


<P> --BD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X2_Y6_N18
<P><A NAME="BD1L34">BD1L34</A> = ( <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A> );


<P> --LD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X3_Y5_N24
<P><A NAME="LD1L113">LD1L113</A> = ( <A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> );


<P> --BD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at MLABCELL_X6_Y5_N54
<P><A NAME="BD1L44">BD1L44</A> = ( <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> );


<P> --LD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X7_Y5_N30
<P><A NAME="LD1L94">LD1L94</A> = <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A>;


<P> --BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X2_Y6_N21
<P><A NAME="BD1L10">BD1L10</A> = ( <A HREF="#ND1_jdo[4]">ND1_jdo[4]</A> );


<P> --LD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X3_Y5_N12
<P><A NAME="LD1L57">LD1L57</A> = <A HREF="#ND1_jdo[4]">ND1_jdo[4]</A>;


<P> --ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X11_Y4_N39
<P><A NAME="ZB1L3">ZB1L3</A> = ( <A HREF="#U1_ien_AF">U1_ien_AF</A> );


<P> --ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X12_Y6_N24
<P><A NAME="ZB1L5">ZB1L5</A> = <A HREF="#U1_ien_AE">U1_ien_AE</A>;


<P> --LD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X3_Y5_N18
<P><A NAME="LD1L85">LD1L85</A> = <A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>;


<P> --ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at MLABCELL_X3_Y4_N18
<P><A NAME="ND1L61">ND1L61</A> = ( <A HREF="#PD1_sr[34]">PD1_sr[34]</A> );


<P> --BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X2_Y6_N54
<P><A NAME="BD1L5">BD1L5</A> = ( <A HREF="#ND1_jdo[2]">ND1_jdo[2]</A> );


<P> --BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X2_Y6_N48
<P><A NAME="BD1L12">BD1L12</A> = <A HREF="#ND1_jdo[5]">ND1_jdo[5]</A>;


<P> --LD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X3_Y5_N21
<P><A NAME="LD1L59">LD1L59</A> = <A HREF="#ND1_jdo[5]">ND1_jdo[5]</A>;


<P> --ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder at MLABCELL_X8_Y4_N39
<P><A NAME="ND1L68">ND1L68</A> = ( <A HREF="#RD4_dreg[0]">RD4_dreg[0]</A> );


<P> --ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder at LABCELL_X2_Y4_N6
<P><A NAME="ND1L70">ND1L70</A> = ( <A HREF="#RD5_dreg[0]">RD5_dreg[0]</A> );


<P> --BD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X2_Y6_N51
<P><A NAME="BD1L46">BD1L46</A> = ( <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A> );


<P> --LD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X7_Y5_N48
<P><A NAME="LD1L96">LD1L96</A> = ( <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A> );


<P> --LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X3_Y5_N45
<P><A NAME="LD1L98">LD1L98</A> = ( <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A> );


<P> --LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y5_N36
<P><A NAME="LD1L100">LD1L100</A> = <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>;


<P> --BD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at MLABCELL_X6_Y5_N0
<P><A NAME="BD1L49">BD1L49</A> = <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>;


<P> --LD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X7_Y5_N27
<P><A NAME="LD1L103">LD1L103</A> = <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A>;


<P> --LD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X3_Y5_N36
<P><A NAME="LD1L105">LD1L105</A> = <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A>;


<P> --LD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X3_Y5_N48
<P><A NAME="LD1L107">LD1L107</A> = <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A>;


<P> --LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y5_N24
<P><A NAME="LD1L111">LD1L111</A> = <A HREF="#ND1_jdo[33]">ND1_jdo[33]</A>;


<P> --WC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X9_Y5_N48
<P><A NAME="WC1L52">WC1L52</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X9_Y5_N18
<P><A NAME="WC1L56">WC1L56</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y5_N12
<P><A NAME="WC1L72">WC1L72</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X6_Y3_N45
<P><A NAME="WC1L46">WC1L46</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X6_Y3_N27
<P><A NAME="WC1L42">WC1L42</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X6_Y3_N48
<P><A NAME="WC1L74">WC1L74</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X8_Y5_N36
<P><A NAME="WC1L68">WC1L68</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y5_N57
<P><A NAME="WC1L70">WC1L70</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X8_Y5_N54
<P><A NAME="WC1L66">WC1L66</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y5_N42
<P><A NAME="WC1L28">WC1L28</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X8_Y5_N45
<P><A NAME="WC1L36">WC1L36</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X8_Y5_N3
<P><A NAME="WC1L50">WC1L50</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y5_N9
<P><A NAME="WC1L76">WC1L76</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X8_Y5_N6
<P><A NAME="WC1L54">WC1L54</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y5_N18
<P><A NAME="WC1L40">WC1L40</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y5_N21
<P><A NAME="WC1L44">WC1L44</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y5_N24
<P><A NAME="WC1L48">WC1L48</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y5_N51
<P><A NAME="WC1L64">WC1L64</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y5_N15
<P><A NAME="WC1L30">WC1L30</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X8_Y5_N12
<P><A NAME="WC1L34">WC1L34</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X8_Y5_N30
<P><A NAME="WC1L26">WC1L26</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y5_N33
<P><A NAME="WC1L32">WC1L32</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X4_Y5_N48
<P><A NAME="WC1L78">WC1L78</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --WC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X15_Y5_N30
<P><A NAME="WC1L24">WC1L24</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X15_Y5_N27
<P><A NAME="WC1L60">WC1L60</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X15_Y5_N3
<P><A NAME="WC1L38">WC1L38</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X15_Y5_N39
<P><A NAME="WC1L58">WC1L58</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --WC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X15_Y5_N9
<P><A NAME="WC1L62">WC1L62</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --LD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X7_Y5_N33
<P><A NAME="LD1L82">LD1L82</A> = <A HREF="#ND1_jdo[19]">ND1_jdo[19]</A>;


<P> --LD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X3_Y5_N9
<P><A NAME="LD1L80">LD1L80</A> = ( <A HREF="#ND1_jdo[18]">ND1_jdo[18]</A> );


<P> --RD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X9_Y4_N27
<P><A NAME="RD1L5">RD1L5</A> = ( <A HREF="#RD1_din_s1">RD1_din_s1</A> );


<P> --AB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y6_N21
<P><A NAME="AB1L8">AB1L8</A> = ( <A HREF="#AB1_altera_reset_synchronizer_int_chain[0]">AB1_altera_reset_synchronizer_int_chain[0]</A> );


<P> --EB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X6_Y3_N54
<P><A NAME="EB1L94">EB1L94</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[5]">EB1_td_shift[5]</A>);


<P> --LD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X3_Y5_N27
<P><A NAME="LD1L61">LD1L61</A> = <A HREF="#ND1_jdo[6]">ND1_jdo[6]</A>;


<P> --RD4L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]~feeder at LABCELL_X7_Y2_N24
<P><A NAME="RD4L4">RD4L4</A> = ( <A HREF="#RD4_din_s1">RD4_din_s1</A> );


<P> --AB1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X6_Y6_N18
<P><A NAME="AB1L6">AB1L6</A> = ( <A HREF="#ZD1_altera_reset_synchronizer_int_chain_out">ZD1_altera_reset_synchronizer_int_chain_out</A> );


<P> --LD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X7_Y5_N39
<P><A NAME="LD1L90">LD1L90</A> = <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A>;


<P> --LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X3_Y5_N6
<P><A NAME="LD1L77">LD1L77</A> = <A HREF="#ND1_jdo[16]">ND1_jdo[16]</A>;


<P> --BD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X2_Y6_N24
<P><A NAME="BD1L32">BD1L32</A> = ( <A HREF="#ND1_jdo[16]">ND1_jdo[16]</A> );


<P> --EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X6_Y3_N57
<P><A NAME="EB1L96">EB1L96</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[6]">EB1_td_shift[6]</A>);


<P> --EB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X6_Y3_N0
<P><A NAME="EB1L98">EB1L98</A> = AMPP_FUNCTION(!<A HREF="#EB1_td_shift[7]">EB1_td_shift[7]</A>);


<P> --LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X7_Y5_N45
<P><A NAME="LD1L92">LD1L92</A> = <A HREF="#ND1_jdo[24]">ND1_jdo[24]</A>;


<P> --ND1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X1_Y5_N0
<P><A NAME="ND1L18">ND1L18</A> = ( <A HREF="#PD1_sr[7]">PD1_sr[7]</A> );


<P> --BD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X2_Y6_N0
<P><A NAME="BD1L15">BD1L15</A> = ( <A HREF="#ND1_jdo[7]">ND1_jdo[7]</A> );


<P> --PD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X2_Y4_N39
<P><A NAME="PD1L50">PD1L50</A> = <A HREF="#PD1L84">PD1L84</A>;


<P> --A1L86 is key0_d2[1]~feeder at LABCELL_X12_Y4_N57
<P><A NAME="A1L86">A1L86</A> = ( <A HREF="#key0_d1[1]">key0_d1[1]</A> );


<P> --BD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X4_Y4_N30
<P><A NAME="BD1L40">BD1L40</A> = ( <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A> );


<P> --LD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X7_Y5_N42
<P><A NAME="LD1L88">LD1L88</A> = ( <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A> );


<P> --LD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X3_Y5_N51
<P><A NAME="LD1L74">LD1L74</A> = ( <A HREF="#ND1_jdo[14]">ND1_jdo[14]</A> );


<P> --BD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X4_Y4_N6
<P><A NAME="BD1L28">BD1L28</A> = ( <A HREF="#ND1_jdo[14]">ND1_jdo[14]</A> );


<P> --BD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y6_N3
<P><A NAME="BD1L30">BD1L30</A> = <A HREF="#ND1_jdo[15]">ND1_jdo[15]</A>;


<P> --BD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X2_Y6_N12
<P><A NAME="BD1L17">BD1L17</A> = ( <A HREF="#ND1_jdo[8]">ND1_jdo[8]</A> );


<P> --LD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X3_Y5_N15
<P><A NAME="LD1L67">LD1L67</A> = <A HREF="#ND1_jdo[10]">ND1_jdo[10]</A>;


<P> --LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X3_Y5_N39
<P><A NAME="LD1L70">LD1L70</A> = <A HREF="#ND1_jdo[12]">ND1_jdo[12]</A>;


<P> --BD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X2_Y6_N45
<P><A NAME="BD1L24">BD1L24</A> = <A HREF="#ND1_jdo[12]">ND1_jdo[12]</A>;


<P> --BD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X2_Y6_N15
<P><A NAME="BD1L22">BD1L22</A> = ( <A HREF="#ND1_jdo[11]">ND1_jdo[11]</A> );


<P> --LD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X7_Y5_N18
<P><A NAME="LD1L65">LD1L65</A> = <A HREF="#ND1_jdo[9]">ND1_jdo[9]</A>;


<P> --BD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y4_N39
<P><A NAME="BD1L19">BD1L19</A> = ( <A HREF="#ND1_jdo[9]">ND1_jdo[9]</A> );


<P> --BD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X2_Y6_N42
<P><A NAME="BD1L26">BD1L26</A> = ( <A HREF="#ND1_jdo[13]">ND1_jdo[13]</A> );


<P> --LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X3_Y5_N42
<P><A NAME="LD1L72">LD1L72</A> = ( <A HREF="#ND1_jdo[13]">ND1_jdo[13]</A> );


<P> --PD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder at LABCELL_X1_Y4_N21
<P><A NAME="PD1L21">PD1L21</A> = <A HREF="#PD1L90">PD1L90</A>;


<P> --EB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X7_Y2_N33
<P><A NAME="EB1L24">EB1L24</A> = AMPP_FUNCTION(!<A HREF="#EB1L23">EB1L23</A>);


<P> --EB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X6_Y2_N57
<P><A NAME="EB1L41">EB1L41</A> = AMPP_FUNCTION(!<A HREF="#EB1L40">EB1L40</A>);


<P> --ZD2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y3_N12
<P><A NAME="ZD2L5">ZD2L5</A> = ( <A HREF="#ZD2L4">ZD2L4</A> );


<P> --ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X11_Y4_N42
<P><A NAME="ZB1L7">ZB1L7</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X11_Y4_N24
<P><A NAME="ZB1L9">ZB1L9</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --ZB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X11_Y4_N15
<P><A NAME="ZB1L13">ZB1L13</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --ZB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y4_N3
<P><A NAME="ZB1L17">ZB1L17</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X11_Y4_N57
<P><A NAME="ZB1L15">ZB1L15</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X11_Y4_N30
<P><A NAME="ZB1L11">ZB1L11</A> = ( <A HREF="#A1L137">A1L137</A> );


<P> --EB1L103 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at MLABCELL_X6_Y2_N33
<P><A NAME="EB1L103">EB1L103</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --EB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder at MLABCELL_X6_Y2_N36
<P><A NAME="EB1L91">EB1L91</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --ND1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at LABCELL_X4_Y4_N21
<P><A NAME="ND1L5">ND1L5</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> );


<P> --N1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder at MLABCELL_X3_Y1_N18
<P><A NAME="N1L91">N1L91</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>);


<P> --N1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X3_Y1_N48
<P><A NAME="N1L100">N1L100</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>);


<P> --N1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X3_Y1_N45
<P><A NAME="N1L98">N1L98</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>);


<P> --N1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X3_Y1_N42
<P><A NAME="N1L96">N1L96</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>);


<P> --N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at MLABCELL_X3_Y1_N36
<P><A NAME="N1L93">N1L93</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>);


<P> --Q1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]~feeder at LABCELL_X4_Y2_N27
<P><A NAME="Q1L10">Q1L10</A> = AMPP_FUNCTION(!<A HREF="#Q1L27">Q1L27</A>);


<P> --Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]~feeder at MLABCELL_X3_Y1_N12
<P><A NAME="Q1L18">Q1L18</A> = AMPP_FUNCTION(!<A HREF="#Q1L33">Q1L33</A>);


<P> --N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X1_Y4_N48
<P><A NAME="N1L43">N1L43</A> = AMPP_FUNCTION(!<A HREF="#N1L42">N1L42</A>);


<P> --H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y4_N6
<P><A NAME="H1L7">H1L7</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A>);


<P> --H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X1_Y4_N3
<P><A NAME="H1L9">H1L9</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>);


<P> --H1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y4_N57
<P><A NAME="H1L12">H1L12</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>);


<P> --A1L81 is key0_d1[0]~feeder at MLABCELL_X8_Y5_N0
<P><A NAME="A1L81">A1L81</A> = ( <A HREF="#A1L91">A1L91</A> );


<P> --EB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X10_Y3_N12
<P><A NAME="EB1L43">EB1L43</A> = AMPP_FUNCTION();


<P> --PD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y5_N51
<P><A NAME="PD1L2">PD1L2</A> = VCC;


<P> --ZB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override~feeder at LABCELL_X12_Y4_N51
<P><A NAME="ZB6L20">ZB6L20</A> = VCC;


<P> --ZD3L4 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X11_Y7_N18
<P><A NAME="ZD3L4">ZD3L4</A> = VCC;


<P> --AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X8_Y6_N39
<P><A NAME="AD1L7">AD1L7</A> = VCC;


<P> --ZD1L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y6_N54
<P><A NAME="ZD1L4">ZD1L4</A> = VCC;


<P> --TC1L775Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]~DUPLICATE at FF_X22_Y7_N22
<P> --register power-up is low

<P><A NAME="TC1L775Q">TC1L775Q</A> = DFFEAS(<A HREF="#TC1L310">TC1L310</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#TC1L337">TC1L337</A>,  );


<P> --TC1L398Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X23_Y7_N49
<P> --register power-up is low

<P><A NAME="TC1L398Q">TC1L398Q</A> = DFFEAS(<A HREF="#TC1L439">TC1L439</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[3]">TC1_E_src1[3]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X23_Y7_N1
<P> --register power-up is low

<P><A NAME="TC1L409Q">TC1L409Q</A> = DFFEAS(<A HREF="#TC1L448">TC1L448</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[12]">TC1_E_src1[12]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X23_Y7_N40
<P> --register power-up is low

<P><A NAME="TC1L406Q">TC1L406Q</A> = DFFEAS(<A HREF="#TC1L446">TC1L446</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L484Q">TC1L484Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L414Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X23_Y8_N52
<P> --register power-up is low

<P><A NAME="TC1L414Q">TC1L414Q</A> = DFFEAS(<A HREF="#TC1L451">TC1L451</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1L490Q">TC1L490Q</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L412Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X23_Y8_N22
<P> --register power-up is low

<P><A NAME="TC1L412Q">TC1L412Q</A> = DFFEAS(<A HREF="#TC1L450">TC1L450</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[14]">TC1_E_src1[14]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L494Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X27_Y6_N58
<P> --register power-up is low

<P><A NAME="TC1L494Q">TC1L494Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[17]">YC1_q_b[17]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --TC1L470Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~DUPLICATE at FF_X24_Y7_N4
<P> --register power-up is low

<P><A NAME="TC1L470Q">TC1L470Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[0]">YC1_q_b[0]</A>,  , <A HREF="#TC1L472">TC1L472</A>, VCC);


<P> --LD1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X4_Y6_N31
<P> --register power-up is low

<P><A NAME="LD1L40Q">LD1L40Q</A> = DFFEAS(<A HREF="#LD1L11">LD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X4_Y6_N34
<P> --register power-up is low

<P><A NAME="LD1L42Q">LD1L42Q</A> = DFFEAS(<A HREF="#LD1L15">LD1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1L44Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X4_Y6_N37
<P> --register power-up is low

<P><A NAME="LD1L44Q">LD1L44Q</A> = DFFEAS(<A HREF="#LD1L19">LD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L72">ND1L72</A>, <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --TC1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X23_Y6_N22
<P> --register power-up is low

<P><A NAME="TC1L435Q">TC1L435Q</A> = DFFEAS(<A HREF="#TC1L467">TC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[31]">TC1_E_src1[31]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L975Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE at FF_X16_Y6_N55
<P> --register power-up is low

<P><A NAME="TC1L975Q">TC1L975Q</A> = DFFEAS(<A HREF="#HC1_src_data[26]">HC1_src_data[26]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1L978Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]~DUPLICATE at FF_X17_Y7_N55
<P> --register power-up is low

<P><A NAME="TC1L978Q">TC1L978Q</A> = DFFEAS(<A HREF="#HC1_src_data[28]">HC1_src_data[28]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , !<A HREF="#TC1L982">TC1L982</A>, <A HREF="#TC1L861">TC1L861</A>,  ,  , <A HREF="#TC1_av_ld_aligning_data">TC1_av_ld_aligning_data</A>);


<P> --TC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X23_Y6_N8
<P> --register power-up is low

<P><A NAME="TC1L421Q">TC1L421Q</A> = DFFEAS(<A HREF="#TC1L457">TC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[21]">TC1_E_src1[21]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L426Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X23_Y6_N25
<P> --register power-up is low

<P><A NAME="TC1L426Q">TC1L426Q</A> = DFFEAS(<A HREF="#TC1L460">TC1L460</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[24]">TC1_E_src1[24]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L424Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X23_Y6_N28
<P> --register power-up is low

<P><A NAME="TC1L424Q">TC1L424Q</A> = DFFEAS(<A HREF="#TC1L459">TC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[23]">TC1_E_src1[23]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --TC1L431Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X23_Y6_N56
<P> --register power-up is low

<P><A NAME="TC1L431Q">TC1L431Q</A> = DFFEAS(<A HREF="#TC1L464">TC1L464</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#TC1_E_src1[28]">TC1_E_src1[28]</A>,  ,  , <A HREF="#TC1_E_new_inst">TC1_E_new_inst</A>);


<P> --LD1L102Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X7_Y5_N28
<P> --register power-up is low

<P><A NAME="LD1L102Q">LD1L102Q</A> = DFFEAS(<A HREF="#LD1L103">LD1L103</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L84Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE at FF_X3_Y5_N19
<P> --register power-up is low

<P><A NAME="LD1L84Q">LD1L84Q</A> = DFFEAS(<A HREF="#LD1L85">LD1L85</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L110Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X7_Y5_N25
<P> --register power-up is low

<P><A NAME="LD1L110Q">LD1L110Q</A> = DFFEAS(<A HREF="#LD1L111">LD1L111</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L54">LD1L54</A>, <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  , <A HREF="#LD1L53">LD1L53</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --TC1L706Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X22_Y6_N37
<P> --register power-up is low

<P><A NAME="TC1L706Q">TC1L706Q</A> = DFFEAS(<A HREF="#TC1L243">TC1L243</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L482Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X23_Y8_N4
<P> --register power-up is low

<P><A NAME="TC1L482Q">TC1L482Q</A> = DFFEAS(<A HREF="#TC1L728">TC1L728</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L484Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE at FF_X23_Y8_N55
<P> --register power-up is low

<P><A NAME="TC1L484Q">TC1L484Q</A> = DFFEAS(<A HREF="#TC1L729">TC1L729</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L490Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE at FF_X23_Y8_N35
<P> --register power-up is low

<P><A NAME="TC1L490Q">TC1L490Q</A> = DFFEAS(<A HREF="#TC1L734">TC1L734</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X11_Y7_N7
<P> --register power-up is low

<P><A NAME="YB3L6Q">YB3L6Q</A> = DFFEAS(<A HREF="#YB3L5">YB3L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1L70Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X12_Y6_N49
<P> --register power-up is low

<P><A NAME="U1L70Q">U1L70Q</A> = DFFEAS(<A HREF="#U1L69">U1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4L13Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X13_Y8_N2
<P> --register power-up is low

<P><A NAME="YB4L13Q">YB4L13Q</A> = DFFEAS(<A HREF="#YB4L11">YB4L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB7L13Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X17_Y8_N49
<P> --register power-up is low

<P><A NAME="YB7L13Q">YB7L13Q</A> = DFFEAS(<A HREF="#YB7L11">YB7L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB1L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y6_N52
<P> --register power-up is low

<P><A NAME="ZB1L35Q">ZB1L35Q</A> = DFFEAS(<A HREF="#ZB1L37">ZB1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L1052Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X16_Y5_N37
<P> --register power-up is low

<P><A NAME="TC1L1052Q">TC1L1052Q</A> = DFFEAS(<A HREF="#TC1L1051">TC1L1051</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DD1L12Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE at FF_X9_Y6_N34
<P> --register power-up is low

<P><A NAME="DD1L12Q">DD1L12Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DD1L11">DD1L11</A>,  ,  , VCC);


<P> --TC1L807Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg~DUPLICATE at FF_X22_Y8_N31
<P> --register power-up is low

<P><A NAME="TC1L807Q">TC1L807Q</A> = DFFEAS(<A HREF="#TC1L803">TC1L803</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#TC1_E_valid_from_R">TC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZB4L19Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE at FF_X13_Y6_N22
<P> --register power-up is low

<P><A NAME="ZB4L19Q">ZB4L19Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  , <A HREF="#WC1_readdata[15]">WC1_readdata[15]</A>,  ,  , VCC);


<P> --PD1L56Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE at FF_X1_Y5_N37
<P> --register power-up is low

<P><A NAME="PD1L56Q">PD1L56Q</A> = DFFEAS(<A HREF="#PD1L66">PD1L66</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L58">PD1L58</A>,  ,  ,  ,  );


<P> --TC1L928Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X17_Y5_N49
<P> --register power-up is low

<P><A NAME="TC1L928Q">TC1L928Q</A> = DFFEAS(<A HREF="#TC1L939">TC1L939</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L930Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X17_Y5_N55
<P> --register power-up is low

<P><A NAME="TC1L930Q">TC1L930Q</A> = DFFEAS(<A HREF="#TC1L942">TC1L942</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L932Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X16_Y6_N19
<P> --register power-up is low

<P><A NAME="TC1L932Q">TC1L932Q</A> = DFFEAS(<A HREF="#TC1L946">TC1L946</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TC1L936Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X16_Y6_N4
<P> --register power-up is low

<P><A NAME="TC1L936Q">TC1L936Q</A> = DFFEAS(<A HREF="#TC1L960">TC1L960</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DD1L7Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X9_Y6_N22
<P> --register power-up is low

<P><A NAME="DD1L7Q">DD1L7Q</A> = DFFEAS(<A HREF="#DD1L6">DD1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --RB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X10_Y5_N40
<P> --register power-up is low

<P><A NAME="RB1L31Q">RB1L31Q</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita3">RB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X10_Y5_N34
<P> --register power-up is low

<P><A NAME="RB1L28Q">RB1L28Q</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita1">RB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --RB1L34Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X10_Y5_N46
<P> --register power-up is low

<P><A NAME="RB1L34Q">RB1L34Q</A> = DFFEAS(<A HREF="#RB1_counter_comb_bita5">RB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#AB1_r_sync_rst">AB1_r_sync_rst</A>,  , <A HREF="#NB1L1">NB1L1</A>,  ,  ,  ,  );


<P> --N1L69Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE at FF_X2_Y1_N53
<P> --register power-up is low

<P><A NAME="N1L69Q">N1L69Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L80">N1L80</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L68">N1L68</A>);


<P> --P1L9Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X3_Y2_N23
<P> --register power-up is low

<P><A NAME="P1L9Q">P1L9Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L11">P1L11</A>, GND, <A HREF="#P1L7">P1L7</A>);


</body></html>