#
#  conversion from RegDef.txt for
#   input design        = ppe
#   input design level  = 1
#

SECTION BITS

#design    dlevel   dir  reg_name                         field_name                                         format  ext_addr   rw           startbit  numbits  scope      rlm_name                                           clk_type  scanring  reset_val                                                              reset_sig  parity  pulse  reg_name_txt                                       description                                                                                        
#========= ======== ==== ================================ ================================================== ======= ========== ============ ========= ======== ========== ================================================== ========= ========= ====================================================================== ========== ======= ====== ================================================== =================================================================================================== 
ppe        1        rx   rx_ppe_cntl1_pl                  rx_recal_abort                                     gcr     000000000  RWX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Stop recalibration on given lane"                                                                  
ppe        1        rx   rx_ppe_cntl1_pl                  rx_enable_auto_recal                               gcr     000000000  RWX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable Auto (Internal) Recalibration on this lane"                                                 
ppe        1        rx   rx_ppe_cntl2_pl                  rx_clr_lane_recal_cnt                              gcr     000000001  WO_8P        0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Clear Recalibration counter to zero. Self-clearing. LAB USE ONLY.\n0:Normal incrementing\1:reset counter to zero"
ppe        1        rx   rx_ppe_cntl2_pl                  rx_lane_hist_min_eye_height_valid                  gcr     000000001  RWX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when the lane min eye height is valid; cleared by FW to reset the checking."            
ppe        1        rx   rx_ppe_cntl2_pl                  rx_lane_hist_min_eye_width_valid                   gcr     000000001  RWX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when the lane min eye width is valid; cleared by FW to reset the checking. Both banks are checked."
ppe        1        rx   rx_ppe_stat1_pl                  rx_init_done                                       gcr     000000100  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Initial training complete on given lane"                                                           
ppe        1        rx   rx_ppe_stat1_pl                  rx_dccal_done                                      gcr     000000100  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "On-die DC training complete on given lane"                                                         
ppe        1        rx   rx_ppe_stat1_pl                  rx_lane_busy                                       gcr     000000100  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "State machine busy indicator on given lane"                                                        
ppe        1        rx   rx_ppe_stat1_pl                  rx_recal_done                                      gcr     000000100  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Recalibration done on given lane"                                                                  
ppe        1        rx   rx_ppe_stat1_pl                  rx_min_recal_cnt_reached                           gcr     000000100  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Reached the min_recal_cnt on this lane"                                                            
ppe        1        rx   rx_ppe_stat1_pl                  rx_recal_before_init                               gcr     000000100  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "This bit gets set if a recal request is on lane before init_done is set"                           
ppe        1        rx   rx_ppe_stat1_pl                  rx_cmd_init_done                                   gcr     000000100  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "This bit gets set if a recal request is on lane before init_done is set"                           
ppe        1        rx   rx_ppe_stat1_pl                  rx_eo_vga_ctle_loop_not_converged                  gcr     000000100  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates that the VGA-CTLE loop did not converge in INIT"                                         
ppe        1        rx   rx_ppe_stat1_pl                  rx_a_bad_dfe_conv                                  gcr     000000100  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Eye opt Step failed DFE convergence on Bank A--not less than rx_ap110_ap010_delta_max \n0: Converged \n1: Not converged"
ppe        1        rx   rx_ppe_stat1_pl                  rx_lane_bad                                        gcr     000000100  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates that the lane encountered some error during initial calibration or a recal. Bit is mirrored in rx_lane_bad_0_23."
ppe        1        rx   rx_ppe_stat1_pl                  rx_ddc_small_eye_warning                           gcr     000000100  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "DDC behavior is likely unstable because the measured eye has too little margin between the center and the edge. This dampens the ability to reliably measure an edge without introducing false errors that artificially indicate one and further decrease the eye."
ppe        1        rx   rx_ppe_stat1_pl                  rx_ddc_measure_limited                             gcr     000000100  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "DDC measure ended early without finding either left or right fuzz due to an eye shape / sample which was farther than the available mini-phase-rotator steps allowed it to search. The result is a skewed centering calculation. \n0: Normal result \n1: Limited accuracy result"
ppe        1        rx   rx_ppe_stat1_pl                  rx_dfe_full_quad                                   gcr     000000100  ROX          13        2        per-lane   "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "DFE Full Quadrant that will be calibrated by the next pass of DFE Full when rx_dfe_full_mode=1.  This value is incremented by one each pass so that recal will cover all four quadrants. \n00: North \n01: East \n10: South \n11: West."
ppe        1        rx   rx_ppe_stat1_pl                  ppe_pr_offset_applied                              gcr     000000100  RWX          15        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Static Phase Rotator Offset Usage Indicator. Set by PPE code once the override has been applied. May be cleared if a new override value is set."
ppe        1        rx   rx_ppe_stat2_pl                  rx_bad_eye_opt_width                               gcr     000000101  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Eye opt Step failed width test--lane marked bad"                                                   
ppe        1        rx   rx_ppe_stat2_pl                  rx_bad_eye_opt_height                              gcr     000000101  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Eye opt Step failed height test--lane marked bad"                                                  
ppe_alias  1        rx   rx_ppe_stat2_pl                  rx_step_fail_alias                                 gcr     000000101  ROX          2         14       per-lane   "dummy_vhdl"                                       slow      func      00000000000000                                                         ioreset    yes     na     Register                                           "RXBIST per-lane fail status alias"                                                                 
ppe        1        rx   rx_ppe_stat2_pl                  rx_ctle_gain_fail                                  gcr     000000101  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step failed for this lane in rxbist or system"                                 
ppe        1        rx   rx_ppe_stat2_pl                  rx_latch_offset_fail                               gcr     000000101  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch or edge offset step failed for this lane in rxbist or system"                      
ppe        1        rx   rx_ppe_stat2_pl                  rx_eoff_fail                                       gcr     000000101  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch or edge offset step failed for this lane in rxbist or system"                      
ppe        1        rx   rx_ppe_stat2_pl                  rx_eoff_poff_fail                                  gcr     000000101  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates poff delta step failed for this lane in rxbist or system"                                
ppe        1        rx   rx_ppe_stat2_pl                  rx_ctle_peak1_fail                                 gcr     000000101  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step failed for this lane in rxbist or system"                                 
ppe        1        rx   rx_ppe_stat2_pl                  rx_ctle_peak2_fail                                 gcr     000000101  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step failed for this lane in rxbist or system"                                 
ppe        1        rx   rx_ppe_stat2_pl                  rx_lte_gain_fail                                   gcr     000000101  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte gain step failed for this lane in rxbist or system"                                  
ppe        1        rx   rx_ppe_stat2_pl                  rx_lte_zero_fail                                   gcr     000000101  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte zero step failed for this lane in rxbist or system"                                  
ppe        1        rx   rx_ppe_stat2_pl                  rx_bank_sync_fail                                  gcr     000000101  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates bank sync step failed for this lane in rxbist or system"                                 
ppe        1        rx   rx_ppe_stat2_pl                  rx_quad_phase_fail                                 gcr     000000101  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step failed for this lane in rxbist or system"                                
ppe        1        rx   rx_ppe_stat2_pl                  rx_dfe_h1_fail                                     gcr     000000101  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step failed for this lane in rxbist or system"                                    
ppe        1        rx   rx_ppe_stat2_pl                  rx_dfe_fail                                        gcr     000000101  ROX          13        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step failed for this lane in rxbist or system"                                       
ppe        1        rx   rx_ppe_stat2_pl                  rx_ddc_fail                                        gcr     000000101  ROX          14        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step failed for this lane in rxbist or system"                                       
ppe        1        rx   rx_ppe_stat2_pl                  rx_ber_fail                                        gcr     000000101  ROX          15        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step failed for this lane in rxbist or system"                                       
ppe_alias  1        rx   rx_ppe_stat3_pl                  rx_a_step_done_alias                               gcr     000000110  ROX          0         13       per-lane   "dummy_vhdl"                                       slow      func      0000000000000                                                          ioreset    yes     na     Register                                           "A Bank Step Alias Done Bits"                                                                       
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_latch_offset_done                             gcr     000000110  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_ctle_gain_done                                gcr     000000110  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_eoff_done                                     gcr     000000110  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_quad_phase_done                               gcr     000000110  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step done for this lane"                                                      
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_ctle_peak1_done                               gcr     000000110  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak1 step done for this lane"                                                      
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_ctle_peak2_done                               gcr     000000110  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_lte_gain_done                                 gcr     000000110  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte gain step done for this lane"                                                        
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_lte_zero_done                                 gcr     000000110  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte zero step done for this lane"                                                        
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_bank_sync_done                                gcr     000000110  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates bank sync step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_dfe_h1_done                                   gcr     000000110  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step done for this lane"                                                          
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_dfe_done                                      gcr     000000110  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step done for this lane"                                                             
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_ddc_done                                      gcr     000000110  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step done for this lane"                                                             
ppe        1        rx   rx_ppe_stat3_pl                  rx_a_ber_done                                      gcr     000000110  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step done for this lane"                                                             
ppe_alias  1        rx   rx_ppe_stat4_pl                  rx_b_step_done_alias                               gcr     000000111  ROX          0         13       per-lane   "dummy_vhdl"                                       slow      func      0000000000000                                                          ioreset    yes     na     Register                                           "B Bank Step Alias Done Bits"                                                                       
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_latch_offset_done                             gcr     000000111  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_ctle_gain_done                                gcr     000000111  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_eoff_done                                     gcr     000000111  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_quad_phase_done                               gcr     000000111  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step done for this lane"                                                      
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_ctle_peak1_done                               gcr     000000111  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_ctle_peak2_done                               gcr     000000111  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_lte_gain_done                                 gcr     000000111  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte gain step done for this lane"                                                        
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_lte_zero_done                                 gcr     000000111  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte zero step done for this lane"                                                        
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_bank_sync_done                                gcr     000000111  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates bank sync step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_dfe_h1_done                                   gcr     000000111  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step done for this lane"                                                          
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_dfe_done                                      gcr     000000111  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step done for this lane"                                                             
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_ddc_done                                      gcr     000000111  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step done for this lane"                                                             
ppe        1        rx   rx_ppe_stat4_pl                  rx_b_ber_done                                      gcr     000000111  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step done for this lane"                                                             
ppe        1        rx   rx_ppe_stat5_pl                  rx_a_last_eye_height                               gcr     000001000  ROX          0         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "The last inner eye height measured on bank A. Calculated as (Ap-An)/2."                            
ppe        1        rx   rx_ppe_stat5_pl                  rx_b_last_eye_height                               gcr     000001000  ROX          7         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "The last inner eye height measured on bank B. Calculated as (Ap-An)/2."                            
ppe        1        rx   rx_ppe_stat5_pl                  rx_lane_hist_min_eye_height_quad                   gcr     000001000  ROX          14        2        per-lane   "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "The quadrant on which the historical minimum eye height occurred. 00=N, 01=E, 10=S, 11=W."         
ppe        1        rx   rx_ppe_stat6_pl                  rx_h3_coef                                         gcr     000001001  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE Fast H3 Coefficient for the lane. Signed twos complement."                                     
ppe        1        rx   rx_ppe_stat6_pl                  rx_dfe_ap                                          gcr     000001001  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE Fast AP as calculated from DFE Fast H1 measurements."                                          
ppe        1        rx   rx_ppe_stat7_pl                  poff_avg_a                                         gcr     000001010  ROX          0         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "Twos complement signed number that tell what the average of poff was for lane after running eoff bank a"
ppe        1        rx   rx_ppe_stat7_pl                  poff_avg_b                                         gcr     000001010  ROX          7         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "Twos complement signed number that tell what the average of poff was for lane after running eoff bank b"
ppe        1        rx   rx_ppe_stat8_pl                  rx_lane_recal_cnt                                  gcr     000001011  ROX          0         16       per-lane   "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Number of recals run on this lane"                                                                 
ppe        1        rx   rx_ppe_stat9_pl                  rx_a_ddc_hyst_left_edge                            gcr     000001100  ROX          0         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured A-Bank LEFT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        1        rx   rx_ppe_stat9_pl                  rx_a_ddc_hyst_right_edge                           gcr     000001100  ROX          5         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured A-Bank RIGHT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        1        rx   rx_ppe_stat9_pl                  rx_a_lane_hist_min_eye_width                       gcr     000001100  ROX          10        6        per-lane   "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "Minimum eye width value measured per-lane on bank A, in mini-PR steps. Can be reloaded with rx_lane_hist_min_eye_width_valid = 0"
ppe        1        rx   rx_ppe_stat10_pl                 rx_b_ddc_hyst_left_edge                            gcr     000001101  ROX          0         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured B-Bank LEFT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        1        rx   rx_ppe_stat10_pl                 rx_b_ddc_hyst_right_edge                           gcr     000001101  ROX          5         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured B-Bank RIGHT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        1        rx   rx_ppe_stat10_pl                 rx_b_lane_hist_min_eye_width                       gcr     000001101  ROX          10        6        per-lane   "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "Minimum eye width value measured per-lane on bank B, in mini-PR steps. Can be reloaded with rx_lane_hist_min_eye_width_valid = 0"
ppe        1        rx   rx_ppe_stat11_pl                 rx_h1_coef                                         gcr     000001110  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE Fast H1 Coefficient for the lane. Signed twos complement."                                     
ppe        1        rx   rx_ppe_stat11_pl                 rx_h2_coef                                         gcr     000001110  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE Fast H2 Coefficient for the lane. Signed twos complement."                                     
ppe        1        rx   rx_ppe_stat12_pl                 rx_vga_converged                                   gcr     000001111  ROX          0         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Indactes where in code vga converged 1-9 is true / 10-12 is false"                                 
ppe        1        rx   rx_ppe_stat12_pl                 jump_table_used                                    gcr     000001111  R0X          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Show that jump table was used in vga ppe code \n0 not used \n1 used"                               
ppe        1        rx   rx_ppe_stat12_pl                 rx_lane_hist_min_eye_height_bank                   gcr     000001111  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "The bank on which the historical minimum eye height occurred. 0=A Bank, 1=B Bank."                 
ppe        1        rx   rx_ppe_stat12_pl                 rx_lane_hist_min_eye_height_latch                  gcr     000001111  ROX          6         3        per-lane   "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "The DFE latch on which the historical minimum eye height occurred."                                
ppe        1        rx   rx_ppe_stat12_pl                 rx_lane_hist_min_eye_height                        gcr     000001111  ROX          9         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "The historical minimum eye height measured on the lane. Calculated as (Ap-An)/2."                  
ppe        1        tx   tx_ppe_mode1_pg                  tx_bist_dcc_i_min                                  gcr     110000001  RWX          0         6        per-group  "dummy_vhdl"                                       slow      func      100000                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, I phase minimum value; values below this will fail; 2's complement"         
ppe        1        tx   tx_ppe_mode1_pg                  tx_bist_dcc_i_max                                  gcr     110000001  RWX          6         6        per-group  "dummy_vhdl"                                       slow      func      011111                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, I phase maximum value; values above this will fail; 2's complement"         
ppe        1        tx   tx_ppe_mode2_pg                  tx_bist_dcc_q_min                                  gcr     110000010  RWX          0         6        per-group  "dummy_vhdl"                                       slow      func      100000                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, Q phase minimum value; values below this will fail; 2's complement"         
ppe        1        tx   tx_ppe_mode2_pg                  tx_bist_dcc_q_max                                  gcr     110000010  RWX          6         6        per-group  "dummy_vhdl"                                       slow      func      011111                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, Q phase maximum value; values above this will fail; 2's complement"         
ppe        1        rx   rx_ppe_mode3_pg                  rx_eo_converged_end_count                          gcr     110000011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0011                                                                   ioreset    yes     na     Register                                           "RX eye optimization Covergence counter end value--number of times through the vga + CTLE peaking substeps before giving up\n0000:16 \n0001: 1 \n0010:2  \n0011: 3 \n0100: 4 \n0101: 5 \n0110:6 \n0111:7  \n1000:8  \n1001:9   \n1010:10  \n1011:11  \n1100:12 \n1101:13 \n1110:14 \n1111:15 \nRJR"
ppe        1        rx   rx_ppe_mode3_pg                  rx_hist_min_eye_width_mode                         gcr     110000011  RWX          4         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "RX Historic Eye Width and Height Minimum measurement mode \n00: Check all lanes on bus\n01: Check only the designated rx_hist_min_eye_width_lane and  rx_hist_min_eye_height_lane \n10: unused \n11: unused"
ppe        1        rx   rx_ppe_mode3_pg                  rx_manual_servo_filter_depth                       gcr     110000011  RWX          6         2        per-group  "dummy_vhdl"                                       slow      func      11                                                                     ioreset    yes     na     Register                                           "RX manual servo op code filter depth\n00: 2 \n01: 4 \n10: 8 \n11: 16 (default)"                    
ppe        1        rx   rx_ppe_mode3_pg                  rx_amp_gain_cnt_max                                gcr     110000011  RWX          8         4        per-group  "dummy_vhdl"                                       slow      func      0100                                                                   ioreset    yes     na     Register                                           "Maximum number of attempts to adjust VGA gain before doing a peaking operation. \n0000:16 \n0001: 1 \n0010:2  \n0011: 3 \n0100: 4 \n0101: 5 \n0110:6 \n0111:7  \n1000:8  \n1001:9   \n1010:10  \n1011:11  \n1100:12 \n1101:13 \n1110:14 \n1111:15 \nRJR"
ppe        1        rx   rx_ppe_mode3_pg                  rx_disable_bank_pdwn                               gcr     110000011  RWX          12        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable powerdown of unused (functionally) bank"                                           
ppe        1        rx   rx_ppe_mode4_pg                  ppe_thread_lock_sim_mode                           gcr     110000100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "When this is 0, the thread lock detection uses the operating interval. Otherwise the interval is 2^ppe_thread_lock_sim_mode microseconds."
ppe        1        rx   rx_ppe_mode4_pg                  ppe_recal_not_run_sim_mode                         gcr     110000100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "When this is 0, the recal not run detections uses the operating interval. Otherwise the interval is 2^ppe_recal_not_run_sim_mode microseconds."
ppe        1        rx   rx_ppe_mode4_pg                  rx_dfe_full_mode                                   gcr     110000100  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set operation mode for DFE Full calibration \n0: Run DFE Full on all quadrants \n1: Run DFE Full on one quadrant per recal starting with rx_dfe_full_quad and rotating"
ppe        1        rx   rx_ppe_mode4_pg                  ppe_data_rate                                      gcr     110000100  RWX          9         2        per-group  "dummy_vhdl"                                       slow      func      10                                                                     ioreset    yes     na     Register                                           "Operational Data Rate \n00: 21.3Gbps \n01: 25.6Gbps \n 10:  32Gbps \n 11:  38.4Gbps"               
ppe        1        rx   rx_ppe_mode4_pg                  ppe_channel_loss                                   gcr     110000100  RWX          11        2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Channel Loss Approx \n00: High Loss \n01: Mid Loss \n 10: Low Loss"                                
ppe        1        rx   rx_ppe_mode4_pg                  rx_dfe_full_h1_adj                                 gcr     110000100  RWX          13        2        per-group  "dummy_vhdl"                                       slow      func      01                                                                     ioreset    yes     na     Register                                           "Adjust DFE H1 by this amount after full dfe (ap+an/2)"                                             
ppe        1        rx   rx_ppe_mode5_pg                  rx_ber_timer_sel_bist                              gcr     110000101  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      1111                                                                   ioreset    yes     na     Register                                           "Change this ppe register to change rx_ber_timer_sel used in rxbist.  See rx_ber_timer_sel gcr register above for settings"
ppe_alias  1        rx   rx_ppe_mode9_pg                  rx_eo_step_cntl_opt_alias                          gcr     110001001  RWX          0         9        per-group  "dummy_vhdl"                                       slow      func      111111111                                                              ioreset    yes     na     Register                                           "RX eye optimization Step Control OPT Alias"                                                        
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_vga_cal                               gcr     110001001  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization VGA Gain"                                                                      
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_edge_offset_cal                       gcr     110001001  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Edge latch offset (live data) adjust enable and path offset adjust enable"     
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_ctle_peak_cal                         gcr     110001001  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization CTLE Peaking adjust enable"                                                    
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_lte_cal                               gcr     110001001  RWX          3         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization LTE adjust enable"                                                             
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_dfe_cal                               gcr     110001001  RWX          4         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization DFE H1-H3 adjust enable (Fast DFE Mode)"                                       
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_ddc                                   gcr     110001001  RWX          5         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Dynamic data centering enable"                                                 
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_bank_sync                             gcr     110001001  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Bank Synchronization enable"                                                   
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_quad_phase_cal                        gcr     110001001  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Quad phase adjust enable"                                                      
ppe        1        rx   rx_ppe_mode9_pg                  rx_eo_enable_dfe_full_cal                          gcr     110001001  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization DFE H1-H3 adjust enable (Full DFE Mode)"                                       
ppe_alias  1        rx   rx_ppe_mode10_pg                 rx_rc_step_cntl_opt_alias                          gcr     110001010  RWX          0         9        per-group  "dummy_vhdl"                                       slow      func      111111111                                                              ioreset    yes     na     Register                                           "RX recalibration    Step Control OPT Alias"                                                        
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_vga_cal                               gcr     110001010  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    VGA Gain and path offset adjust enable"                                        
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_edge_offset_cal                       gcr     110001010  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Edge latch offset (live data) adjust enable"                                   
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_ctle_peak_cal                         gcr     110001010  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    CTLE Peaking adjust enable"                                                    
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_lte_cal                               gcr     110001010  RWX          3         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    LTE adjust enable"                                                             
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_dfe_cal                               gcr     110001010  RWX          4         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    DFE H1-H3 adjust enable (Full DFE Mode)"                                       
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_ddc                                   gcr     110001010  RWX          5         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Dynamic data centering enable"                                                 
ppe        1        rx   rx_ppe_mode10_pg                 tx_rc_enable_dcc                                   gcr     110001010  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX recalibration    TX duty cycle correction enable"                                               
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_bank_sync                             gcr     110001010  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Bank Synchronization enable"                                                   
ppe        1        rx   rx_ppe_mode10_pg                 rx_rc_enable_quad_phase_cal                        gcr     110001010  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Quad phase adjust enable"                                                      
ppe        1        rx   rx_ppe_mode11_pg                 ppe_lte_hysteresis                                 gcr     110001011  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      010                                                                    ioreset    yes     na     Register                                           "LTE cal step config - hysteresis limit for recal. If the change is less than or equal to this setting, the previous value is restored."
ppe        1        rx   rx_ppe_mode11_pg                 ppe_eoff_edge_hysteresis                           gcr     110001011  RWX          3         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "For recal only, edge offset change hysteresis margin. The value restricts the change to dac value in recal for edge offset. Is the delta of before and after in range this register value, if so no change"
ppe        1        rx   rx_ppe_mode11_pg                 rx_dfe_clkadj_coeff                                gcr     110001011  RWX          6         7        per-group  "dummy_vhdl"                                       slow      func      0010100                                                                ioreset    yes     na     Register                                           "Coefficient K used by PPE in DFE clock adjust calculation. Two's comp."                            
ppe_alias  1        rx   rx_ppe_mode11_pg                 ppe_lte_gain_zero_disable_alias                    gcr     110001011  RWX          13        2        per-group  "dummy_vhdl"                                       slow      func      01                                                                     ioreset    yes     na     Register                                           "Alias of disables for the LTE Gain and Zero sub-steps."                                            
ppe        1        rx   rx_ppe_mode11_pg                 ppe_lte_gain_disable                               gcr     110001011  RWX          13        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the LTE Gain sub-step."                                                                    
ppe        1        rx   rx_ppe_mode11_pg                 ppe_lte_zero_disable                               gcr     110001011  RWX          14        1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Disable the LTE Zero sub-step."                                                                    
ppe        1        tx   tx_ppe_mode3_pg                  tx_bist_dcc_iq_min                                 gcr     110001100  RWX          0         6        per-group  "dummy_vhdl"                                       slow      func      110001                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, IQ phase minimum value; values below this will fail; 2's complement, range of IQ dac is -15 to +16"
ppe        1        tx   tx_ppe_mode3_pg                  tx_bist_dcc_iq_max                                 gcr     110001100  RWX          6         6        per-group  "dummy_vhdl"                                       slow      func      010000                                                                 ioreset    yes     na     Register                                           "Duty cycle correction, IQ phase maximum value; values above this will fail; 2's complement, range of IQ dac is -15 to +16"
ppe_alias  1        rx   rx_ppe_mode13_pg                 rx_dc_step_cntl_opt_alias                          gcr     110001101  RWX          0         2        per-group  "dummy_vhdl"                                       slow      func      11                                                                     ioreset    yes     na     Register                                           "RX DC Step Control OPT Alias"                                                                      
ppe        1        rx   rx_ppe_mode13_pg                 rx_dc_enable_latch_offset_cal                      gcr     110001101  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal eye optimization latch offset adjustment"                                                
ppe        1        rx   rx_ppe_mode13_pg                 tx_dc_enable_dcc                                   gcr     110001101  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal TX duty cycle correction enable"                                                         
ppe        1        rx   rx_ppe_mode14_pg                 rx_min_recal_cnt                                   gcr     110001110  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0011                                                                   ioreset    yes     na     Register                                           "Minimum number of recals that must be done before allowing bank swapping; also how many recals are done the first time recal is requested on a lane."
ppe        1        rx   rx_ppe_mode14_pg                 rx_ctle_mode                                       gcr     110001110  RWX          4         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "CTLE Peaking calibration quadrant cal mode:\n0: Calibrate all quadrants\n1: Calibrate one quadrant (North)"
ppe        1        rx   rx_ppe_mode14_pg                 rx_ctle_hysteresis                                 gcr     110001110  RWX          5         2        per-group  "dummy_vhdl"                                       slow      func      10                                                                     ioreset    yes     na     Register                                           "CTLE Peaking Servo Result Hysteresis. The value limits ctle_coarse change unless the servo result is larger. Smaller result restores the prior register value."
ppe        1        rx   rx_ppe_mode14_pg                 rx_ctle_quad_diff_thresh                           gcr     110001110  RWX          7         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "CTLE Peaking calibration result difference threshold. Value larger than 0 enables and causes an error condition if any quadrant peaking result differs from the median by more than this amount. "
ppe        1        rx   rx_ppe_mode14_pg                 rx_ddc_min_err_lim                                 gcr     110001110  RWX          10        3        per-group  "dummy_vhdl"                                       slow      func      011                                                                    ioreset    yes     na     Register                                           "DDC Minimum Error Checking Threshold for edge detection. This translates into rx_ber_timer_sel encodes used during DDC search edge check. See Workbook DDC section."
ppe        1        rx   rx_ppe_mode14_pg                 rx_ddc_hysteresis                                  gcr     110001110  RWX          13        2        per-group  "dummy_vhdl"                                       slow      func      01                                                                     ioreset    yes     na     Register                                           "DDC Clock offset change hysteresis margin. The value restricts a change in mini-PR position unless it deviates from it's current long-term position by this amount. See definition of rx_ddc_hist_left_edge."
ppe        1        tx   tx_ppe_mode4_pg                  tx_bist_hs_dac_thresh_min                          gcr     110001111  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01100000                                                               ioreset    yes     na     Register                                           "Low threshold loaded into tx_tdr_dac_cntl during HS bist to check for too-low duty cycle."         
ppe        1        tx   tx_ppe_mode4_pg                  tx_bist_hs_dac_thresh_max                          gcr     110001111  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      10100000                                                               ioreset    yes     na     Register                                           "High threshold loaded into tx_tdr_dac_cntl during HS bist to check for too-high duty cycle."       
ppe        1        rx   rx_ppe_mode15_pg                 rx_vga_jump_target                                 gcr     110010000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01000001                                                               ioreset    yes     na     Register                                           "Program to set value for jump table  default is 300mV at 4.6mV steps"                              
ppe        1        rx   rx_ppe_mode15_pg                 rx_vga_amax_target                                 gcr     110010000  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      01000001                                                               ioreset    yes     na     Register                                           "Program to set value for init Amax target default is 300mV at 4.6mV steps"                         
ppe        1        rx   rx_ppe_mode16_pg                 rx_vga_recal_max_target                            gcr     110010001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01001100                                                               ioreset    yes     na     Register                                           "Program to set value for recal max target default is 300mV +10 percent at 4.6mV steps"             
ppe        1        rx   rx_ppe_mode16_pg                 rx_vga_recal_min_target                            gcr     110010001  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00111000                                                               ioreset    yes     na     Register                                           "Program to set value for recal min target default is 300mV -10 percent at 4.6mV steps"             
ppe        1        rx   rx_ppe_mode17_pg                 ppe_tx_zcal_reset_time_us                          gcr     110010010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0100                                                                   ioreset    yes     na     Register                                           "Comparator Reset time in 2^x microseconds for TX Z-Cal"                                            
ppe        1        rx   rx_ppe_mode17_pg                 ppe_tx_zcal_meas_filter_depth                      gcr     110010010  RWX          4         5        per-group  "dummy_vhdl"                                       slow      func      01000                                                                  ioreset    yes     na     Register                                           "Horse race target for TX Z-Cal comparator filter - the number of samples in one direction to move up/down"
ppe        1        rx   rx_ppe_mode18_pg                 ppe_tx_zcal_meas_min                               gcr     110010011  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0010101                                                                ioreset    yes     na     Register                                           "2 times the min number of 1x segments to enable during search for TX Z-Cal"                        
ppe        1        rx   rx_ppe_mode18_pg                 ppe_tx_zcal_meas_max                               gcr     110010011  RWX          7         7        per-group  "dummy_vhdl"                                       slow      func      1000110                                                                ioreset    yes     na     Register                                           "2 times the max number of 1x segments to enable during search for TX Z-Cal"                        
ppe        1        tx   tx_ppe_mode5_pg                  tx_seg_test_en                                     gcr     110010100  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Enables tx_seg_test during tx_bist"                                                                
ppe        1        tx   tx_ppe_mode5_pg                  tx_seg_test_frc_2r                                 gcr     110010100  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Force number of 2r segments in tx_seg_test_2r_seg to be active during test.\n0: don't force a certain number of 2r segments\n1: force a certain number of 2r segments.\nSee chart in logic workbook."
ppe        1        tx   tx_ppe_mode5_pg                  tx_seg_test_2r_seg                                 gcr     110010100  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Number of 2r segments on during test when tx_seg_test_frc_2r is 1.\n0: no 2r segements on\n1: 1 2r segment on.\nSee chart in logic workbook."
ppe        1        tx   tx_ppe_mode5_pg                  tx_seg_test_1r_segs                                gcr     110010100  RWX          3         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "Number of 1r-equivalent segments on during test. If tx_seg_test_2r_seg is 1, or tx_seg_test_frc_2r is 1; this is the number of 1r segments that will be active during the test. Otherwise, during portions of the test, 2-2r segments will replace one of the 1r segments. See chart in logic workbook."
ppe        1        tx   tx_ppe_mode5_pg                  tx_dcc_main_min_samples                            gcr     110010100  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      10000000                                                               ioreset    yes     na     Register                                           "Minimum number of TX DCC total votes before decision.  Must be <=128."                             
ppe        1        tx   tx_ppe_mode6_pg                  tx_ffe_pre2_coef                                   gcr     110010101  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "1/128ths of K0/pre2 coefficient"                                                                   
ppe        1        tx   tx_ppe_mode6_pg                  tx_ffe_pre1_coef                                   gcr     110010101  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "1/128ths of K1/pre1 coefficient"                                                                   
ppe        1        tx   tx_ppe_mode6_pg                  tx_ffe_margin_coef                                 gcr     110010101  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable 50% margin, 0(default): disabled, 1: enabled"                                               
ppe        1        rx   rx_ppe_mode12_pg                 rx_qpa_pattern_enable                              gcr     111100000  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable data pattern mode for quad phase adjust edge servo. \n0 Disabled\n1 Enabled"                
ppe        1        rx   rx_ppe_mode12_pg                 rx_qpa_pattern                                     gcr     111100000  RWX          1         5        per-group  "dummy_vhdl"                                       slow      func      01010                                                                  ioreset    yes     na     Register                                           "Pattern control field for quad phase adjust edge servo used when rx_qpa_pattern_enable is set. Each '1' enables a bit transition filter for that position in the 5 bit pattern window. Value must contain a transition at H1-H0 (pos 2 & 3). Low frequency patterns will exhibit a large static skew from CDR."
ppe        1        rx   rx_ppe_mode12_pg                 rx_qpa_hysteresis_enable                           gcr     111100000  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable hysteresis checking in initial training loop or first recal loop of averaged QPA servo result and skip final shift if less than a value specified by rx_qpa_hysteresis.  Check is automatically enabled in the subsequent initial training or recal loops."
ppe        1        rx   rx_ppe_mode12_pg                 rx_qpa_cdrlock_ignore                              gcr     111100000  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Disables the check for locked CDR before proceeding. NOTE: This is risky and very likely to result in unreliable phase adjust results if the CDR is not fixed to the fuzz"
ppe_alias  1        rx   rx_ppe_mode12_pg                 ppe_ctle_peak1_peak2_disable_alias                 gcr     111100000  RWX          8         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Alias of disables for the CTLE Peak1 and Peak2 sub-steps."                                         
ppe        1        rx   rx_ppe_mode12_pg                 ppe_ctle_peak1_disable                             gcr     111100000  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the CTLE Peak1 sub-step."                                                                  
ppe        1        rx   rx_ppe_mode12_pg                 ppe_ctle_peak2_disable                             gcr     111100000  RWX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the CTLE Peak2 sub-step."                                                                  
ppe        1        rx   rx_ppe_mode12_pg                 rx_qpa_hysteresis                                  gcr     111100000  RWX          10        3        per-group  "dummy_vhdl"                                       slow      func      011                                                                    ioreset    yes     na     Register                                           "QPA step hysteresis threshold, used to skip final shift if the averaged QPA servo result is less than this value"
ppe        1        rx   rx_ppe_cntl1_pg                  rx_eye_height_min_check                            gcr     110100000  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0001101                                                                ioreset    yes     na     Register                                           "Value used to determine if eye height min is meet (unsigned). Fail if eye height is less than this register.  Default is for 60mV at a 4.6mV per DAC step."
ppe        1        rx   rx_ppe_cntl1_pg                  loff_setting_ovr_enb                               gcr     110100000  RWX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Assert to skip setting the default value for filter inc/dec and timeout for loff code"             
ppe        1        rx   rx_ppe_cntl1_pg                  amp_setting_ovr_enb                                gcr     110100000  RWX          10        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Assert to skip setting the default value for filter inc/dec and timeout for amp measurement code"  
ppe        1        rx   rx_ppe_cntl2_pg                  rx_eye_width_min_check                             gcr     110100001  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0010000                                                                ioreset    yes     na     Register                                           "Value used to determine if DDC eye width min is meet unsigned twos complement"                     
ppe        1        rx   rx_ppe_cntl2_pg                  rx_ctle_gain_max_check                             gcr     110100001  RWX          7         4        per-group  "dummy_vhdl"                                       slow      func      1111                                                                   ioreset    yes     na     Register                                           "Value used for ctle gain max check unsigned twos complement"                                       
ppe        1        rx   rx_ppe_cntl2_pg                  rx_ctle_gain_min_check                             gcr     110100001  RWX          11        4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Value used for ctle gain min check unsigned twos complement"                                       
ppe        1        rx   rx_ppe_cntl3_pg                  rx_latchoff_max_check                              gcr     110100010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00100000                                                               ioreset    yes     na     Register                                           "Value used for latch offset max check. Value is twos complement signed."                           
ppe        1        rx   rx_ppe_cntl3_pg                  rx_latchoff_min_check                              gcr     110100010  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11011111                                                               ioreset    yes     na     Register                                           "Value used for latch offset min check. Value is twos complement signed."                           
ppe        1        rx   rx_ppe_cntl4_pg                  rx_eoff_max_check                                  gcr     110100011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00110000                                                               ioreset    yes     na     Register                                           "Value used for edge offset max check. Value is twos complement signed."                            
ppe        1        rx   rx_ppe_cntl4_pg                  rx_eoff_min_check                                  gcr     110100011  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11001111                                                               ioreset    yes     na     Register                                           "Value used for edge offset min check. Value is twos complement signed."                            
ppe        1        rx   rx_ppe_cntl5_pg                  rx_ctle_peak1_max_check                            gcr     110100100  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      01111                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak max check, value is 2 comp unsigned"                                      
ppe        1        rx   rx_ppe_cntl5_pg                  rx_ctle_peak1_min_check                            gcr     110100100  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak min check, value is 2 comp unsigned"                                      
ppe        1        rx   rx_ppe_cntl5_pg                  rx_lte_gain_max_check                              gcr     110100100  RWX          10        5        per-group  "dummy_vhdl"                                       slow      func      00111                                                                  ioreset    yes     na     Register                                           "Value used for lte gain max check, value is 2 comp unsigned"                                       
ppe        1        rx   rx_ppe_cntl6_pg                  rx_lte_gain_min_check                              gcr     110100101  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for lte gain min check, value is 2 comp unsigned"                                       
ppe        1        rx   rx_ppe_cntl6_pg                  rx_lte_zero_max_check                              gcr     110100101  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00111                                                                  ioreset    yes     na     Register                                           "Value used for lte zero max check, value is 2 comp unsigned"                                       
ppe        1        rx   rx_ppe_cntl6_pg                  rx_lte_zero_min_check                              gcr     110100101  RWX          10        5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for lte zero min check, value is 2 comp unsigned"                                       
ppe        1        rx   rx_ppe_cntl7_pg                  rx_dfe_max_check                                   gcr     110100110  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01010000                                                               ioreset    yes     na     Register                                           "Value used for dfe max check.Value is twos complement signed."                                     
ppe        1        rx   rx_ppe_cntl7_pg                  rx_quad_ph_adj_max_check                           gcr     110100110  RWX          8         6        per-group  "dummy_vhdl"                                       slow      func      011000                                                                 ioreset    yes     na     Register                                           "Value used for quad phase adj max check, 16 + max value"                                           
ppe        1        rx   rx_ppe_cntl8_pg                  rx_dfe_min_check                                   gcr     110100111  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      10101111                                                               ioreset    yes     na     Register                                           "Value used for dfe min check.Value is twos complement signed."                                     
ppe        1        rx   rx_ppe_cntl8_pg                  rx_quad_ph_adj_min_check                           gcr     110100111  RWX          8         6        per-group  "dummy_vhdl"                                       slow      func      001000                                                                 ioreset    yes     na     Register                                           "Value used for quad phase adj min check, 16 - min value"                                           
ppe        1        rx   rx_ppe_cntl9_pg                  rx_epoff_max_check                                 gcr     110101000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00001010                                                               ioreset    yes     na     Register                                           "Value used for edge offset poff max delta check. Value is twos complement signed."                 
ppe        1        rx   rx_ppe_cntl9_pg                  rx_epoff_min_check                                 gcr     110101000  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11110110                                                               ioreset    yes     na     Register                                           "Value used for edge offset poff min delta check. Value is twos complement signed."                 
ppe        1        rx   rx_ppe_cntl10_pg                 rx_ctle_peak2_max_check                            gcr     110101001  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      01111                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak max check, value is 2 comp unsigned"                                      
ppe        1        rx   rx_ppe_cntl10_pg                 rx_ctle_peak2_min_check                            gcr     110101001  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak min check, value is 2 comp unsigned"                                      
ppe        1        rx   rx_ppe_cntl11_pg                 ppe_pr_offset_d_override                           gcr     110101010  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Static Phase Rotator Offset for DATA (2s Complement) per-lane. Applied in the main RECAL loop to purposely shift the calibrated center sample position after all steps have been completed. Applied evenly to EW and NS data only. Warning, this could make hysteresis behave strangely if applied during recal. Do not change this value without handshaking with ppe_pr_offset_pause."
ppe        1        rx   rx_ppe_cntl11_pg                 ppe_pr_offset_e_override                           gcr     110101010  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Static Phase Rotator Offset for EDGE (2s Complement) per-lane. Applied in the main RECAL loop to purposely shift the calibrated center sample position after all steps have been completed. Applied evenly to EW and NS edge only. Should be opposite value of data otherwise they will cancel each other out. Do not change this value without handshaking with ppe_pr_offset_pause."
ppe        1        rx   rx_ppe_cntl11_pg                 ppe_pr_offset_pause                                gcr     110101010  RWX          10        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Static Phase Rotator Offset Pause Control. Due to the offset being a dynamic feature coordinated with recal steps, it must be stopped BEFORE the override value may be changed. Set this bit high whenever a change is desired and clear it when ppe_pr_offset_applied shows 0. RECAL will not apply the offset if this feature is paused."
ppe        1        rx   rx_ppe_cntl_stat1_pg             rx_hist_min_eye_width_valid                        gcr     110101100  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX Historic Eye Width Minimum Value and Lane are valid."                                           
ppe        1        rx   rx_ppe_cntl_stat1_pg             rx_hist_min_eye_width_lane                         gcr     110101100  RWX          3         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "RX Historic Eye Width Lane number"                                                                 
ppe        1        rx   rx_ppe_cntl_stat1_pg             rx_hist_min_eye_height_valid                       gcr     110101100  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when RX Historic Eye Height is valid. Cleared by FW to reset the checking."             
ppe        1        rx   rx_ppe_stat1_pg                  ppe_debug_state                                    gcr     110110000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Eye optimizaton State Machine current state "                                                      
ppe        1        rx   rx_ppe_stat2_pg                  ppe_thread_loop_count                              gcr     110110001  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Number of times that the thread has looped"                                                        
ppe        1        rx   rx_ppe_stat3_pg                  rx_hist_min_eye_height_lane                        gcr     110110010  ROX          11        5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "RX Historic Eye Height Lane number."                                                               
ppe        1        rx   rx_ppe_stat4_pg                  rx_hist_min_eye_width                              gcr     110110011  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      11111111                                                               ioreset    yes     na     Register                                           "RX Historic Eye Width Minimum Value."                                                              
ppe        1        rx   rx_ppe_stat4_pg                  rx_hist_min_eye_height                             gcr     110110011  ROX          8         7        per-group  "dummy_vhdl"                                       slow      func      1111111                                                                ioreset    yes     na     Register                                           "RX Historic Eye Height Minimum Value (peak-to-peak)."                                              
ppe        1        rx   rx_ppe_stat5_pg                  rx_current_cal_lane                                gcr     110110100  ROX          2         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    no      na     Register                                           "Number of Lane that currently being calibrated"                                                    
ppe        1        rx   rx_ppe_stat5_pg                  rx_last_init_lane                                  gcr     110110100  ROX          7         5        per-group  "dummy_vhdl"                                       slow      func      11111                                                                  ioreset    no      na     Register                                           "Number of Lane that last went through initial calibration"                                         
ppe        1        rx   rx_ppe_stat11_pg                 ppe_servo_status0                                  gcr     110111010  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Saved rx_servo_status0 from last detected error (when not setting FIR)"                            
ppe        1        rx   rx_ppe_stat12_pg                 ppe_servo_status1                                  gcr     110111011  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Saved rx_servo_status1 from last detected error (when not setting FIR)"                            
ppe        1        rx   rx_ppe_stat20_pg                 rx_vga_debug                                       gcr     111000011  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indactes values of var in side the vga code -- debug only"                                         
ppe        1        rx   rx_ppe_stat21_pg                 tx_dcc_debug                                       gcr     111000100  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Debug value for dcc code"                                                                          
ppe        1        rx   rx_ppe_stat22_pg                 rx_lane_fail_0_15                                  gcr     111000101  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Bad Lane Indicator: lanes 00-15. Post-eyeopt status indicating training has encountered an error during a training step that finds a fatal operating condition on the lane. Encoded as one lane per bit."
ppe        1        rx   rx_ppe_stat23_pg                 rx_lane_fail_16_23                                 gcr     111000110  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bad Lane Indicator: lanes 16-19. Post-eyeopt status indicating training has encountered an error during a training step that finds a fatal operating condition on the lane. Encoded as one lane per bit."
ppe        1        rx   rx_ppe_stat24_pg                 ppe_last_cal_time_us                               gcr     111000111  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Time is microseconds that the most recent calibration (dccal, initial, or recal) took on this thread"
ppe        1        rx   rx_ppe_stat26_pg                 rx_dfe_debug                                       gcr     111001001  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Debug value for dfe code"                                                                          
ppe        1        rx   rx_ppe_stat27_pg                 ppe_debug_stopwatch_time_us                        gcr     111001010  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Time is microseconds of the last stopwatch benchmarked event"                                      
ppe        1        rx   rx_ppe_stat28_pg                 bist_in_progress                                   gcr     111001011  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST in progress"                                                                                  
ppe        1        rx   rx_ppe_stat28_pg                 bist_in_hold_loop                                  gcr     111001011  ROX          1         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST in hold loop"                                                                                 
ppe        1        rx   rx_ppe_stat28_pg                 bist_rx_fail                                       gcr     111001011  ROX          2         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found Rx Failure"                                                                             
ppe        1        rx   rx_ppe_stat28_pg                 bist_tx_fail                                       gcr     111001011  ROX          3         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found Tx Failure"                                                                             
ppe        1        rx   rx_ppe_stat28_pg                 bist_other_fail                                    gcr     111001011  ROX          4         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found other failure (Non-BIST)"                                                               
ppe        1        rx   rx_ppe_stat28_pg                 bist_overall_pass                                  gcr     111001011  ROX          5         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST overall pass marker"                                                                          
ppe        1        rx   rx_ppe_stat28_pg                 bist_internal_error                                gcr     111001011  ROX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 0"                                                                                      
ppe        1        rx   rx_ppe_stat28_pg                 bist_spare_0                                       gcr     111001011  ROX          7         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 0"                                                                                      
ppe        1        rx   rx_ppe_stat28_pg                 bist_spare_1                                       gcr     111001011  ROX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 1"                                                                                      
ppe        1        rx   rx_ppe_stat28_pg                 rx_linklayer_fail                                  gcr     111001011  ROX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates rxbist linklayer step failed for this group"                                             
ppe        1        rx   rx_ppe_stat28_pg                 rx_linklayer_done                                  gcr     111001011  ROX          11        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates linklayer step done for this lane"                                                       
ppe        1        rx   rx_ppe_stat28_pg                 rx_fail_flag                                       gcr     111001011  ROX          12        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to set the Scom rx_n_lane_fail_0_15 or 16_23 registers"                                       
ppe        1        rx   rx_ppe_stat28_pg                 rx_lane_fail_cnt                                   gcr     111001011  ROX          13        2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Count of lanes failed in rx_lane_fail_0_15 or 16_23 vectors"                                       
ppe        1        rx   rx_ppe_stat29_pg                 rx_recal_run_or_unused_0_15                        gcr     111001100  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "Recal run on lane or lane unused (init not run) since the last time this was cleared by the supervisor thread"
ppe        1        rx   rx_ppe_stat30_pg                 rx_recal_run_or_unused_16_23                       gcr     111001101  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      11111111                                                               ioreset    yes     na     Register                                           "Recal run on lane or lane unused (init not run) since the last time this was cleared by the supervisor thread"
ppe        1        rx   rx_ppe_stat31_pg                 lanes_pon_00_15                                    gcr     111001110  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates if a lane is powered on"                                                                 
ppe        1        rx   rx_ppe_stat32_pg                 lanes_pon_16_23                                    gcr     111001111  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates if a lane is powered on"                                                                 
ppe        1        rx   tx_ppe_stat1_pg                  tx_bist_fail_0_15                                  gcr     111010000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Indicates TXBIST or TXSEGTEST has failed for lane corresponding to bit. \n0:(not_failed) test has not failed on corresponding lane\n1:(failed) test has failed on corresponding lane"
ppe        1        rx   tx_ppe_stat2_pg                  tx_bist_fail_16_23                                 gcr     111010001  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "Indicates TXBIST or TXSEGTEST has failed for lane corresponding to bit. \n0:(not_failed) test has not failed on corresponding lane\n1:(failed) test has failed on corresponding lane"
ppe        1        rx   tx_ppe_stat3_pg                  tx_seg_test_fail                                   gcr     111010010  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates TXSEGTEST has failed for some lane.\n0:(not_failed) seg test has not failed\n1:(failed) seg test has failed"

ENDSECTION
