{"sha": "b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjMxMTg1ZmUyZjJmODc5ZmNkNzhiODAzN2NlY2IxOWY0MTYzYjlhOQ==", "commit": {"author": {"name": "Bob Wilson", "email": "bob.wilson@acm.org", "date": "2003-07-10T05:08:27Z"}, "committer": {"name": "Bob Wilson", "email": "bwilson@gcc.gnu.org", "date": "2003-07-10T05:08:27Z"}, "message": "* xtensa-config.h: Undef all macros before defining them.\n\nFrom-SVN: r69174", "tree": {"sha": "f6400e157a8f2b342c99265cbedb434f97e5075e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f6400e157a8f2b342c99265cbedb434f97e5075e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b31185fe2f2f879fcd78b8037cecb19f4163b9a9/comments", "author": null, "committer": null, "parents": [{"sha": "33952f6f7b4f82f8988755d1e5714c584941ac7f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/33952f6f7b4f82f8988755d1e5714c584941ac7f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/33952f6f7b4f82f8988755d1e5714c584941ac7f"}], "stats": {"total": 79, "additions": 77, "deletions": 2}, "files": [{"sha": "0a9e820829591dc73ae58f60839af530454d9ef4", "filename": "include/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b31185fe2f2f879fcd78b8037cecb19f4163b9a9/include%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b31185fe2f2f879fcd78b8037cecb19f4163b9a9/include%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/include%2FChangeLog?ref=b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "patch": "@@ -1,3 +1,7 @@\n+2003-07-09  Bob Wilson  <bob.wilson@acm.org>\n+\n+\t* xtensa-config.h: Undef all macros before defining them.\n+\n 2003-07-06  H.J. Lu <hongjiu.lu@intel.com>\n \n \t* demangle.h: Support C++."}, {"sha": "4191c3685758f2b2fc37eb6591950d85895163ef", "filename": "include/xtensa-config.h", "status": "modified", "additions": 73, "deletions": 2, "changes": 75, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b31185fe2f2f879fcd78b8037cecb19f4163b9a9/include%2Fxtensa-config.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b31185fe2f2f879fcd78b8037cecb19f4163b9a9/include%2Fxtensa-config.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/include%2Fxtensa-config.h?ref=b31185fe2f2f879fcd78b8037cecb19f4163b9a9", "patch": "@@ -24,45 +24,116 @@\n    Xtensa System Software Reference Manual for documentation of these\n    macros.  */\n \n+#undef XCHAL_HAVE_BE\n #define XCHAL_HAVE_BE\t\t\t1\n+\n+#undef XCHAL_HAVE_DENSITY\n #define XCHAL_HAVE_DENSITY\t\t1\n+\n+#undef XCHAL_HAVE_CONST16\n #define XCHAL_HAVE_CONST16\t\t0\n+\n+#undef XCHAL_HAVE_ABS\n #define XCHAL_HAVE_ABS\t\t\t1\n+\n+#undef XCHAL_HAVE_ADDX\n #define XCHAL_HAVE_ADDX\t\t\t1\n+\n+#undef XCHAL_HAVE_L32R\n #define XCHAL_HAVE_L32R\t\t\t1\n+\n+#undef XCHAL_HAVE_MAC16\n #define XCHAL_HAVE_MAC16\t\t0\n+\n+#undef XCHAL_HAVE_MUL16\n #define XCHAL_HAVE_MUL16\t\t0\n+\n+#undef XCHAL_HAVE_MUL32\n #define XCHAL_HAVE_MUL32\t\t0\n+\n+#undef XCHAL_HAVE_DIV32\n #define XCHAL_HAVE_DIV32\t\t0\n+\n+#undef XCHAL_HAVE_NSA\n #define XCHAL_HAVE_NSA\t\t\t1\n+\n+#undef XCHAL_HAVE_MINMAX\n #define XCHAL_HAVE_MINMAX\t\t0\n+\n+#undef XCHAL_HAVE_SEXT\n #define XCHAL_HAVE_SEXT\t\t\t0\n+\n+#undef XCHAL_HAVE_LOOPS\n #define XCHAL_HAVE_LOOPS\t\t1\n+\n+#undef XCHAL_HAVE_BOOLEANS\n #define XCHAL_HAVE_BOOLEANS\t\t0\n+\n+#undef XCHAL_HAVE_FP\n #define XCHAL_HAVE_FP\t\t\t0\n+\n+#undef XCHAL_HAVE_FP_DIV\n #define XCHAL_HAVE_FP_DIV\t\t0\n+\n+#undef XCHAL_HAVE_FP_RECIP\n #define XCHAL_HAVE_FP_RECIP\t\t0\n+\n+#undef XCHAL_HAVE_FP_SQRT\n #define XCHAL_HAVE_FP_SQRT\t\t0\n+\n+#undef XCHAL_HAVE_FP_RSQRT\n #define XCHAL_HAVE_FP_RSQRT\t\t0\n+\n+#undef XCHAL_HAVE_WINDOWED\n #define XCHAL_HAVE_WINDOWED\t\t1\n \n+\n+#undef XCHAL_ICACHE_SIZE\n #define XCHAL_ICACHE_SIZE\t\t8192\n+\n+#undef XCHAL_DCACHE_SIZE\n #define XCHAL_DCACHE_SIZE\t\t8192\n+\n+#undef XCHAL_ICACHE_LINESIZE\n #define XCHAL_ICACHE_LINESIZE\t\t16\n+\n+#undef XCHAL_DCACHE_LINESIZE\n #define XCHAL_DCACHE_LINESIZE\t\t16\n+\n+#undef XCHAL_ICACHE_LINEWIDTH\n #define XCHAL_ICACHE_LINEWIDTH\t\t4\n+\n+#undef XCHAL_DCACHE_LINEWIDTH\n #define XCHAL_DCACHE_LINEWIDTH\t\t4\n+\n+#undef XCHAL_DCACHE_IS_WRITEBACK\n #define XCHAL_DCACHE_IS_WRITEBACK\t0\n \n+\n+#undef XCHAL_HAVE_MMU\n #define XCHAL_HAVE_MMU\t\t\t1\n+\n+#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE\n #define XCHAL_MMU_MIN_PTE_PAGE_SIZE\t12\n \n+\n+#undef XCHAL_HAVE_DEBUG\n #define XCHAL_HAVE_DEBUG\t\t1\n+\n+#undef XCHAL_NUM_IBREAK\n #define XCHAL_NUM_IBREAK\t\t2\n+\n+#undef XCHAL_NUM_DBREAK\n #define XCHAL_NUM_DBREAK\t\t2\n+\n+#undef XCHAL_DEBUGLEVEL\n #define XCHAL_DEBUGLEVEL\t\t4\n \n-#define XCHAL_EXTRA_SA_SIZE             0\n-#define XCHAL_EXTRA_SA_ALIGN            1\n+\n+#undef XCHAL_EXTRA_SA_SIZE\n+#define XCHAL_EXTRA_SA_SIZE\t\t0\n+\n+#undef XCHAL_EXTRA_SA_ALIGN\n+#define XCHAL_EXTRA_SA_ALIGN\t\t1\n \n #endif /* !XTENSA_CONFIG_H */"}]}