// Seed: 3808122135
module module_0 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6
    , id_15,
    output wor id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply0 id_13
);
endmodule
module module_1 (
    input supply1 id_0,
    inout supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output logic id_7
);
  always @(posedge 1) id_7 = id_1 & -1 - id_3;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5,
      id_4,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_11 = 0;
endmodule
