Date : 2025-04-08 22:28:30
Directory : d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc
Total : 107 files,  -71862 codes, 1142 comments, 1024 blanks, all -69696 lines

Languages
+------------+------------+------------+------------+------------+------------+
| language   | files      | code       | comment    | blank      | total      |
+------------+------------+------------+------------+------------+------------+
| Scala      |         47 |      3,816 |        947 |        857 |      5,620 |
| C++        |          8 |        834 |        128 |        102 |      1,064 |
| YAML       |          2 |         63 |          7 |         14 |         84 |
| Makefile   |          1 |         40 |          8 |         14 |         62 |
| Markdown   |          1 |         15 |          0 |          9 |         24 |
| Properties |          1 |          1 |          0 |          1 |          2 |
| JSON       |          4 |    -17,812 |          0 |          0 |    -17,812 |
| Verilog    |         43 |    -58,819 |         52 |         27 |    -58,740 |
+------------+------------+------------+------------+------------+------------+

Directories
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                                                                  | files      | code       | comment    | blank      | total      |
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                                                     |        107 |    -71,862 |      1,142 |      1,024 |    -69,696 |
| . (Files)                                                                                                                             |          4 |        103 |         11 |         30 |        144 |
| ..                                                                                                                                    |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| ..\..                                                                                                                                 |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| ..\..\..                                                                                                                              |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| ..\..\..\sbttest                                                                                                                      |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| ..\..\..\sbttest\chisel-template - ladder_be                                                                                          |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| ..\..\..\sbttest\chisel-template - ladder_be\genrtl                                                                                   |         40 |   -166,835 |        -24 |        -37 |   -166,896 |
| .github                                                                                                                               |          2 |         63 |          7 |         14 |         84 |
| .github\workflows                                                                                                                     |          2 |         63 |          7 |         14 |         84 |
| csrc                                                                                                                                  |          8 |        834 |        128 |        102 |      1,064 |
| genrtl                                                                                                                                |          2 |     89,742 |         29 |          1 |     89,772 |
| project                                                                                                                               |          2 |          2 |          0 |          2 |          4 |
| src                                                                                                                                   |         44 |      3,767 |        944 |        849 |      5,560 |
| src\test                                                                                                                              |         44 |      3,767 |        944 |        849 |      5,560 |
| src\test\scala                                                                                                                        |         44 |      3,767 |        944 |        849 |      5,560 |
| src\test\scala\ladder                                                                                                                 |         44 |      3,767 |        944 |        849 |      5,560 |
| src\test\scala\ladder (Files)                                                                                                         |         10 |        812 |        253 |        122 |      1,187 |
| src\test\scala\ladder\back_end                                                                                                        |         19 |      2,013 |        513 |        606 |      3,132 |
| src\test\scala\ladder\back_end (Files)                                                                                                |          5 |        319 |         32 |         42 |        393 |
| src\test\scala\ladder\back_end\commit                                                                                                 |          1 |        180 |         54 |         33 |        267 |
| src\test\scala\ladder\back_end\dispatch                                                                                               |          1 |         41 |         18 |          8 |         67 |
| src\test\scala\ladder\back_end\execute                                                                                                |          6 |        965 |        231 |        179 |      1,375 |
| src\test\scala\ladder\back_end\execute (Files)                                                                                        |          2 |        600 |        208 |        119 |        927 |
| src\test\scala\ladder\back_end\execute\mul_div                                                                                        |          4 |        365 |         23 |         60 |        448 |
| src\test\scala\ladder\back_end\issue                                                                                                  |          2 |        221 |         79 |         53 |        353 |
| src\test\scala\ladder\back_end\rename                                                                                                 |          4 |        287 |         99 |        291 |        677 |
| src\test\scala\ladder\cache                                                                                                           |          6 |        544 |        106 |         52 |        702 |
| src\test\scala\ladder\front_end                                                                                                       |          9 |        398 |         72 |         69 |        539 |
| verilogtestbench                                                                                                                      |          3 |        262 |         31 |         45 |        338 |
| vsrc                                                                                                                                  |          2 |        200 |         16 |         18 |        234 |
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| filename                                                                                                                              | language   | code       | comment    | blank      | total      |
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\ALU.v                                                      | Verilog    |       -349 |         -1 |         -1 |       -351 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Arch_RegFile.v                                             | Verilog    |     -4,259 |          0 |         -1 |     -4,260 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BPU.v                                                      | Verilog    |    -56,061 |         -1 |         -1 |    -56,063 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v                                                      | Verilog    |       -315 |         -1 |         -1 |       -317 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.anno.json                             | JSON       |    -17,589 |          0 |          0 |    -17,589 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v                                     | Verilog    |     -2,594 |          0 |         -1 |     -2,595 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Branch_Presolve.v                                          | Verilog    |        -61 |          0 |         -1 |        -62 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Busy_Table.v                                               | Verilog    |       -565 |         -1 |         -1 |       -567 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR.v                                                      | Verilog    |       -239 |         -1 |         -1 |       -241 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR_BF.v                                                   | Verilog    |       -197 |         -1 |         -1 |       -199 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\DIV.v                                                      | Verilog    |       -255 |         -1 |         -1 |       -257 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v                                                  | Verilog    |     -1,744 |         -1 |         -1 |     -1,746 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Dispatch.v                                                 | Verilog    |       -635 |         -1 |         -1 |       -637 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Divider.v                                                  | Verilog    |       -173 |         -1 |         -1 |       -175 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v                                                  | Verilog    |     -1,263 |          0 |         -1 |     -1,264 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v                                              | Verilog    |       -102 |          0 |         -1 |       -103 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Res.v                                                | Verilog    |        -30 |          0 |         -1 |        -31 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.anno.json                                        | JSON       |        -32 |          0 |          0 |        -32 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v                                                | Verilog    |       -374 |          0 |         -1 |       -375 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Full_Adder.v                                               | Verilog    |        -10 |          0 |         -1 |        -11 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF1_IF2.v                                                  | Verilog    |       -120 |         -1 |         -1 |       -122 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF2_IF3.v                                                  | Verilog    |       -121 |         -1 |         -1 |       -123 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Interrupt_Mask.v                                           | Verilog    |        -79 |         -1 |         -1 |        -81 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v                                                      | Verilog    |       -302 |         -1 |         -1 |       -304 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.anno.json                                           | JSON       |    -17,707 |          0 |          0 |    -17,707 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.v                                                   | Verilog    |       -200 |          0 |         -1 |       -201 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\MUL.v                                                      | Verilog    |       -268 |         -1 |         -1 |       -270 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Multiplier.v                                               | Verilog    |       -238 |         -1 |         -1 |       -240 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\PC_Gen.v                                                   | Verilog    |        -85 |         -1 |         -1 |        -87 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Partial_Products_Gen.v                                     | Verilog    |       -958 |          0 |         -1 |       -959 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v                                                    | Verilog    |       -353 |         -1 |         -1 |       -355 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\RegFile.v                                                  | Verilog    |     -3,149 |         -1 |         -1 |     -3,151 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename.v                                                   | Verilog    |     -1,017 |         -1 |         -1 |     -1,019 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename_Table.v                                             | Verilog    |     -1,676 |         -1 |         -1 |     -1,678 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reorder_Buffer.v                                           | Verilog    |    -25,665 |         -1 |         -1 |    -25,667 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station.v                                      | Verilog    |    -21,036 |         -1 |         -1 |    -21,038 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station_Slot.v                                 | Verilog    |       -564 |         -1 |         -1 |       -566 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree.v                                             | Verilog    |     -6,091 |          0 |         -1 |     -6,092 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree_Cell.v                                        | Verilog    |       -334 |          0 |         -1 |       -335 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\front_end_control.v                                        | Verilog    |        -25 |          0 |         -1 |        -26 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\.github\workflows\template-cleanup.yml                              | YAML       |         38 |          7 |         11 |         56 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\.github\workflows\test.yml                                          | YAML       |         25 |          0 |          3 |         28 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\Makefile                                                            | Makefile   |         40 |          8 |         14 |         62 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\README.md                                                           | Markdown   |         15 |          0 |          9 |         24 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\build.sbt                                                           | Scala      |         20 |          1 |          5 |         26 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\build.sc                                                            | Scala      |         28 |          2 |          2 |         32 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\LadderMain.cpp                                                 | C++        |        536 |         49 |         45 |        630 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\devices.cpp                                                    | C++        |         93 |         17 |         19 |        129 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\devices.h                                                      | C++        |          5 |          0 |          1 |          6 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\disasm.cc                                                      | C++        |         82 |         41 |         14 |        137 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\log.cpp                                                        | C++        |          9 |          0 |          3 |         12 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\log.h                                                          | C++        |         11 |          0 |          1 |         12 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\memory.cpp                                                     | C++        |         89 |         21 |         18 |        128 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\csrc\memory.h                                                       | C++        |          9 |          0 |          1 |         10 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\genrtl\Ladder.anno.json                                             | JSON       |     17,516 |          0 |          0 |     17,516 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\genrtl\ysyx_22041413.v                                              | Verilog    |     72,226 |         29 |          1 |     72,256 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\project\build.properties                                            | Properties |          1 |          0 |          1 |          2 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\project\plugins.sbt                                                 | Scala      |          1 |          0 |          1 |          2 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\CPU_top.scala                                 | Scala      |         41 |          5 |          8 |         54 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\arch_regfile.scala                   | Scala      |         23 |          0 |          4 |         27 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\commit\rob.scala                     | Scala      |        180 |         54 |         33 |        267 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\csr.scala                            | Scala      |         95 |          9 |         11 |        115 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\decoder.scala                        | Scala      |        116 |         17 |         11 |        144 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\dispatch\dispatch.scala              | Scala      |         41 |         18 |          8 |         67 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\execute.scala                | Scala      |        133 |         31 |         35 |        199 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\execute_unit.scala           | Scala      |        467 |        177 |         84 |        728 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\mul_div\booth.scala          | Scala      |         58 |          1 |          6 |         65 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\mul_div\div.scala            | Scala      |        105 |          2 |         18 |        125 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\mul_div\mul.scala            | Scala      |         73 |          9 |         13 |         95 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\execute\mul_div\wallace_tree.scala   | Scala      |        129 |         11 |         23 |        163 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\interrupt_mask.scala                 | Scala      |         31 |          4 |          4 |         39 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\issue\reservation_station.scala      | Scala      |        100 |         72 |         26 |        198 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\issue\reservation_station_slot.scala | Scala      |        121 |          7 |         27 |        155 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\regfile.scala                        | Scala      |         54 |          2 |         12 |         68 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\rename\busy_table.scala              | Scala      |         71 |         44 |         20 |        135 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\rename\free_list.scala               | Scala      |         92 |         27 |        159 |        278 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\rename\rename.scala                  | Scala      |         62 |         19 |        100 |        181 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\back_end\rename\rename_table.scala            | Scala      |         62 |          9 |         12 |         83 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\backend_with_decode.scala                     | Scala      |        131 |         26 |         25 |        182 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\AxiLite.scala                           | Scala      |         46 |          2 |         14 |         62 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\S011HD1P_dpi.scala                      | Scala      |         18 |          0 |          3 |         21 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\axi_arbiter.scala                       | Scala      |         79 |         42 |          5 |        126 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\data_array.scala                        | Scala      |         58 |          1 |          6 |         65 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\dcache.scala                            | Scala      |        239 |         36 |         17 |        292 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\cache\icache.scala                            | Scala      |        104 |         25 |          7 |        136 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\consts.scala                                  | Scala      |         94 |         25 |         11 |        130 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\defs.scala                                    | Scala      |        125 |         86 |         26 |        237 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\dpic-axi-ver.scala                            | Scala      |         65 |          1 |          6 |         72 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\dpic.scala                                    | Scala      |         56 |          1 |          5 |         62 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\branch_predictor.scala              | Scala      |         91 |         28 |         10 |        129 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\branch_presolve.scala               | Scala      |         47 |          8 |          3 |         58 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\fetch_queue.scala                   | Scala      |         27 |          0 |          4 |         31 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\fetchres.scala                      | Scala      |         39 |         12 |          6 |         57 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\front_end.scala                     | Scala      |         66 |         12 |         19 |         97 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\front_end_control.scala             | Scala      |         29 |          3 |          6 |         38 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\if1_if2.scala                       | Scala      |         31 |          1 |          7 |         39 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\if2_if3.scala                       | Scala      |         31 |          0 |          6 |         37 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\front_end\pc_gen.scala                        | Scala      |         37 |          8 |          8 |         53 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\insts.scala                                   | Scala      |        156 |          9 |          9 |        174 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\ladder.scala                                  | Scala      |         17 |         53 |          4 |         74 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\muldiv_test.scala                             | Scala      |         36 |          7 |         11 |         54 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\src\test\scala\ladder\soc_top.scala                                 | Scala      |         91 |         40 |         17 |        148 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\verilogtestbench\front_end_tb.v                                     | Verilog    |        100 |          4 |         14 |        118 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\verilogtestbench\tb.v                                               | Verilog    |         92 |         25 |         18 |        135 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\verilogtestbench\top_tb.v                                           | Verilog    |         70 |          2 |         13 |         85 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\vsrc\S011HD1P_X32Y2D128_BW.v                                        | Verilog    |         25 |          0 |          4 |         29 |
| d:\StudyDocuments\OOOCoreDesign\ysyx-workbench\ysyx-workbench\npc\vsrc\dpi-funcs_axi_ver.v                                            | Verilog    |        175 |         16 |         14 |        205 |
| Total                                                                                                                                 |            |    -71,862 |      1,142 |      1,024 |    -69,696 |
+---------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+