<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/haein/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff676"><twDevName>xc5vlx50</twDevName><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-10-12, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>1289</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>350</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point prescaler_9 (SLICE_X51Y35.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.901</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">prescaler_9</twDest><twTotPathDel>3.052</twTotPathDel><twClkSkew dest = "0.121" src = "0.133">0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>prescaler_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;3&gt;</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_9</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.956</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">prescaler_9</twDest><twTotPathDel>3.003</twTotPathDel><twClkSkew dest = "0.121" src = "0.127">0.006</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>prescaler_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_9</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.119</twSlack><twSrc BELType="FF">prescaler_1</twSrc><twDest BELType="FF">prescaler_9</twDest><twTotPathDel>2.844</twTotPathDel><twClkSkew dest = "0.121" src = "0.123">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_1</twSrc><twDest BELType='FF'>prescaler_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_9</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point prescaler_10 (SLICE_X51Y35.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.902</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">prescaler_10</twDest><twTotPathDel>3.051</twTotPathDel><twClkSkew dest = "0.121" src = "0.133">0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>prescaler_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;3&gt;</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_10</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.957</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">prescaler_10</twDest><twTotPathDel>3.002</twTotPathDel><twClkSkew dest = "0.121" src = "0.127">0.006</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>prescaler_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_10</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.120</twSlack><twSrc BELType="FF">prescaler_1</twSrc><twDest BELType="FF">prescaler_10</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew dest = "0.121" src = "0.123">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_1</twSrc><twDest BELType='FF'>prescaler_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_10</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point prescaler_11 (SLICE_X51Y35.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.902</twSlack><twSrc BELType="FF">prescaler_14</twSrc><twDest BELType="FF">prescaler_11</twDest><twTotPathDel>3.051</twTotPathDel><twClkSkew dest = "0.121" src = "0.133">0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_14</twSrc><twDest BELType='FF'>prescaler_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;14&gt;</twComp><twBEL>prescaler_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>prescaler&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;3&gt;</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_11</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.957</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">prescaler_11</twDest><twTotPathDel>3.002</twTotPathDel><twClkSkew dest = "0.121" src = "0.127">0.006</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>prescaler_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_11</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.120</twSlack><twSrc BELType="FF">prescaler_1</twSrc><twDest BELType="FF">prescaler_11</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew dest = "0.121" src = "0.123">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_1</twSrc><twDest BELType='FF'>prescaler_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>prescaler&lt;11&gt;</twComp><twBEL>prescaler_11</twBEL></twPathDel><twLogDel>0.994</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/ct_mots/compte_2 (SLICE_X49Y46.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/ct_mots/compte_3</twSrc><twDest BELType="FF">make_tel_a.r_lmk/ct_mots/compte_2</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew dest = "0.126" src = "0.113">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/ct_mots/compte_3</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/ct_mots/compte_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;3&gt;</twComp><twBEL>make_tel_a.r_lmk/ct_mots/compte_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y46.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;2&gt;</twComp><twBEL>make_tel_a.r_lmk/ct_mots/compte_mux0001&lt;1&gt;1</twBEL><twBEL>make_tel_a.r_lmk/ct_mots/compte_2</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_19 (SLICE_X49Y54.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/shiftReg_18</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_19</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_18</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;19&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/shiftReg_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;19&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/shiftReg_mux0000&lt;19&gt;1</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_19</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/rstMwCs_FSM_FFd1 (SLICE_X51Y45.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/ct_mots/carry</twSrc><twDest BELType="FF">make_tel_a.r_lmk/rstMwCs_FSM_FFd1</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew dest = "0.464" src = "0.434">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/ct_mots/carry</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/rstMwCs_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/carry</twComp><twBEL>make_tel_a.r_lmk/ct_mots/carry</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/carry</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>make_tel_a.r_lmk/rstMwCs_FSM_FFd2</twComp><twBEL>make_tel_a.r_lmk/rstMwCs_FSM_FFd1-In1</twBEL><twBEL>make_tel_a.r_lmk/rstMwCs_FSM_FFd1</twBEL></twPathDel><twLogDel>0.208</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbgper_I" slack="38.502" period="40.000" constraintValue="40.000" deviceLimit="1.498" freqLimit="667.557" physResource="clk25MHz_BUFG/I0" logResource="clk25MHz_BUFG/I0" locationPin="BUFGCTRL_X0Y24.I0" clockNet="clk25MHz1"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>647</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.209</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/sync_50 (SLICE_X47Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.791</twSlack><twSrc BELType="FF">reset</twSrc><twDest BELType="FF">fLink/sync_50</twDest><twTotPathDel>4.757</twTotPathDel><twClkSkew dest = "1.318" src = "1.500">0.182</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.270</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>reset</twSrc><twDest BELType='FF'>fLink/sync_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1193</twFanCnt><twDelInfo twEdge="twRising">3.331</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/blockHisto.monHisto/adMem&lt;2&gt;</twComp><twBEL>fLink/sync_50_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>4.102</twRouteDel><twTotDel>4.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (SLICE_X51Y68.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.822</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.917</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>2.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.900</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.839</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>2.197</twRouteDel><twTotDel>2.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.199</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.540</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>1.908</twRouteDel><twTotDel>2.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10 (SLICE_X51Y68.C2), 4 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.841</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twTotPathDel>2.898</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twBEL></twPathDel><twLogDel>0.640</twLogDel><twRouteDel>2.258</twRouteDel><twTotDel>2.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.916</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>2.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.214</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twTotPathDel>2.525</twTotPathDel><twClkSkew dest = "1.032" src = "1.185">0.153</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>2.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X50Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twSrc><twDest BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew dest = "1.220" src = "1.060">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twSrc><twDest BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X50Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew dest = "1.220" src = "1.060">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.182</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/MSB_4 (SLICE_X50Y55.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master</twSrc><twDest BELType="FF">fLink/MSB_4</twDest><twTotPathDel>0.764</twTotPathDel><twClkSkew dest = "2.839" src = "2.609">-0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master</twSrc><twDest BELType='FF'>fLink/MSB_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X2Y99.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk50MHz</twSrcClk><twPathDel><twSite>ILOGIC_X2Y99.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>fLink/dout_H&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_mux0000&lt;12&gt;1</twBEL><twBEL>fLink/MSB_4</twBEL></twPathDel><twLogDel>0.310</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="56" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X48Y54.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="57" type="MINHIGHPULSE" name="Twph" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X48Y54.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="58" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X48Y54.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tpllper_CLKOUT" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y3.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tbgper_I" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" locationPin="PLL_ADV_X0Y3.CLKOUT1" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbgper_I" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y27.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>5397</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>864</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.180</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/INC_DEL (SLICE_X50Y42.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.910</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/INC_DEL</twDest><twTotPathDel>4.686</twTotPathDel><twClkSkew dest = "2.643" src = "2.807">0.164</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/INC_DEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.326</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/INC_DEL</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/INC_DEL</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>4.010</twRouteDel><twTotDel>4.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (SLICE_X48Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.210</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twDest><twTotPathDel>4.418</twTotPathDel><twClkSkew dest = "2.675" src = "2.807">0.132</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.326</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>3.741</twRouteDel><twTotDel>4.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (SLICE_X48Y39.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.210</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twDest><twTotPathDel>4.418</twTotPathDel><twClkSkew dest = "2.675" src = "2.807">0.132</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.326</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>3.741</twRouteDel><twTotDel>4.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst (OLOGIC_X2Y102.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">fLink/hout_6</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst</twDest><twTotPathDel>0.614</twTotPathDel><twClkSkew dest = "2.862" src = "2.598">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_6</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;7&gt;</twComp><twBEL>fLink/hout_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>fLink/hout&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y102.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">fLink/hout_5</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.615</twTotPathDel><twClkSkew dest = "2.862" src = "2.598">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_5</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;7&gt;</twComp><twBEL>fLink/hout_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.243</twDelInfo><twComp>fLink/hout&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">fLink/hout_4</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.616</twTotPathDel><twClkSkew dest = "2.862" src = "2.598">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_4</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;7&gt;</twComp><twBEL>fLink/hout_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y103.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>fLink/hout&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y99.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y97.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y91.C" clockNet="fLink/clk50MHz"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>2992895</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24081</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.946</twMinPer></twConstHead><twPathRptBanner iPaths="19741" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/baseMean/sMeani_4 (SLICE_X35Y16.D2), 19741 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_4</twDest><twTotPathDel>9.740</twTotPathDel><twClkSkew dest = "1.098" src = "1.269">0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOADOL8</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sSum&lt;21&gt;</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>N1921</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;4&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y17.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;11&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N1794</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;4&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_4</twBEL></twPathDel><twLogDel>3.818</twLogDel><twRouteDel>5.922</twRouteDel><twTotDel>9.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_4</twDest><twTotPathDel>9.616</twTotPathDel><twClkSkew dest = "1.098" src = "1.269">0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOADOL8</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sSum&lt;21&gt;</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>N1921</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;4&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y17.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N1794</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;4&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_4</twBEL></twPathDel><twLogDel>3.738</twLogDel><twRouteDel>5.878</twRouteDel><twTotDel>9.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_4</twDest><twTotPathDel>9.552</twTotPathDel><twClkSkew dest = "1.098" src = "1.269">0.171</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOADOL8</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sSum&lt;21&gt;</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>N1921</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;4&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;13&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>q3/blockTrig/N41</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N1794</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;4&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;17&gt;</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_4</twBEL></twPathDel><twLogDel>3.803</twLogDel><twRouteDel>5.749</twRouteDel><twTotDel>9.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/levelLFastReg_8 (SLICE_X26Y15.CE), 34 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_8</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.154" src = "1.153">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_3</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/storeDepth&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>276</twFanCnt><twDelInfo twEdge="twRising">5.766</twDelInfo><twComp>slowCtBus_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_8</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>8.980</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_8</twDest><twTotPathDel>9.620</twTotPathDel><twClkSkew dest = "1.154" src = "1.135">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_3</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y101.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/storeDepth&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>276</twFanCnt><twDelInfo twEdge="twRising">5.766</twDelInfo><twComp>slowCtBus_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_8</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>8.879</twRouteDel><twTotDel>9.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.566</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_8</twDest><twTotPathDel>8.415</twTotPathDel><twClkSkew dest = "1.154" src = "1.138">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_11</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBus_addr&lt;8&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">4.271</twDelInfo><twComp>slowCtBus_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/slowCtBusRd&lt;7&gt;</twComp><twBEL>q3/blockTrig/decod_cmp_eq000018</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>q3/blockTrig/decod_cmp_eq000018</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/avgBaseOut&lt;11&gt;</twComp><twBEL>q3/blockTrig/decod_cmp_eq000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>q3/blockTrig/decod_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_8</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>8.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/levelLFastReg_9 (SLICE_X26Y15.CE), 34 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_9</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.154" src = "1.153">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_3</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/storeDepth&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>276</twFanCnt><twDelInfo twEdge="twRising">5.766</twDelInfo><twComp>slowCtBus_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_9</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>8.980</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_9</twDest><twTotPathDel>9.620</twTotPathDel><twClkSkew dest = "1.154" src = "1.135">-0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_3</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y101.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i2/waverFast/storeDepth&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>276</twFanCnt><twDelInfo twEdge="twRising">5.766</twDelInfo><twComp>slowCtBus_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_9</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>8.879</twRouteDel><twTotDel>9.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.566</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twSrc><twDest BELType="FF">q3/blockTrig/levelLFastReg_9</twDest><twTotPathDel>8.415</twTotPathDel><twClkSkew dest = "1.154" src = "1.138">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twSrc><twDest BELType='FF'>q3/blockTrig/levelLFastReg_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_11</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_8</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBus_addr&lt;8&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">4.271</twDelInfo><twComp>slowCtBus_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/slowCtBusRd&lt;7&gt;</twComp><twBEL>q3/blockTrig/decod_cmp_eq000018</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>q3/blockTrig/decod_cmp_eq000018</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/avgBaseOut&lt;11&gt;</twComp><twBEL>q3/blockTrig/decod_cmp_eq000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>q3/blockTrig/decod_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp><twBEL>q3/blockTrig/levelLFastReg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>q3/blockTrig/levelLFastReg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>q3/blockTrig/levelLFastReg&lt;11&gt;</twComp><twBEL>q3/blockTrig/levelLFastReg_9</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>8.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.448" src = "0.478">0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/dwe</twComp><twBEL>sysMonBlock/system_mon/daddr_6</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-189.3</twPctLog><twPctRoute>289.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y2.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">q2/blockTrig/formeur/firstDif_2</twSrc><twDest BELType="RAM">q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.654" src = "0.478">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/blockTrig/formeur/firstDif_2</twSrc><twDest BELType='RAM'>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/blockTrig/formeur/firstDif&lt;3&gt;</twComp><twBEL>q2/blockTrig/formeur/firstDif_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y2.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>q2/blockTrig/formeur/firstDif&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y2.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y2.DIADIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">q2/blockTrig/formeur/firstDif_3</twSrc><twDest BELType="RAM">q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.654" src = "0.478">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/blockTrig/formeur/firstDif_3</twSrc><twDest BELType='RAM'>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/blockTrig/formeur/firstDif&lt;3&gt;</twComp><twBEL>q2/blockTrig/formeur/firstDif_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y2.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>q2/blockTrig/formeur/firstDif&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y2.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y9.CLKIN" clockNet="clk1"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tdcmpco" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLK0" logResource="delDcm/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y9.CLK0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y9.CLKIN" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.528</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X8Y89.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.848</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_8</twDest><twTotPathDel>2.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/sample&lt;7&gt;</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_9 (SLICE_X8Y89.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.848</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_9</twDest><twTotPathDel>2.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/sample&lt;7&gt;</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_10 (SLICE_X8Y89.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.848</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_10</twDest><twTotPathDel>2.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/sample&lt;7&gt;</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_10</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y19.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">qh1/waverSlow/ctWrCirc_6</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "0.623" src = "0.454">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/ctWrCirc_6</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>qh1/waverSlow/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y19.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y19.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y19.ADDRAL14), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">qh1/waverSlow/ctWrCirc_9</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.358</twTotPathDel><twClkSkew dest = "0.623" src = "0.456">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/ctWrCirc_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;9&gt;</twComp><twBEL>qh1/waverSlow/ctWrCirc_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y19.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y19.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y18.ADDRAU12), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.613" src = "0.462">-0.151</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ADDRAU12</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y8.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y19.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y19.CLKBWRCLKL" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.247</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_11 (SLICE_X6Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.333</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[5].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_11</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "0.719" src = "0.795">0.076</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>q2/ddr_16_1/make_path[5].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y111.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>q2/adcIn&lt;10&gt;</twComp><twBEL>q2/ddr_16_1/make_path[5].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>q2/adcIn&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_11</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.123</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_13 (SLICE_X6Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.495</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_13</twDest><twTotPathDel>1.445</twTotPathDel><twClkSkew dest = "0.723" src = "0.748">0.025</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>q2/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y105.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>q2/adcIn&lt;12&gt;</twComp><twBEL>q2/ddr_16_1/make_path[6].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>q2/adcIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.013</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q2/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>1.022</twRouteDel><twTotDel>1.445</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_4 (SLICE_X5Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.499</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_4</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "0.426" src = "0.460">0.034</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q2/waverSlow/dataDecim_4</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y15.ADDRAU11), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">q2/waverSlow/adWrFifo_8</twSrc><twDest BELType="RAM">q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew dest = "0.621" src = "0.443">-0.178</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/adWrFifo_8</twSrc><twDest BELType='RAM'>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>q2/waverSlow/adWrFifo_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAU11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y15.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">q2/waverSlow/adWrFifo_8</twSrc><twDest BELType="RAM">q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew dest = "0.617" src = "0.443">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/adWrFifo_8</twSrc><twDest BELType='RAM'>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>q2/waverSlow/adWrFifo_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_2</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "0.599" src = "0.423">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_2</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;3&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y5.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y13.CLKARDCLKL" clockNet="q2/adcClk"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y13.CLKARDCLKU" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1676</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.946</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_0 (SLICE_X9Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.527</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_0</twDest><twTotPathDel>2.429</twTotPathDel><twClkSkew dest = "0.127" src = "0.136">0.009</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.429</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_1 (SLICE_X9Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.527</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_1</twDest><twTotPathDel>2.429</twTotPathDel><twClkSkew dest = "0.127" src = "0.136">0.009</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_1</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.429</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_2 (SLICE_X9Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.527</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_2</twDest><twTotPathDel>2.429</twTotPathDel><twClkSkew dest = "0.127" src = "0.136">0.009</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_2</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.429</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU9), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">q3/waverSlow/ctWrCirc_4</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.611" src = "0.401">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/ctWrCirc_4</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q3/waverSlow/ctWrCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAU9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU11), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">q3/waverSlow/ctWrCirc_6</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "0.611" src = "0.401">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/ctWrCirc_6</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q3/waverSlow/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAU11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y10.ADDRAU5), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">q3/waverSlow/ctWrCirc_0</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.601</twTotPathDel><twClkSkew dest = "0.611" src = "0.396">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/ctWrCirc_0</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;3&gt;</twComp><twBEL>q3/waverSlow/ctWrCirc_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAU5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.518</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y4.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y12.CLKARDCLKU" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twUnconstPath anchorID="166" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.988</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.924</twDel><twSUTime>0.029</twSUTime><twTotPathDel>1.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X41Y6.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twUnconstPath anchorID="168" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.253</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.220</twDel><twSUTime>-0.002</twSUTime><twTotPathDel>1.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.002</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>0.553</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twUnconstPath anchorID="170" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.228</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.205</twDel><twSUTime>-0.012</twSUTime><twTotPathDel>1.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>1.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twUnconstPath anchorID="172" twDataPathType="twDataPathMinDelay" ><twTotDel>0.881</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.109</twDel><twSUTime>0.193</twSUTime><twTotPathDel>0.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.421</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>0.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X41Y6.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twUnconstPath anchorID="174" twDataPathType="twDataPathMinDelay" ><twTotDel>0.904</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.123</twDel><twSUTime>0.184</twSUTime><twTotPathDel>0.939</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.184</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.430</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twUnconstPath anchorID="176" twDataPathType="twDataPathMinDelay" ><twTotDel>1.581</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.771</twDel><twSUTime>0.155</twSUTime><twTotPathDel>1.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X39Y6.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="177" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="178" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="179" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X39Y6.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.587</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.587</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>3.040</twRouteDel><twTotDel>3.587</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.481</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.481</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.934</twRouteDel><twTotDel>3.481</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.286</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.286</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.739</twRouteDel><twTotDel>3.286</twTotDel><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2093</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.556</twMinPer></twConstHead><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X44Y25.B6), 30 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.444</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL2</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1094</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>3.134</twRouteDel><twTotDel>5.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.579</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1094</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>5.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.663</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>N1094</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>2.915</twRouteDel><twTotDel>5.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X40Y4.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.373</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>4.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>3.514</twRouteDel><twTotDel>4.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.409</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>4.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.416</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (SLICE_X40Y4.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.374</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twTotPathDel>4.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>3.514</twRouteDel><twTotDel>4.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.410</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twTotPathDel>4.555</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.417</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twTotPathDel>4.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>4.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X43Y9.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X46Y25.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X48Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="211"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKA" slack="28.000" period="30.000" constraintValue="30.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLKA" slack="28.000" period="30.000" constraintValue="30.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X1Y10.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="214" type="MINPERIOD" name="Tbgper_I" slack="28.502" period="30.000" constraintValue="30.000" deviceLimit="1.498" freqLimit="667.557" physResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" logResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" locationPin="BUFGCTRL_X0Y11.I0" clockNet="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL"/></twPinLimitRpt></twConst><twConst anchorID="215" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.227</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X46Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>11.773</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>3.192</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>3.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X46Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>11.773</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>3.192</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>3.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X47Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>11.796</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="222"><twSlack>2.147</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q3/blockTrig/levelHFastReg&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.624</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
</twPathRptBanner><twRacePath anchorID="223"><twSlack>2.148</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q3/blockTrig/levelHFastReg&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.625</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X24Y20.SR), 1 path
</twPathRptBanner><twRacePath anchorID="224"><twSlack>2.149</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q3/blockTrig/levelHFastReg&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="225" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.744</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y41.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>14.256</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y41.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="228"><twSlack>0.471</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="229" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>111</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X48Y14.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.624</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.147</twDel><twSUTime>0.442</twSUTime><twTotPathDel>2.589</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y18.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.084</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>2.589</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.621</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.144</twDel><twSUTime>0.442</twSUTime><twTotPathDel>2.586</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y18.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.081</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>2.586</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X50Y18.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.565</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.082</twDel><twSUTime>0.448</twSUTime><twTotPathDel>2.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y19.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>2.530</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.562</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.079</twDel><twSUTime>0.448</twSUTime><twTotPathDel>2.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y19.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.087</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X50Y18.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.564</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.082</twDel><twSUTime>0.447</twSUTime><twTotPathDel>2.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y19.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.561</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.079</twDel><twSUTime>0.447</twSUTime><twTotPathDel>2.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y19.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.086</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>2.526</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X48Y21.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMinDelay" ><twTotDel>0.379</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.592</twDel><twSUTime>0.178</twSUTime><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.167</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X48Y21.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMinDelay" ><twTotDel>0.376</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.593</twDel><twSUTime>0.182</twSUTime><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.182</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X48Y21.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMinDelay" ><twTotDel>0.445</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.657</twDel><twSUTime>0.177</twSUTime><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y21.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.177</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="248" twConstType="PATHBLOCK" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>194</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D1), 10 paths
</twPathRptBanner><twPathRpt anchorID="249"><twUnconstPath anchorID="250" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.161</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.097</twDel><twSUTime>0.029</twSUTime><twTotPathDel>3.126</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.126</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="251"><twUnconstPath anchorID="252" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.825</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.761</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>2.790</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="253"><twUnconstPath anchorID="254" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.791</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.727</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.756</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X47Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y7.D4), 9 paths
</twPathRptBanner><twPathRpt anchorID="255"><twUnconstPath anchorID="256" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.017</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.953</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y7.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>2.170</twRouteDel><twTotDel>2.982</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="257"><twUnconstPath anchorID="258" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.847</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.783</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="259"><twUnconstPath anchorID="260" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.658</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.594</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>1.811</twRouteDel><twTotDel>2.623</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y10.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twUnconstPath anchorID="262" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.342</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.342</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>2.342</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="263" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5823</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1434</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y19.DIADIU1), 5 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.741</twTotPathDel><twClkSkew dest = "0.250" src = "0.255">0.005</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y17.DOBDOL5</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i1/waverFast/circOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>3.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.108</twSlack><twSrc BELType="FF">i1/waverFast/valResync</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.999</twTotPathDel><twClkSkew dest = "0.587" src = "0.445">-0.142</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/valResync</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X48Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i1/waverFast/valResync</twComp><twBEL>i1/waverFast/valResync</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>i1/waverFast/valResync</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.598</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_0</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.469</twTotPathDel><twClkSkew dest = "0.587" src = "0.485">-0.102</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_0</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X46Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;0&gt;</twComp><twBEL>i1/waverFast/acqFastCs_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adRdMeb&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y23.DIADIU0), 5 paths
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="RAM">ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.675</twTotPathDel><twClkSkew dest = "0.251" src = "0.257">0.006</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.DOBDOL3</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>ql1/waverFast/circOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn231</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>3.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.185</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.853</twTotPathDel><twClkSkew dest = "0.589" src = "0.516">-0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/storeDepth&lt;7&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ql1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn231</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>2.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.253</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "0.589" src = "0.519">-0.070</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/storeDepth&lt;7&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ql1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn231</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.936</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y19.DIADIL0), 5 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.639</twTotPathDel><twClkSkew dest = "0.246" src = "0.255">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y17.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y17.DOBDOL2</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>i1/waverFast/circOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>3.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.090</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.943</twTotPathDel><twClkSkew dest = "0.583" src = "0.515">-0.068</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/dataDecim&lt;11&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>2.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.121</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.912</twTotPathDel><twClkSkew dest = "0.583" src = "0.515">-0.068</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/dataDecim&lt;11&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn201</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>2.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y17.ADDRAU4), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">i1/waverFast/adWrFifo_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.608" src = "0.442">-0.166</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/adWrFifo_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;3&gt;</twComp><twBEL>i1/waverFast/adWrFifo_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ADDRAU4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y17.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.ADDRAU9), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">i2/waverFast/adWrFifo_7</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.597" src = "0.438">-0.159</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/adWrFifo_7</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;7&gt;</twComp><twBEL>i2/waverFast/adWrFifo_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.ADDRAU9</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y22.ADDRAL9), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">i2/waverFast/adWrFifo_7</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.587" src = "0.438">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/adWrFifo_7</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;7&gt;</twComp><twBEL>i2/waverFast/adWrFifo_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.ADDRAL9</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="288"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="289" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y9.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="290" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y8.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="291" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y9.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="292"><twConstRollup name="clk25MHz1" fullName="NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="23.968" errors="0" errorRollup="0" items="1289" itemsRollup="6044"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="5.209" actualRollup="N/A" errors="0" errorRollup="0" items="647" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="10.180" actualRollup="N/A" errors="0" errorRollup="0" items="5397" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="293">0</twUnmetConstCnt><twDataSheet anchorID="294" twNameLen="15"><twClk2SUList anchorID="295" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.781</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.781</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="296" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.781</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.781</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="297" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.654</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.654</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="298" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.654</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.654</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="299" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>5.247</twRiseRise><twRiseFall>1.667</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>5.247</twRiseRise><twRiseFall>1.667</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="300" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>5.247</twRiseRise><twRiseFall>1.667</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>5.247</twRiseRise><twRiseFall>1.667</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="301" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.831</twRiseRise><twRiseFall>2.473</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.831</twRiseRise><twRiseFall>2.473</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="302" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.831</twRiseRise><twRiseFall>2.473</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.831</twRiseRise><twRiseFall>2.473</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="303" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.528</twRiseRise><twRiseFall>2.152</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.528</twRiseRise><twRiseFall>2.152</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="304" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.528</twRiseRise><twRiseFall>2.152</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.528</twRiseRise><twRiseFall>2.152</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="305" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.716</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.716</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="306" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.716</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.716</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="307" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.321</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.321</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="308" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.321</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.321</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="309" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.946</twRiseRise><twFallRise>2.622</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.946</twRiseRise><twFallRise>2.622</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="310" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.946</twRiseRise><twFallRise>2.622</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.946</twRiseRise><twFallRise>2.622</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="311"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3013511</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>44242</twConnCnt></twConstCov><twStats anchorID="312"><twMinPer>10.180</twMinPer><twFootnote number="1" /><twMaxFreq>98.232</twMaxFreq><twMaxFromToDel>3.227</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec 20 14:28:35 2020 </twTimestamp></twFoot><twClientInfo anchorID="313"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 678 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
