[Files List]
D:\FPGA\Aldec\Active-HDL\vlib\std/src/standard.vhd=S
C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template/verilog/modules/SPI.v=S
C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template/verilog/modules/RegMap.v=S
C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template/verilog/modules/MainController.v=S
C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template/verilog/top.v=S
C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template/verilog/spi_write.v=S
