Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  1 22:29:50 2021
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.475        0.000                      0                 4816        0.058        0.000                      0                 4816        1.845        0.000                       0                   832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_125MHZ_FPGA                  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
    CLKFBIN                      {0.000 10.000}       20.000          50.000          
    PixelClkIO                   {0.000 10.000}       20.000          50.000          
    SerialClkIO                  {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        7.475        0.000                      0                 4774        0.058        0.000                      0                 4774        7.000        0.000                       0                   806  
    CLKFBIN                                                                                                                                                                       18.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    17.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    1.845        0.000                       0                    10  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  PixelClkIO                          14.007        0.000                      0                   38        0.092        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       18.364        0.000                      0                    4        0.429        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.598ns  (logic 1.403ns (12.097%)  route 10.195ns (87.903%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.246     2.281    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X85Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.405 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_0_0_i_1/O
                         net (fo=17, routed)          5.605     8.010    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_7_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.134 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3_ENARDEN_cooolgate_en_gate_26/O
                         net (fo=1, routed)           1.216     9.350    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.611    17.924    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3/CLKARDCLK
                         clock pessimism             -0.538    17.387    
                         clock uncertainty           -0.118    17.268    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.825    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_3
  -------------------------------------------------------------------
                         required time                         16.825    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 1.403ns (12.272%)  route 10.030ns (87.728%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 17.904 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.240     2.275    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X86Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.399 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_8_0_i_1/O
                         net (fo=17, routed)          5.696     8.095    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_7_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.219 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2_ENARDEN_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.966     9.185    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2_ENARDEN_cooolgate_en_sig_133
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.591    17.904    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2/CLKARDCLK
                         clock pessimism             -0.538    17.367    
                         clock uncertainty           -0.118    17.248    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.805    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_2
  -------------------------------------------------------------------
                         required time                         16.805    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 1.403ns (12.283%)  route 10.019ns (87.717%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 17.908 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.240     2.275    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X86Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.399 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_8_0_i_1/O
                         net (fo=17, routed)          5.667     8.066    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_7_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.190 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2_ENARDEN_cooolgate_en_gate_239/O
                         net (fo=1, routed)           0.984     9.175    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2_ENARDEN_cooolgate_en_sig_125
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.595    17.908    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2/CLKARDCLK
                         clock pessimism             -0.538    17.371    
                         clock uncertainty           -0.118    17.252    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.809    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_2
  -------------------------------------------------------------------
                         required time                         16.809    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.647ns  (logic 3.630ns (31.167%)  route 8.017ns (68.833%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.881    -2.343    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.529 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.594    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.019 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.235     4.254    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4_n_35
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.378 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     4.378    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     4.587 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_2/O
                         net (fo=16, routed)          4.717     9.304    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/DIB
    SLICE_X96Y113        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.777    18.090    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/WCLK
    SLICE_X96Y113        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/RAMB/CLK
                         clock pessimism             -0.506    17.584    
                         clock uncertainty           -0.118    17.466    
    SLICE_X96Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.508    16.958    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 3.630ns (31.658%)  route 7.836ns (68.342%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.881    -2.343    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.529 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.594    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.019 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.235     4.254    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4_n_35
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.378 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     4.378    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     4.587 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_2/O
                         net (fo=16, routed)          4.536     9.124    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/DIB
    SLICE_X98Y113        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.777    18.090    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/WCLK
    SLICE_X98Y113        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/RAMB/CLK
                         clock pessimism             -0.506    17.584    
                         clock uncertainty           -0.118    17.466    
    SLICE_X98Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.508    16.958    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_832_895_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 1.403ns (12.533%)  route 9.792ns (87.467%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.106ns = ( 17.894 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.240     2.275    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X86Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.399 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_8_0_i_1/O
                         net (fo=17, routed)          5.686     8.085    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_7_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.209 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0_ENARDEN_cooolgate_en_gate_251/O
                         net (fo=1, routed)           0.738     8.947    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0_ENARDEN_cooolgate_en_sig_131
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.581    17.894    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0/CLKARDCLK
                         clock pessimism             -0.538    17.357    
                         clock uncertainty           -0.118    17.238    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.795    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_0
  -------------------------------------------------------------------
                         required time                         16.795    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 1.403ns (12.534%)  route 9.791ns (87.466%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.246     2.281    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X85Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.405 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_0_0_i_1/O
                         net (fo=17, routed)          5.603     8.008    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_7_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.132 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0_ENARDEN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.814     8.946    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.609    17.922    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0/CLKARDCLK
                         clock pessimism             -0.538    17.385    
                         clock uncertainty           -0.118    17.266    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.823    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_0
  -------------------------------------------------------------------
                         required time                         16.823    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 1.403ns (12.575%)  route 9.754ns (87.425%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 17.899 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.977    -2.247    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/clk_out1
    SLICE_X104Y106       FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_counter_reg[2]/Q
                         net (fo=3, routed)           1.127    -0.602    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/out[2]
    SLICE_X102Y107       LUT6 (Prop_lut6_I1_O)        0.124    -0.478 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/enq_ready1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.478    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer_n_3
    SLICE_X102Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.035 f  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/enq_ready1_carry/CO[3]
                         net (fo=30, routed)          2.240     2.275    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_9_7[0]
    SLICE_X86Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.399 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/read_data_reg_reg_8_0_i_1/O
                         net (fo=17, routed)          5.656     8.055    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_9_7_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.179 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0_ENARDEN_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.730     8.910    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0_ENARDEN_cooolgate_en_sig_123
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.586    17.899    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0/CLKARDCLK
                         clock pessimism             -0.538    17.362    
                         clock uncertainty           -0.118    17.243    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.800    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_8_0
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 3.630ns (31.921%)  route 7.742ns (68.078%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 18.092 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.881    -2.343    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.529 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.594    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.019 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.235     4.254    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4_n_35
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.378 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     4.378    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     4.587 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_2/O
                         net (fo=16, routed)          4.441     9.029    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/DIB
    SLICE_X96Y111        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.779    18.092    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/WCLK
    SLICE_X96Y111        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/RAMB/CLK
                         clock pessimism             -0.506    17.586    
                         clock uncertainty           -0.118    17.468    
    SLICE_X96Y111        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.508    16.960    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 3.630ns (31.958%)  route 7.729ns (68.042%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 18.091 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.881    -2.343    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.529 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.594    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_4_n_0
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.019 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.235     4.254    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_5_4_n_35
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.378 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     4.378    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     4.587 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/mem_reg_0_63_3_5_i_2/O
                         net (fo=16, routed)          4.428     9.016    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/DIB
    SLICE_X98Y112        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.778    18.091    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/WCLK
    SLICE_X98Y112        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.506    17.585    
                         clock uncertainty           -0.118    17.467    
    SLICE_X98Y112        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.508    16.959    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  7.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.456%)  route 0.123ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/Q
                         net (fo=261, routed)         0.123    -0.227    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/ADDRD5
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/WCLK
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.198    -0.455    
    SLICE_X98Y110        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.285    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.456%)  route 0.123ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/Q
                         net (fo=261, routed)         0.123    -0.227    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/ADDRD5
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/WCLK
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.198    -0.455    
    SLICE_X98Y110        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.285    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.456%)  route 0.123ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/Q
                         net (fo=261, routed)         0.123    -0.227    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/ADDRD5
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/WCLK
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.198    -0.455    
    SLICE_X98Y110        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.285    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.456%)  route 0.123ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[5]/Q
                         net (fo=261, routed)         0.123    -0.227    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/ADDRD5
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/WCLK
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.198    -0.455    
    SLICE_X98Y110        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.285    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/q_reg[14]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_0_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.072%)  route 0.465ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.576    -0.603    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/clk_out1
    SLICE_X58Y91         FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/q_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/pixel_index/q_reg[14]_rep__2/Q
                         net (fo=19, routed)          0.465     0.026    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/ADDRARDADDR[14]
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_0_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.964    -0.254    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y23         RAMB36E1                                     r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_0_5/CLKARDCLK
                         clock pessimism              0.035    -0.220    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.037    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.253    -0.097    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/WCLK
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.221    -0.478    
    SLICE_X96Y109        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.168    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.253    -0.097    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/WCLK
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.221    -0.478    
    SLICE_X96Y109        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.168    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.253    -0.097    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/WCLK
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.221    -0.478    
    SLICE_X96Y109        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.168    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.688    -0.491    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y109        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.253    -0.097    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/WCLK
    SLICE_X96Y109        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.221    -0.478    
    SLICE_X96Y109        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.168    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.490%)  route 0.216ns (60.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.687    -0.492    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/clk_out1
    SLICE_X97Y110        FDRE                                         r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/write_ptr_reg/q_reg[3]/Q
                         net (fo=260, routed)         0.216    -0.135    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/ADDRD3
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.962    -0.257    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/WCLK
    SLICE_X98Y110        RAMD64E                                      r  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.198    -0.455    
    SLICE_X98Y110        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.215    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4     design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y28    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_10_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y28    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_11_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y20    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_12_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_14_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y11    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_15_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y17    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y9     design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y11    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y26    design_1_i/z1top_fifo_display_0/inst/nolabel_line101/pixel_stream/img_memory/read_data_reg_reg_4_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y114  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y114  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y114  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y114  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y112   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y112   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y112   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y112   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y116   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y116   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y116   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y116   design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y116  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y116  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y116  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_128_191_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y116  design_1_i/z1top_fifo_display_0/inst/nolabel_line101/FIFO/buffer/mem_reg_128_191_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         20.000      18.333     OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       14.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 0.419ns (5.304%)  route 7.480ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.480     5.714    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    21.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    21.135    
                         clock uncertainty           -0.390    20.744    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.720    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.012ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 0.419ns (5.308%)  route 7.475ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.475     5.708    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    21.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    21.135    
                         clock uncertainty           -0.390    20.744    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.720    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 14.012    

Slack (MET) :             14.144ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.419ns (5.399%)  route 7.342ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.342     5.575    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    21.671    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    21.134    
                         clock uncertainty           -0.390    20.743    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.719    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 14.144    

Slack (MET) :             14.269ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 0.518ns (6.450%)  route 7.513ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.043    -2.181    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.518    -1.663 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           7.513     5.849    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    21.671    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    21.134    
                         clock uncertainty           -0.390    20.743    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    20.118    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.118    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 14.269    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.419ns (5.504%)  route 7.193ns (94.496%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.193     5.427    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    21.671    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    21.134    
                         clock uncertainty           -0.390    20.743    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.719    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.449ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 0.419ns (5.621%)  route 7.035ns (94.379%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 21.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.035     5.269    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    21.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    21.132    
                         clock uncertainty           -0.390    20.741    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.717    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 14.449    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.419ns (5.735%)  route 6.887ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 21.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.887     5.120    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    21.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    21.132    
                         clock uncertainty           -0.390    20.741    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.717    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 14.597    

Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 0.419ns (5.956%)  route 6.616ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.616     4.850    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    21.671    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    21.134    
                         clock uncertainty           -0.390    20.743    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.719    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 14.870    

Slack (MET) :             14.928ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 0.419ns (6.005%)  route 6.558ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.039    -2.185    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y123       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.558     4.792    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    21.671    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    21.134    
                         clock uncertainty           -0.390    20.743    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    19.719    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 14.928    

Slack (MET) :             15.964ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PixelClkIO rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         2.045    -2.179    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.518    -1.661 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.817     4.156    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.634    17.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    19.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    21.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    21.135    
                         clock uncertainty           -0.390    20.744    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    20.119    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.119    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                 15.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.385ns (8.747%)  route 4.016ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.846    -1.841    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.385    -1.456 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.016     2.561    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     1.745    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.283    
                         clock uncertainty            0.390     2.673    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204     2.469    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.141ns (5.777%)  route 2.300ns (94.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.705    -0.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.300     1.967    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.390     1.734    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.753    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.148ns (6.195%)  route 2.241ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.710    -0.469    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.321 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.241     1.920    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.390     1.736    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.702    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.141ns (5.752%)  route 2.310ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.705    -0.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.310     1.977    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.390     1.734    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.753    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.164ns (6.676%)  route 2.293ns (93.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.708    -0.471    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.293     1.986    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     1.305    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.345    
                         clock uncertainty            0.390     1.735    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.754    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.164ns (6.675%)  route 2.293ns (93.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.708    -0.471    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.293     1.986    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     1.305    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.345    
                         clock uncertainty            0.390     1.735    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.754    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.141ns (5.734%)  route 2.318ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.705    -0.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y124       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.318     1.985    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.390     1.734    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.753    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.418ns (8.920%)  route 4.268ns (91.080%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    -1.838ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.849    -1.838    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418    -1.420 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.268     2.849    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     1.747    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.285    
                         clock uncertainty            0.390     2.675    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.612    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.128ns (5.300%)  route 2.287ns (94.700%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.705    -0.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDSE (Prop_fdse_C_Q)         0.128    -0.346 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.287     1.941    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.390     1.734    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.700    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.164ns (6.636%)  route 2.307ns (93.364%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.710    -0.469    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164    -0.305 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.307     2.002    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.390     1.736    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.755    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.861    -2.363    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.683    17.996    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.383    17.613    
                         clock uncertainty           -0.118    17.495    
    SLICE_X112Y61        FDPE (Recov_fdpe_C_PRE)     -0.532    16.963    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.861    -2.363    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.683    17.996    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.383    17.613    
                         clock uncertainty           -0.118    17.495    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.532    16.963    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.861    -2.363    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.683    17.996    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.383    17.613    
                         clock uncertainty           -0.118    17.495    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.490    17.005    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.861    -2.363    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         1.683    17.996    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.383    17.613    
                         clock uncertainty           -0.118    17.495    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.490    17.005    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 18.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.633    -0.546    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.906    -0.313    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.633    -0.546    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.906    -0.313    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.633    -0.546    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.906    -0.313    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.633    -0.546    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=804, routed)         0.906    -0.313    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.433    





