   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_fsmc.c"
  23              	.Ltext0:
  24              		.file 1 "../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c"
 24599              		.align	2
 24600              		.global	FSMC_NORSRAMDeInit
 24601              		.thumb
 24602              		.thumb_func
 24604              	FSMC_NORSRAMDeInit:
 24605              	.LFB110:
   1:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
   2:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
   3:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @file    stm32f4xx_fsmc.c
   4:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @author  MCD Application Team
   5:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @version V1.0.0
   6:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @date    30-September-2011
   7:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  * @brief    This file provides firmware functions to manage the following 
   8:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          functionalities of the FSMC peripheral:           
   9:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with NAND memories
  11:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with 16-bit PC Card compatible memories  
  12:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interrupts and flags management   
  13:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           
  14:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  15:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  16:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @attention
  17:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  18:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  19:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  20:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  21:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  22:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  23:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  24:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  25:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  26:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  27:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  28:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  29:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  30:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_fsmc.h"
  31:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_rcc.h"
  32:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  33:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  34:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  35:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  36:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  37:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC 
  38:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief FSMC driver modules
  39:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  40:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */ 
  41:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  42:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  43:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private define ------------------------------------------------------------*/
  44:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  45:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  46:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC BCRx Mask */
  47:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
  48:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
  49:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
  50:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  51:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC PCRx Mask */
  52:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
  53:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
  54:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
  55:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
  56:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
  57:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  58:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  59:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  60:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  61:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  62:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  63:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Private_Functions
  64:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  65:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  66:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  67:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
  68:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NOR/SRAM Controller functions 
  69:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
  70:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
  71:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
  72:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NOR/SRAM Controller functions
  73:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
  74:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  75:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
  76:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  77:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
  78:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
  79:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
  80:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  81:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  82:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
  83:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
  84:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
  85:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
  86:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
  87:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
  88:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
  89:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
  90:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
  91:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
  92:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
  93:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NOR/SRAM Controller by calling the function
  94:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
  95:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  96:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NOR/SRAM Bank, for example:
  97:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
  98:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  99:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 100:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 101:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 102:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 103:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 104:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 105:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 106:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
 107:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *   reset values.
 108:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 109:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 110:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 111:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 112:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 113:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 114:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 115:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 117:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 24606              		.loc 1 117 0
 24607              		.cfi_startproc
 24608              		@ args = 0, pretend = 0, frame = 8
 24609              		@ frame_needed = 1, uses_anonymous_args = 0
 24610              		@ link register save eliminated.
 24611 0000 80B4     		push	{r7}
 24612              	.LCFI0:
 24613              		.cfi_def_cfa_offset 4
 24614 0002 83B0     		sub	sp, sp, #12
 24615              	.LCFI1:
 24616              		.cfi_def_cfa_offset 16
 24617 0004 00AF     		add	r7, sp, #0
 24618              		.cfi_offset 7, -4
 24619              	.LCFI2:
 24620              		.cfi_def_cfa_register 7
 24621 0006 7860     		str	r0, [r7, #4]
 118:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 119:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 120:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 121:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 122:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 24622              		.loc 1 122 0
 24623 0008 7B68     		ldr	r3, [r7, #4]
 24624 000a 002B     		cmp	r3, #0
 24625 000c 07D1     		bne	.L2
 123:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 124:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 24626              		.loc 1 124 0
 24627 000e 4FF02043 		mov	r3, #-1610612736
 24628 0012 7A68     		ldr	r2, [r7, #4]
 24629 0014 43F2DB01 		movw	r1, #12507
 24630 0018 43F82210 		str	r1, [r3, r2, lsl #2]
 24631 001c 06E0     		b	.L3
 24632              	.L2:
 125:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 126:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 127:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 128:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {   
 129:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 24633              		.loc 1 129 0
 24634 001e 4FF02043 		mov	r3, #-1610612736
 24635 0022 7A68     		ldr	r2, [r7, #4]
 24636 0024 43F2D201 		movw	r1, #12498
 24637 0028 43F82210 		str	r1, [r3, r2, lsl #2]
 24638              	.L3:
 130:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 131:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 24639              		.loc 1 131 0
 24640 002c 4FF02043 		mov	r3, #-1610612736
 24641 0030 7A68     		ldr	r2, [r7, #4]
 24642 0032 02F10102 		add	r2, r2, #1
 24643 0036 6FF07041 		mvn	r1, #-268435456
 24644 003a 43F82210 		str	r1, [r3, r2, lsl #2]
 132:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 24645              		.loc 1 132 0
 24646 003e 054B     		ldr	r3, .L4
 24647 0040 7A68     		ldr	r2, [r7, #4]
 24648 0042 6FF07041 		mvn	r1, #-268435456
 24649 0046 43F82210 		str	r1, [r3, r2, lsl #2]
 133:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 24650              		.loc 1 133 0
 24651 004a 07F10C07 		add	r7, r7, #12
 24652 004e BD46     		mov	sp, r7
 24653 0050 80BC     		pop	{r7}
 24654 0052 7047     		bx	lr
 24655              	.L5:
 24656              		.align	2
 24657              	.L4:
 24658 0054 040100A0 		.word	-1610612476
 24659              		.cfi_endproc
 24660              	.LFE110:
 24662              		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
 24663              		.align	2
 24664              		.global	FSMC_NORSRAMInit
 24665              		.thumb
 24666              		.thumb_func
 24668              	FSMC_NORSRAMInit:
 24669              	.LFB111:
 134:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 135:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 136:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 137:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 138:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
 139:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC NOR/SRAM 
 140:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         specified Banks.                       
 141:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 142:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 143:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 144:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 24670              		.loc 1 144 0
 24671              		.cfi_startproc
 24672              		@ args = 0, pretend = 0, frame = 8
 24673              		@ frame_needed = 1, uses_anonymous_args = 0
 24674              		@ link register save eliminated.
 24675 0000 80B4     		push	{r7}
 24676              	.LCFI3:
 24677              		.cfi_def_cfa_offset 4
 24678 0002 83B0     		sub	sp, sp, #12
 24679              	.LCFI4:
 24680              		.cfi_def_cfa_offset 16
 24681 0004 00AF     		add	r7, sp, #0
 24682              		.cfi_offset 7, -4
 24683              	.LCFI5:
 24684              		.cfi_def_cfa_register 7
 24685 0006 7860     		str	r0, [r7, #4]
 145:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 146:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 147:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 148:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 149:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 150:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 151:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 152:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 153:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 154:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 155:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 156:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 157:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 158:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 159:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 160:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 161:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 162:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 163:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 164:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 165:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 166:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 167:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 24686              		.loc 1 168 0
 24687 0008 4FF02043 		mov	r3, #-1610612736
 24688 000c 7A68     		ldr	r2, [r7, #4]
 24689 000e 1268     		ldr	r2, [r2, #0]
 169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 24690              		.loc 1 169 0
 24691 0010 7968     		ldr	r1, [r7, #4]
 24692 0012 4868     		ldr	r0, [r1, #4]
 170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 24693              		.loc 1 170 0
 24694 0014 7968     		ldr	r1, [r7, #4]
 24695 0016 8968     		ldr	r1, [r1, #8]
 169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 24696              		.loc 1 169 0
 24697 0018 0843     		orrs	r0, r0, r1
 171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 24698              		.loc 1 171 0
 24699 001a 7968     		ldr	r1, [r7, #4]
 24700 001c C968     		ldr	r1, [r1, #12]
 170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 24701              		.loc 1 170 0
 24702 001e 0843     		orrs	r0, r0, r1
 172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 24703              		.loc 1 172 0
 24704 0020 7968     		ldr	r1, [r7, #4]
 24705 0022 0969     		ldr	r1, [r1, #16]
 171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 24706              		.loc 1 171 0
 24707 0024 0843     		orrs	r0, r0, r1
 173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 24708              		.loc 1 173 0
 24709 0026 7968     		ldr	r1, [r7, #4]
 24710 0028 4969     		ldr	r1, [r1, #20]
 172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 24711              		.loc 1 172 0
 24712 002a 0843     		orrs	r0, r0, r1
 174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 24713              		.loc 1 174 0
 24714 002c 7968     		ldr	r1, [r7, #4]
 24715 002e 8969     		ldr	r1, [r1, #24]
 173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 24716              		.loc 1 173 0
 24717 0030 0843     		orrs	r0, r0, r1
 175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 24718              		.loc 1 175 0
 24719 0032 7968     		ldr	r1, [r7, #4]
 24720 0034 C969     		ldr	r1, [r1, #28]
 174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 24721              		.loc 1 174 0
 24722 0036 0843     		orrs	r0, r0, r1
 176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 24723              		.loc 1 176 0
 24724 0038 7968     		ldr	r1, [r7, #4]
 24725 003a 096A     		ldr	r1, [r1, #32]
 175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 24726              		.loc 1 175 0
 24727 003c 0843     		orrs	r0, r0, r1
 177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 24728              		.loc 1 177 0
 24729 003e 7968     		ldr	r1, [r7, #4]
 24730 0040 496A     		ldr	r1, [r1, #36]
 176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 24731              		.loc 1 176 0
 24732 0042 0843     		orrs	r0, r0, r1
 178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 24733              		.loc 1 178 0
 24734 0044 7968     		ldr	r1, [r7, #4]
 24735 0046 896A     		ldr	r1, [r1, #40]
 177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 24736              		.loc 1 177 0
 24737 0048 0843     		orrs	r0, r0, r1
 179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 24738              		.loc 1 179 0
 24739 004a 7968     		ldr	r1, [r7, #4]
 24740 004c C96A     		ldr	r1, [r1, #44]
 178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 24741              		.loc 1 178 0
 24742 004e 0843     		orrs	r0, r0, r1
 180:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 24743              		.loc 1 180 0
 24744 0050 7968     		ldr	r1, [r7, #4]
 24745 0052 096B     		ldr	r1, [r1, #48]
 179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 24746              		.loc 1 179 0
 24747 0054 40EA0101 		orr	r1, r0, r1
 168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 24748              		.loc 1 168 0
 24749 0058 43F82210 		str	r1, [r3, r2, lsl #2]
 181:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 24750              		.loc 1 181 0
 24751 005c 7B68     		ldr	r3, [r7, #4]
 24752 005e 9B68     		ldr	r3, [r3, #8]
 24753 0060 082B     		cmp	r3, #8
 24754 0062 0DD1     		bne	.L7
 182:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 183:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 24755              		.loc 1 183 0
 24756 0064 4FF02043 		mov	r3, #-1610612736
 24757 0068 7A68     		ldr	r2, [r7, #4]
 24758 006a 1268     		ldr	r2, [r2, #0]
 24759 006c 4FF02041 		mov	r1, #-1610612736
 24760 0070 7868     		ldr	r0, [r7, #4]
 24761 0072 0068     		ldr	r0, [r0, #0]
 24762 0074 51F82010 		ldr	r1, [r1, r0, lsl #2]
 24763 0078 41F04001 		orr	r1, r1, #64
 24764 007c 43F82210 		str	r1, [r3, r2, lsl #2]
 24765              	.L7:
 184:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 185:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 24766              		.loc 1 186 0
 24767 0080 4FF02043 		mov	r3, #-1610612736
 24768 0084 7A68     		ldr	r2, [r7, #4]
 24769 0086 1268     		ldr	r2, [r2, #0]
 24770 0088 02F10102 		add	r2, r2, #1
 187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 24771              		.loc 1 187 0
 24772 008c 7968     		ldr	r1, [r7, #4]
 24773 008e 496B     		ldr	r1, [r1, #52]
 24774 0090 0868     		ldr	r0, [r1, #0]
 188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 24775              		.loc 1 188 0
 24776 0092 7968     		ldr	r1, [r7, #4]
 24777 0094 496B     		ldr	r1, [r1, #52]
 24778 0096 4968     		ldr	r1, [r1, #4]
 24779 0098 4FEA0111 		lsl	r1, r1, #4
 187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 24780              		.loc 1 187 0
 24781 009c 0843     		orrs	r0, r0, r1
 189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 24782              		.loc 1 189 0
 24783 009e 7968     		ldr	r1, [r7, #4]
 24784 00a0 496B     		ldr	r1, [r1, #52]
 24785 00a2 8968     		ldr	r1, [r1, #8]
 24786 00a4 4FEA0121 		lsl	r1, r1, #8
 188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 24787              		.loc 1 188 0
 24788 00a8 0843     		orrs	r0, r0, r1
 190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 24789              		.loc 1 190 0
 24790 00aa 7968     		ldr	r1, [r7, #4]
 24791 00ac 496B     		ldr	r1, [r1, #52]
 24792 00ae C968     		ldr	r1, [r1, #12]
 24793 00b0 4FEA0141 		lsl	r1, r1, #16
 189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 24794              		.loc 1 189 0
 24795 00b4 0843     		orrs	r0, r0, r1
 191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 24796              		.loc 1 191 0
 24797 00b6 7968     		ldr	r1, [r7, #4]
 24798 00b8 496B     		ldr	r1, [r1, #52]
 24799 00ba 0969     		ldr	r1, [r1, #16]
 24800 00bc 4FEA0151 		lsl	r1, r1, #20
 190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 24801              		.loc 1 190 0
 24802 00c0 0843     		orrs	r0, r0, r1
 192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 24803              		.loc 1 192 0
 24804 00c2 7968     		ldr	r1, [r7, #4]
 24805 00c4 496B     		ldr	r1, [r1, #52]
 24806 00c6 4969     		ldr	r1, [r1, #20]
 24807 00c8 4FEA0161 		lsl	r1, r1, #24
 191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 24808              		.loc 1 191 0
 24809 00cc 0843     		orrs	r0, r0, r1
 193:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 24810              		.loc 1 193 0
 24811 00ce 7968     		ldr	r1, [r7, #4]
 24812 00d0 496B     		ldr	r1, [r1, #52]
 24813 00d2 8969     		ldr	r1, [r1, #24]
 192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 24814              		.loc 1 192 0
 24815 00d4 40EA0101 		orr	r1, r0, r1
 186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 24816              		.loc 1 186 0
 24817 00d8 43F82210 		str	r1, [r3, r2, lsl #2]
 194:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 195:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 196:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 197:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 24818              		.loc 1 197 0
 24819 00dc 7B68     		ldr	r3, [r7, #4]
 24820 00de DB6A     		ldr	r3, [r3, #44]
 24821 00e0 B3F5804F 		cmp	r3, #16384
 24822 00e4 25D1     		bne	.L8
 198:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 199:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 200:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 201:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 202:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 203:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 204:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 24823              		.loc 1 205 0
 24824 00e6 194B     		ldr	r3, .L10
 24825 00e8 7A68     		ldr	r2, [r7, #4]
 24826 00ea 1268     		ldr	r2, [r2, #0]
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 24827              		.loc 1 206 0
 24828 00ec 7968     		ldr	r1, [r7, #4]
 24829 00ee 896B     		ldr	r1, [r1, #56]
 24830 00f0 0868     		ldr	r0, [r1, #0]
 207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 24831              		.loc 1 207 0
 24832 00f2 7968     		ldr	r1, [r7, #4]
 24833 00f4 896B     		ldr	r1, [r1, #56]
 24834 00f6 4968     		ldr	r1, [r1, #4]
 24835 00f8 4FEA0111 		lsl	r1, r1, #4
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 24836              		.loc 1 206 0
 24837 00fc 0843     		orrs	r0, r0, r1
 208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 24838              		.loc 1 208 0
 24839 00fe 7968     		ldr	r1, [r7, #4]
 24840 0100 896B     		ldr	r1, [r1, #56]
 24841 0102 8968     		ldr	r1, [r1, #8]
 24842 0104 4FEA0121 		lsl	r1, r1, #8
 207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 24843              		.loc 1 207 0
 24844 0108 0843     		orrs	r0, r0, r1
 209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 24845              		.loc 1 209 0
 24846 010a 7968     		ldr	r1, [r7, #4]
 24847 010c 896B     		ldr	r1, [r1, #56]
 24848 010e 0969     		ldr	r1, [r1, #16]
 24849 0110 4FEA0151 		lsl	r1, r1, #20
 208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 24850              		.loc 1 208 0
 24851 0114 0843     		orrs	r0, r0, r1
 210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 24852              		.loc 1 210 0
 24853 0116 7968     		ldr	r1, [r7, #4]
 24854 0118 896B     		ldr	r1, [r1, #56]
 24855 011a 4969     		ldr	r1, [r1, #20]
 24856 011c 4FEA0161 		lsl	r1, r1, #24
 209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 24857              		.loc 1 209 0
 24858 0120 0843     		orrs	r0, r0, r1
 211:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 24859              		.loc 1 211 0
 24860 0122 7968     		ldr	r1, [r7, #4]
 24861 0124 896B     		ldr	r1, [r1, #56]
 24862 0126 8969     		ldr	r1, [r1, #24]
 210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 24863              		.loc 1 210 0
 24864 0128 40EA0101 		orr	r1, r0, r1
 205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 24865              		.loc 1 205 0
 24866 012c 43F82210 		str	r1, [r3, r2, lsl #2]
 24867 0130 06E0     		b	.L6
 24868              	.L8:
 212:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 213:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 214:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 215:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 24869              		.loc 1 215 0
 24870 0132 064B     		ldr	r3, .L10
 24871 0134 7A68     		ldr	r2, [r7, #4]
 24872 0136 1268     		ldr	r2, [r2, #0]
 24873 0138 6FF07041 		mvn	r1, #-268435456
 24874 013c 43F82210 		str	r1, [r3, r2, lsl #2]
 24875              	.L6:
 216:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 217:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 24876              		.loc 1 217 0
 24877 0140 07F10C07 		add	r7, r7, #12
 24878 0144 BD46     		mov	sp, r7
 24879 0146 80BC     		pop	{r7}
 24880 0148 7047     		bx	lr
 24881              	.L11:
 24882 014a 00BF     		.align	2
 24883              	.L10:
 24884 014c 040100A0 		.word	-1610612476
 24885              		.cfi_endproc
 24886              	.LFE111:
 24888              		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 24889              		.align	2
 24890              		.global	FSMC_NORSRAMStructInit
 24891              		.thumb
 24892              		.thumb_func
 24894              	FSMC_NORSRAMStructInit:
 24895              	.LFB112:
 218:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 219:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 220:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 221:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
 222:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 223:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 224:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 225:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 226:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {  
 24896              		.loc 1 226 0
 24897              		.cfi_startproc
 24898              		@ args = 0, pretend = 0, frame = 8
 24899              		@ frame_needed = 1, uses_anonymous_args = 0
 24900              		@ link register save eliminated.
 24901 0000 80B4     		push	{r7}
 24902              	.LCFI6:
 24903              		.cfi_def_cfa_offset 4
 24904 0002 83B0     		sub	sp, sp, #12
 24905              	.LCFI7:
 24906              		.cfi_def_cfa_offset 16
 24907 0004 00AF     		add	r7, sp, #0
 24908              		.cfi_offset 7, -4
 24909              	.LCFI8:
 24910              		.cfi_def_cfa_register 7
 24911 0006 7860     		str	r0, [r7, #4]
 227:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 228:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 24912              		.loc 1 228 0
 24913 0008 7B68     		ldr	r3, [r7, #4]
 24914 000a 4FF00002 		mov	r2, #0
 24915 000e 1A60     		str	r2, [r3, #0]
 229:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 24916              		.loc 1 229 0
 24917 0010 7B68     		ldr	r3, [r7, #4]
 24918 0012 4FF00202 		mov	r2, #2
 24919 0016 5A60     		str	r2, [r3, #4]
 230:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 24920              		.loc 1 230 0
 24921 0018 7B68     		ldr	r3, [r7, #4]
 24922 001a 4FF00002 		mov	r2, #0
 24923 001e 9A60     		str	r2, [r3, #8]
 231:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 24924              		.loc 1 231 0
 24925 0020 7B68     		ldr	r3, [r7, #4]
 24926 0022 4FF00002 		mov	r2, #0
 24927 0026 DA60     		str	r2, [r3, #12]
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 24928              		.loc 1 232 0
 24929 0028 7B68     		ldr	r3, [r7, #4]
 24930 002a 4FF00002 		mov	r2, #0
 24931 002e 1A61     		str	r2, [r3, #16]
 233:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 24932              		.loc 1 233 0
 24933 0030 7B68     		ldr	r3, [r7, #4]
 24934 0032 4FF00002 		mov	r2, #0
 24935 0036 5A61     		str	r2, [r3, #20]
 234:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 24936              		.loc 1 234 0
 24937 0038 7B68     		ldr	r3, [r7, #4]
 24938 003a 4FF00002 		mov	r2, #0
 24939 003e 9A61     		str	r2, [r3, #24]
 235:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 24940              		.loc 1 235 0
 24941 0040 7B68     		ldr	r3, [r7, #4]
 24942 0042 4FF00002 		mov	r2, #0
 24943 0046 DA61     		str	r2, [r3, #28]
 236:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 24944              		.loc 1 236 0
 24945 0048 7B68     		ldr	r3, [r7, #4]
 24946 004a 4FF00002 		mov	r2, #0
 24947 004e 1A62     		str	r2, [r3, #32]
 237:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 24948              		.loc 1 237 0
 24949 0050 7B68     		ldr	r3, [r7, #4]
 24950 0052 4FF48052 		mov	r2, #4096
 24951 0056 5A62     		str	r2, [r3, #36]
 238:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 24952              		.loc 1 238 0
 24953 0058 7B68     		ldr	r3, [r7, #4]
 24954 005a 4FF40052 		mov	r2, #8192
 24955 005e 9A62     		str	r2, [r3, #40]
 239:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 24956              		.loc 1 239 0
 24957 0060 7B68     		ldr	r3, [r7, #4]
 24958 0062 4FF00002 		mov	r2, #0
 24959 0066 DA62     		str	r2, [r3, #44]
 240:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 24960              		.loc 1 240 0
 24961 0068 7B68     		ldr	r3, [r7, #4]
 24962 006a 4FF00002 		mov	r2, #0
 24963 006e 1A63     		str	r2, [r3, #48]
 241:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 24964              		.loc 1 241 0
 24965 0070 7B68     		ldr	r3, [r7, #4]
 24966 0072 5B6B     		ldr	r3, [r3, #52]
 24967 0074 4FF00F02 		mov	r2, #15
 24968 0078 1A60     		str	r2, [r3, #0]
 242:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 24969              		.loc 1 242 0
 24970 007a 7B68     		ldr	r3, [r7, #4]
 24971 007c 5B6B     		ldr	r3, [r3, #52]
 24972 007e 4FF00F02 		mov	r2, #15
 24973 0082 5A60     		str	r2, [r3, #4]
 243:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 24974              		.loc 1 243 0
 24975 0084 7B68     		ldr	r3, [r7, #4]
 24976 0086 5B6B     		ldr	r3, [r3, #52]
 24977 0088 4FF0FF02 		mov	r2, #255
 24978 008c 9A60     		str	r2, [r3, #8]
 244:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 24979              		.loc 1 244 0
 24980 008e 7B68     		ldr	r3, [r7, #4]
 24981 0090 5B6B     		ldr	r3, [r3, #52]
 24982 0092 4FF00F02 		mov	r2, #15
 24983 0096 DA60     		str	r2, [r3, #12]
 245:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 24984              		.loc 1 245 0
 24985 0098 7B68     		ldr	r3, [r7, #4]
 24986 009a 5B6B     		ldr	r3, [r3, #52]
 24987 009c 4FF00F02 		mov	r2, #15
 24988 00a0 1A61     		str	r2, [r3, #16]
 246:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 24989              		.loc 1 246 0
 24990 00a2 7B68     		ldr	r3, [r7, #4]
 24991 00a4 5B6B     		ldr	r3, [r3, #52]
 24992 00a6 4FF00F02 		mov	r2, #15
 24993 00aa 5A61     		str	r2, [r3, #20]
 247:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 24994              		.loc 1 247 0
 24995 00ac 7B68     		ldr	r3, [r7, #4]
 24996 00ae 5B6B     		ldr	r3, [r3, #52]
 24997 00b0 4FF00002 		mov	r2, #0
 24998 00b4 9A61     		str	r2, [r3, #24]
 248:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 24999              		.loc 1 248 0
 25000 00b6 7B68     		ldr	r3, [r7, #4]
 25001 00b8 9B6B     		ldr	r3, [r3, #56]
 25002 00ba 4FF00F02 		mov	r2, #15
 25003 00be 1A60     		str	r2, [r3, #0]
 249:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 25004              		.loc 1 249 0
 25005 00c0 7B68     		ldr	r3, [r7, #4]
 25006 00c2 9B6B     		ldr	r3, [r3, #56]
 25007 00c4 4FF00F02 		mov	r2, #15
 25008 00c8 5A60     		str	r2, [r3, #4]
 250:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 25009              		.loc 1 250 0
 25010 00ca 7B68     		ldr	r3, [r7, #4]
 25011 00cc 9B6B     		ldr	r3, [r3, #56]
 25012 00ce 4FF0FF02 		mov	r2, #255
 25013 00d2 9A60     		str	r2, [r3, #8]
 251:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 25014              		.loc 1 251 0
 25015 00d4 7B68     		ldr	r3, [r7, #4]
 25016 00d6 9B6B     		ldr	r3, [r3, #56]
 25017 00d8 4FF00F02 		mov	r2, #15
 25018 00dc DA60     		str	r2, [r3, #12]
 252:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 25019              		.loc 1 252 0
 25020 00de 7B68     		ldr	r3, [r7, #4]
 25021 00e0 9B6B     		ldr	r3, [r3, #56]
 25022 00e2 4FF00F02 		mov	r2, #15
 25023 00e6 1A61     		str	r2, [r3, #16]
 253:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 25024              		.loc 1 253 0
 25025 00e8 7B68     		ldr	r3, [r7, #4]
 25026 00ea 9B6B     		ldr	r3, [r3, #56]
 25027 00ec 4FF00F02 		mov	r2, #15
 25028 00f0 5A61     		str	r2, [r3, #20]
 254:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 25029              		.loc 1 254 0
 25030 00f2 7B68     		ldr	r3, [r7, #4]
 25031 00f4 9B6B     		ldr	r3, [r3, #56]
 25032 00f6 4FF00002 		mov	r2, #0
 25033 00fa 9A61     		str	r2, [r3, #24]
 255:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25034              		.loc 1 255 0
 25035 00fc 07F10C07 		add	r7, r7, #12
 25036 0100 BD46     		mov	sp, r7
 25037 0102 80BC     		pop	{r7}
 25038 0104 7047     		bx	lr
 25039              		.cfi_endproc
 25040              	.LFE112:
 25042 0106 00BF     		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 25043              		.align	2
 25044              		.global	FSMC_NORSRAMCmd
 25045              		.thumb
 25046              		.thumb_func
 25048              	FSMC_NORSRAMCmd:
 25049              	.LFB113:
 256:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 257:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 258:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 259:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 261:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 262:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 263:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 264:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 265:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 266:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 267:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 268:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 269:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25050              		.loc 1 269 0
 25051              		.cfi_startproc
 25052              		@ args = 0, pretend = 0, frame = 8
 25053              		@ frame_needed = 1, uses_anonymous_args = 0
 25054              		@ link register save eliminated.
 25055 0000 80B4     		push	{r7}
 25056              	.LCFI9:
 25057              		.cfi_def_cfa_offset 4
 25058 0002 83B0     		sub	sp, sp, #12
 25059              	.LCFI10:
 25060              		.cfi_def_cfa_offset 16
 25061 0004 00AF     		add	r7, sp, #0
 25062              		.cfi_offset 7, -4
 25063              	.LCFI11:
 25064              		.cfi_def_cfa_register 7
 25065 0006 7860     		str	r0, [r7, #4]
 25066 0008 0B46     		mov	r3, r1
 25067 000a FB70     		strb	r3, [r7, #3]
 270:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 271:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 272:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 273:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 25068              		.loc 1 273 0
 25069 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25070 000e 002B     		cmp	r3, #0
 25071 0010 0CD0     		beq	.L14
 274:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 275:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 276:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 25072              		.loc 1 276 0
 25073 0012 4FF02043 		mov	r3, #-1610612736
 25074 0016 4FF02042 		mov	r2, #-1610612736
 25075 001a 7968     		ldr	r1, [r7, #4]
 25076 001c 52F82120 		ldr	r2, [r2, r1, lsl #2]
 25077 0020 42F00101 		orr	r1, r2, #1
 25078 0024 7A68     		ldr	r2, [r7, #4]
 25079 0026 43F82210 		str	r1, [r3, r2, lsl #2]
 25080 002a 0CE0     		b	.L13
 25081              	.L14:
 277:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 278:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 279:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 280:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 281:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 25082              		.loc 1 281 0
 25083 002c 4FF02042 		mov	r2, #-1610612736
 25084 0030 4FF02043 		mov	r3, #-1610612736
 25085 0034 7968     		ldr	r1, [r7, #4]
 25086 0036 53F82110 		ldr	r1, [r3, r1, lsl #2]
 25087 003a 054B     		ldr	r3, .L16
 25088 003c 01EA0303 		and	r3, r1, r3
 25089 0040 7968     		ldr	r1, [r7, #4]
 25090 0042 42F82130 		str	r3, [r2, r1, lsl #2]
 25091              	.L13:
 282:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 283:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25092              		.loc 1 283 0
 25093 0046 07F10C07 		add	r7, r7, #12
 25094 004a BD46     		mov	sp, r7
 25095 004c 80BC     		pop	{r7}
 25096 004e 7047     		bx	lr
 25097              	.L17:
 25098              		.align	2
 25099              	.L16:
 25100 0050 FEFF0F00 		.word	1048574
 25101              		.cfi_endproc
 25102              	.LFE113:
 25104              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
 25105              		.align	2
 25106              		.global	FSMC_NANDDeInit
 25107              		.thumb
 25108              		.thumb_func
 25110              	FSMC_NANDDeInit:
 25111              	.LFB114:
 284:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 285:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 286:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 287:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 288:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group2 NAND Controller functions
 289:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NAND Controller functions 
 290:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 291:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 292:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 293:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NAND Controller functions
 294:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 295:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 296:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 297:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  8-bit or 16-bit NAND memory connected to the NAND Bank:
 298:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 299:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 300:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 301:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 302:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 303:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 304:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 305:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 306:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 307:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 308:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 309:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NANDInitTypeDef structure, for example:
 310:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
 311:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NANDInitStructure variable with the allowed values of
 312:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 313:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 314:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NAND Controller by calling the function
 315:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInit(&FSMC_NANDInitStructure); 
 316:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 317:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NAND Bank, for example:
 318:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
 319:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 320:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NAND Bank. 
 321:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 322:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @note To enable the Error Correction Code (ECC), you have to use the function
 323:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
 324:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and to get the current ECC value you have to use the function
 325:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
 326:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 327:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 328:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 329:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 330:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 331:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 332:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 333:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 334:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 335:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 336:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 337:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 338:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 339:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 340:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25112              		.loc 1 340 0
 25113              		.cfi_startproc
 25114              		@ args = 0, pretend = 0, frame = 8
 25115              		@ frame_needed = 1, uses_anonymous_args = 0
 25116              		@ link register save eliminated.
 25117 0000 80B4     		push	{r7}
 25118              	.LCFI12:
 25119              		.cfi_def_cfa_offset 4
 25120 0002 83B0     		sub	sp, sp, #12
 25121              	.LCFI13:
 25122              		.cfi_def_cfa_offset 16
 25123 0004 00AF     		add	r7, sp, #0
 25124              		.cfi_offset 7, -4
 25125              	.LCFI14:
 25126              		.cfi_def_cfa_register 7
 25127 0006 7860     		str	r0, [r7, #4]
 341:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 342:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 343:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 344:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 25128              		.loc 1 344 0
 25129 0008 7B68     		ldr	r3, [r7, #4]
 25130 000a 102B     		cmp	r3, #16
 25131 000c 10D1     		bne	.L19
 345:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 346:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 347:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 25132              		.loc 1 347 0
 25133 000e 134B     		ldr	r3, .L21
 25134 0010 4FF01802 		mov	r2, #24
 25135 0014 1A60     		str	r2, [r3, #0]
 348:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 25136              		.loc 1 348 0
 25137 0016 114B     		ldr	r3, .L21
 25138 0018 4FF04002 		mov	r2, #64
 25139 001c 5A60     		str	r2, [r3, #4]
 349:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 25140              		.loc 1 349 0
 25141 001e 0F4B     		ldr	r3, .L21
 25142 0020 4FF0FC32 		mov	r2, #-50529028
 25143 0024 9A60     		str	r2, [r3, #8]
 350:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 25144              		.loc 1 350 0
 25145 0026 0D4B     		ldr	r3, .L21
 25146 0028 4FF0FC32 		mov	r2, #-50529028
 25147 002c DA60     		str	r2, [r3, #12]
 25148 002e 0FE0     		b	.L18
 25149              	.L19:
 351:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 352:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank3_NAND */  
 353:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 354:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 355:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 356:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 25150              		.loc 1 356 0
 25151 0030 0B4B     		ldr	r3, .L21+4
 25152 0032 4FF01802 		mov	r2, #24
 25153 0036 1A60     		str	r2, [r3, #0]
 357:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 25154              		.loc 1 357 0
 25155 0038 094B     		ldr	r3, .L21+4
 25156 003a 4FF04002 		mov	r2, #64
 25157 003e 5A60     		str	r2, [r3, #4]
 358:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 25158              		.loc 1 358 0
 25159 0040 074B     		ldr	r3, .L21+4
 25160 0042 4FF0FC32 		mov	r2, #-50529028
 25161 0046 9A60     		str	r2, [r3, #8]
 359:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 25162              		.loc 1 359 0
 25163 0048 054B     		ldr	r3, .L21+4
 25164 004a 4FF0FC32 		mov	r2, #-50529028
 25165 004e DA60     		str	r2, [r3, #12]
 25166              	.L18:
 360:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 361:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25167              		.loc 1 361 0
 25168 0050 07F10C07 		add	r7, r7, #12
 25169 0054 BD46     		mov	sp, r7
 25170 0056 80BC     		pop	{r7}
 25171 0058 7047     		bx	lr
 25172              	.L22:
 25173 005a 00BF     		.align	2
 25174              	.L21:
 25175 005c 600000A0 		.word	-1610612640
 25176 0060 800000A0 		.word	-1610612608
 25177              		.cfi_endproc
 25178              	.LFE114:
 25180              		.section	.text.FSMC_NANDInit,"ax",%progbits
 25181              		.align	2
 25182              		.global	FSMC_NANDInit
 25183              		.thumb
 25184              		.thumb_func
 25186              	FSMC_NANDInit:
 25187              	.LFB115:
 362:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 363:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 364:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified parameters
 365:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_NANDInitStruct.
 366:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
 367:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         contains the configuration information for the FSMC NAND specified Banks.              
 368:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 369:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 370:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 371:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25188              		.loc 1 371 0
 25189              		.cfi_startproc
 25190              		@ args = 0, pretend = 0, frame = 24
 25191              		@ frame_needed = 1, uses_anonymous_args = 0
 25192              		@ link register save eliminated.
 25193 0000 80B4     		push	{r7}
 25194              	.LCFI15:
 25195              		.cfi_def_cfa_offset 4
 25196 0002 87B0     		sub	sp, sp, #28
 25197              	.LCFI16:
 25198              		.cfi_def_cfa_offset 32
 25199 0004 00AF     		add	r7, sp, #0
 25200              		.cfi_offset 7, -4
 25201              	.LCFI17:
 25202              		.cfi_def_cfa_register 7
 25203 0006 7860     		str	r0, [r7, #4]
 372:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 25204              		.loc 1 372 0
 25205 0008 4FF00003 		mov	r3, #0
 25206 000c 7B61     		str	r3, [r7, #20]
 25207 000e 4FF00003 		mov	r3, #0
 25208 0012 3B61     		str	r3, [r7, #16]
 25209 0014 4FF00003 		mov	r3, #0
 25210 0018 FB60     		str	r3, [r7, #12]
 373:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 374:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 375:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 376:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 377:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 378:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 379:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 380:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 381:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 382:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 383:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 384:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 385:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 386:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 387:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 388:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 389:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 390:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 391:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 392:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 25211              		.loc 1 392 0
 25212 001a 7B68     		ldr	r3, [r7, #4]
 25213 001c 5A68     		ldr	r2, [r3, #4]
 393:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 394:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 25214              		.loc 1 394 0
 25215 001e 7B68     		ldr	r3, [r7, #4]
 25216 0020 9B68     		ldr	r3, [r3, #8]
 393:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 25217              		.loc 1 393 0
 25218 0022 1A43     		orrs	r2, r2, r3
 395:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 25219              		.loc 1 395 0
 25220 0024 7B68     		ldr	r3, [r7, #4]
 25221 0026 DB68     		ldr	r3, [r3, #12]
 394:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 25222              		.loc 1 394 0
 25223 0028 1A43     		orrs	r2, r2, r3
 396:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 25224              		.loc 1 396 0
 25225 002a 7B68     		ldr	r3, [r7, #4]
 25226 002c 1B69     		ldr	r3, [r3, #16]
 395:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 25227              		.loc 1 395 0
 25228 002e 1A43     		orrs	r2, r2, r3
 397:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 25229              		.loc 1 397 0
 25230 0030 7B68     		ldr	r3, [r7, #4]
 25231 0032 5B69     		ldr	r3, [r3, #20]
 25232 0034 4FEA4323 		lsl	r3, r3, #9
 396:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 25233              		.loc 1 396 0
 25234 0038 1A43     		orrs	r2, r2, r3
 398:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 25235              		.loc 1 398 0
 25236 003a 7B68     		ldr	r3, [r7, #4]
 25237 003c 9B69     		ldr	r3, [r3, #24]
 25238 003e 4FEA4333 		lsl	r3, r3, #13
 397:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 25239              		.loc 1 397 0
 25240 0042 42EA0303 		orr	r3, r2, r3
 392:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 25241              		.loc 1 392 0
 25242 0046 43F00803 		orr	r3, r3, #8
 25243 004a 7B61     		str	r3, [r7, #20]
 399:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 400:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 25244              		.loc 1 401 0
 25245 004c 7B68     		ldr	r3, [r7, #4]
 25246 004e DB69     		ldr	r3, [r3, #28]
 25247 0050 1A68     		ldr	r2, [r3, #0]
 402:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25248              		.loc 1 402 0
 25249 0052 7B68     		ldr	r3, [r7, #4]
 25250 0054 DB69     		ldr	r3, [r3, #28]
 25251 0056 5B68     		ldr	r3, [r3, #4]
 25252 0058 4FEA0323 		lsl	r3, r3, #8
 401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 25253              		.loc 1 401 0
 25254 005c 1A43     		orrs	r2, r2, r3
 403:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 25255              		.loc 1 403 0
 25256 005e 7B68     		ldr	r3, [r7, #4]
 25257 0060 DB69     		ldr	r3, [r3, #28]
 25258 0062 9B68     		ldr	r3, [r3, #8]
 25259 0064 4FEA0343 		lsl	r3, r3, #16
 402:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25260              		.loc 1 402 0
 25261 0068 1A43     		orrs	r2, r2, r3
 404:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 25262              		.loc 1 404 0
 25263 006a 7B68     		ldr	r3, [r7, #4]
 25264 006c DB69     		ldr	r3, [r3, #28]
 25265 006e DB68     		ldr	r3, [r3, #12]
 25266 0070 4FEA0363 		lsl	r3, r3, #24
 401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 25267              		.loc 1 401 0
 25268 0074 42EA0303 		orr	r3, r2, r3
 25269 0078 3B61     		str	r3, [r7, #16]
 405:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 406:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 25270              		.loc 1 407 0
 25271 007a 7B68     		ldr	r3, [r7, #4]
 25272 007c 1B6A     		ldr	r3, [r3, #32]
 25273 007e 1A68     		ldr	r2, [r3, #0]
 408:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25274              		.loc 1 408 0
 25275 0080 7B68     		ldr	r3, [r7, #4]
 25276 0082 1B6A     		ldr	r3, [r3, #32]
 25277 0084 5B68     		ldr	r3, [r3, #4]
 25278 0086 4FEA0323 		lsl	r3, r3, #8
 407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 25279              		.loc 1 407 0
 25280 008a 1A43     		orrs	r2, r2, r3
 409:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 25281              		.loc 1 409 0
 25282 008c 7B68     		ldr	r3, [r7, #4]
 25283 008e 1B6A     		ldr	r3, [r3, #32]
 25284 0090 9B68     		ldr	r3, [r3, #8]
 25285 0092 4FEA0343 		lsl	r3, r3, #16
 408:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25286              		.loc 1 408 0
 25287 0096 1A43     		orrs	r2, r2, r3
 410:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 25288              		.loc 1 410 0
 25289 0098 7B68     		ldr	r3, [r7, #4]
 25290 009a 1B6A     		ldr	r3, [r3, #32]
 25291 009c DB68     		ldr	r3, [r3, #12]
 25292 009e 4FEA0363 		lsl	r3, r3, #24
 407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 25293              		.loc 1 407 0
 25294 00a2 42EA0303 		orr	r3, r2, r3
 25295 00a6 FB60     		str	r3, [r7, #12]
 411:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 412:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 25296              		.loc 1 412 0
 25297 00a8 7B68     		ldr	r3, [r7, #4]
 25298 00aa 1B68     		ldr	r3, [r3, #0]
 25299 00ac 102B     		cmp	r3, #16
 25300 00ae 09D1     		bne	.L24
 413:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 414:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 415:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 25301              		.loc 1 415 0
 25302 00b0 0B4B     		ldr	r3, .L26
 25303 00b2 7A69     		ldr	r2, [r7, #20]
 25304 00b4 1A60     		str	r2, [r3, #0]
 416:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 25305              		.loc 1 416 0
 25306 00b6 0A4B     		ldr	r3, .L26
 25307 00b8 3A69     		ldr	r2, [r7, #16]
 25308 00ba 9A60     		str	r2, [r3, #8]
 417:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 25309              		.loc 1 417 0
 25310 00bc 084B     		ldr	r3, .L26
 25311 00be FA68     		ldr	r2, [r7, #12]
 25312 00c0 DA60     		str	r2, [r3, #12]
 25313 00c2 08E0     		b	.L23
 25314              	.L24:
 418:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 419:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 420:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 421:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 422:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 25315              		.loc 1 422 0
 25316 00c4 074B     		ldr	r3, .L26+4
 25317 00c6 7A69     		ldr	r2, [r7, #20]
 25318 00c8 1A60     		str	r2, [r3, #0]
 423:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 25319              		.loc 1 423 0
 25320 00ca 064B     		ldr	r3, .L26+4
 25321 00cc 3A69     		ldr	r2, [r7, #16]
 25322 00ce 9A60     		str	r2, [r3, #8]
 424:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 25323              		.loc 1 424 0
 25324 00d0 044B     		ldr	r3, .L26+4
 25325 00d2 FA68     		ldr	r2, [r7, #12]
 25326 00d4 DA60     		str	r2, [r3, #12]
 25327              	.L23:
 425:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 426:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25328              		.loc 1 426 0
 25329 00d6 07F11C07 		add	r7, r7, #28
 25330 00da BD46     		mov	sp, r7
 25331 00dc 80BC     		pop	{r7}
 25332 00de 7047     		bx	lr
 25333              	.L27:
 25334              		.align	2
 25335              	.L26:
 25336 00e0 600000A0 		.word	-1610612640
 25337 00e4 800000A0 		.word	-1610612608
 25338              		.cfi_endproc
 25339              	.LFE115:
 25341              		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 25342              		.align	2
 25343              		.global	FSMC_NANDStructInit
 25344              		.thumb
 25345              		.thumb_func
 25347              	FSMC_NANDStructInit:
 25348              	.LFB116:
 427:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 428:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 429:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 430:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 431:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
 432:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         will be initialized.
 433:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 434:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 435:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 436:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 25349              		.loc 1 436 0
 25350              		.cfi_startproc
 25351              		@ args = 0, pretend = 0, frame = 8
 25352              		@ frame_needed = 1, uses_anonymous_args = 0
 25353              		@ link register save eliminated.
 25354 0000 80B4     		push	{r7}
 25355              	.LCFI18:
 25356              		.cfi_def_cfa_offset 4
 25357 0002 83B0     		sub	sp, sp, #12
 25358              	.LCFI19:
 25359              		.cfi_def_cfa_offset 16
 25360 0004 00AF     		add	r7, sp, #0
 25361              		.cfi_offset 7, -4
 25362              	.LCFI20:
 25363              		.cfi_def_cfa_register 7
 25364 0006 7860     		str	r0, [r7, #4]
 437:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NAND Init structure parameters values */
 438:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 25365              		.loc 1 438 0
 25366 0008 7B68     		ldr	r3, [r7, #4]
 25367 000a 4FF01002 		mov	r2, #16
 25368 000e 1A60     		str	r2, [r3, #0]
 439:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 25369              		.loc 1 439 0
 25370 0010 7B68     		ldr	r3, [r7, #4]
 25371 0012 4FF00002 		mov	r2, #0
 25372 0016 5A60     		str	r2, [r3, #4]
 440:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 25373              		.loc 1 440 0
 25374 0018 7B68     		ldr	r3, [r7, #4]
 25375 001a 4FF00002 		mov	r2, #0
 25376 001e 9A60     		str	r2, [r3, #8]
 441:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 25377              		.loc 1 441 0
 25378 0020 7B68     		ldr	r3, [r7, #4]
 25379 0022 4FF00002 		mov	r2, #0
 25380 0026 DA60     		str	r2, [r3, #12]
 442:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 25381              		.loc 1 442 0
 25382 0028 7B68     		ldr	r3, [r7, #4]
 25383 002a 4FF00002 		mov	r2, #0
 25384 002e 1A61     		str	r2, [r3, #16]
 443:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 25385              		.loc 1 443 0
 25386 0030 7B68     		ldr	r3, [r7, #4]
 25387 0032 4FF00002 		mov	r2, #0
 25388 0036 5A61     		str	r2, [r3, #20]
 444:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 25389              		.loc 1 444 0
 25390 0038 7B68     		ldr	r3, [r7, #4]
 25391 003a 4FF00002 		mov	r2, #0
 25392 003e 9A61     		str	r2, [r3, #24]
 445:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 25393              		.loc 1 445 0
 25394 0040 7B68     		ldr	r3, [r7, #4]
 25395 0042 DB69     		ldr	r3, [r3, #28]
 25396 0044 4FF0FC02 		mov	r2, #252
 25397 0048 1A60     		str	r2, [r3, #0]
 446:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 25398              		.loc 1 446 0
 25399 004a 7B68     		ldr	r3, [r7, #4]
 25400 004c DB69     		ldr	r3, [r3, #28]
 25401 004e 4FF0FC02 		mov	r2, #252
 25402 0052 5A60     		str	r2, [r3, #4]
 447:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 25403              		.loc 1 447 0
 25404 0054 7B68     		ldr	r3, [r7, #4]
 25405 0056 DB69     		ldr	r3, [r3, #28]
 25406 0058 4FF0FC02 		mov	r2, #252
 25407 005c 9A60     		str	r2, [r3, #8]
 448:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 25408              		.loc 1 448 0
 25409 005e 7B68     		ldr	r3, [r7, #4]
 25410 0060 DB69     		ldr	r3, [r3, #28]
 25411 0062 4FF0FC02 		mov	r2, #252
 25412 0066 DA60     		str	r2, [r3, #12]
 449:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 25413              		.loc 1 449 0
 25414 0068 7B68     		ldr	r3, [r7, #4]
 25415 006a 1B6A     		ldr	r3, [r3, #32]
 25416 006c 4FF0FC02 		mov	r2, #252
 25417 0070 1A60     		str	r2, [r3, #0]
 450:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 25418              		.loc 1 450 0
 25419 0072 7B68     		ldr	r3, [r7, #4]
 25420 0074 1B6A     		ldr	r3, [r3, #32]
 25421 0076 4FF0FC02 		mov	r2, #252
 25422 007a 5A60     		str	r2, [r3, #4]
 451:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 25423              		.loc 1 451 0
 25424 007c 7B68     		ldr	r3, [r7, #4]
 25425 007e 1B6A     		ldr	r3, [r3, #32]
 25426 0080 4FF0FC02 		mov	r2, #252
 25427 0084 9A60     		str	r2, [r3, #8]
 452:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 25428              		.loc 1 452 0
 25429 0086 7B68     		ldr	r3, [r7, #4]
 25430 0088 1B6A     		ldr	r3, [r3, #32]
 25431 008a 4FF0FC02 		mov	r2, #252
 25432 008e DA60     		str	r2, [r3, #12]
 453:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25433              		.loc 1 453 0
 25434 0090 07F10C07 		add	r7, r7, #12
 25435 0094 BD46     		mov	sp, r7
 25436 0096 80BC     		pop	{r7}
 25437 0098 7047     		bx	lr
 25438              		.cfi_endproc
 25439              	.LFE116:
 25441 009a 00BF     		.section	.text.FSMC_NANDCmd,"ax",%progbits
 25442              		.align	2
 25443              		.global	FSMC_NANDCmd
 25444              		.thumb
 25445              		.thumb_func
 25447              	FSMC_NANDCmd:
 25448              	.LFB117:
 454:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 455:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 456:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 457:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 458:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 459:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 460:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 461:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 462:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 463:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 464:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 465:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25449              		.loc 1 465 0
 25450              		.cfi_startproc
 25451              		@ args = 0, pretend = 0, frame = 8
 25452              		@ frame_needed = 1, uses_anonymous_args = 0
 25453              		@ link register save eliminated.
 25454 0000 80B4     		push	{r7}
 25455              	.LCFI21:
 25456              		.cfi_def_cfa_offset 4
 25457 0002 83B0     		sub	sp, sp, #12
 25458              	.LCFI22:
 25459              		.cfi_def_cfa_offset 16
 25460 0004 00AF     		add	r7, sp, #0
 25461              		.cfi_offset 7, -4
 25462              	.LCFI23:
 25463              		.cfi_def_cfa_register 7
 25464 0006 7860     		str	r0, [r7, #4]
 25465 0008 0B46     		mov	r3, r1
 25466 000a FB70     		strb	r3, [r7, #3]
 466:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 467:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 468:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 469:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 25467              		.loc 1 469 0
 25468 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25469 000e 002B     		cmp	r3, #0
 25470 0010 10D0     		beq	.L30
 470:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 471:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 472:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 25471              		.loc 1 472 0
 25472 0012 7B68     		ldr	r3, [r7, #4]
 25473 0014 102B     		cmp	r3, #16
 25474 0016 06D1     		bne	.L31
 473:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 474:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 25475              		.loc 1 474 0
 25476 0018 124B     		ldr	r3, .L34
 25477 001a 124A     		ldr	r2, .L34
 25478 001c 1268     		ldr	r2, [r2, #0]
 25479 001e 42F00402 		orr	r2, r2, #4
 25480 0022 1A60     		str	r2, [r3, #0]
 25481 0024 18E0     		b	.L29
 25482              	.L31:
 475:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 476:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 477:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 478:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 25483              		.loc 1 478 0
 25484 0026 104B     		ldr	r3, .L34+4
 25485 0028 0F4A     		ldr	r2, .L34+4
 25486 002a 1268     		ldr	r2, [r2, #0]
 25487 002c 42F00402 		orr	r2, r2, #4
 25488 0030 1A60     		str	r2, [r3, #0]
 25489 0032 11E0     		b	.L29
 25490              	.L30:
 479:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 480:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 481:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 482:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 483:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 484:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 25491              		.loc 1 484 0
 25492 0034 7B68     		ldr	r3, [r7, #4]
 25493 0036 102B     		cmp	r3, #16
 25494 0038 07D1     		bne	.L33
 485:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 486:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 25495              		.loc 1 486 0
 25496 003a 0A4A     		ldr	r2, .L34
 25497 003c 094B     		ldr	r3, .L34
 25498 003e 1968     		ldr	r1, [r3, #0]
 25499 0040 0A4B     		ldr	r3, .L34+8
 25500 0042 01EA0303 		and	r3, r1, r3
 25501 0046 1360     		str	r3, [r2, #0]
 25502 0048 06E0     		b	.L29
 25503              	.L33:
 487:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 488:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 489:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 490:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 25504              		.loc 1 490 0
 25505 004a 074A     		ldr	r2, .L34+4
 25506 004c 064B     		ldr	r3, .L34+4
 25507 004e 1968     		ldr	r1, [r3, #0]
 25508 0050 064B     		ldr	r3, .L34+8
 25509 0052 01EA0303 		and	r3, r1, r3
 25510 0056 1360     		str	r3, [r2, #0]
 25511              	.L29:
 491:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 492:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 493:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25512              		.loc 1 493 0
 25513 0058 07F10C07 		add	r7, r7, #12
 25514 005c BD46     		mov	sp, r7
 25515 005e 80BC     		pop	{r7}
 25516 0060 7047     		bx	lr
 25517              	.L35:
 25518 0062 00BF     		.align	2
 25519              	.L34:
 25520 0064 600000A0 		.word	-1610612640
 25521 0068 800000A0 		.word	-1610612608
 25522 006c FBFF0F00 		.word	1048571
 25523              		.cfi_endproc
 25524              	.LFE117:
 25526              		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 25527              		.align	2
 25528              		.global	FSMC_NANDECCCmd
 25529              		.thumb
 25530              		.thumb_func
 25532              	FSMC_NANDECCCmd:
 25533              	.LFB118:
 494:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 495:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 496:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 497:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 498:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 499:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 500:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 501:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 502:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 503:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 504:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 505:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25534              		.loc 1 505 0
 25535              		.cfi_startproc
 25536              		@ args = 0, pretend = 0, frame = 8
 25537              		@ frame_needed = 1, uses_anonymous_args = 0
 25538              		@ link register save eliminated.
 25539 0000 80B4     		push	{r7}
 25540              	.LCFI24:
 25541              		.cfi_def_cfa_offset 4
 25542 0002 83B0     		sub	sp, sp, #12
 25543              	.LCFI25:
 25544              		.cfi_def_cfa_offset 16
 25545 0004 00AF     		add	r7, sp, #0
 25546              		.cfi_offset 7, -4
 25547              	.LCFI26:
 25548              		.cfi_def_cfa_register 7
 25549 0006 7860     		str	r0, [r7, #4]
 25550 0008 0B46     		mov	r3, r1
 25551 000a FB70     		strb	r3, [r7, #3]
 506:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 507:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 508:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 509:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 25552              		.loc 1 509 0
 25553 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25554 000e 002B     		cmp	r3, #0
 25555 0010 10D0     		beq	.L37
 510:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 511:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 512:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 25556              		.loc 1 512 0
 25557 0012 7B68     		ldr	r3, [r7, #4]
 25558 0014 102B     		cmp	r3, #16
 25559 0016 06D1     		bne	.L38
 513:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 514:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 25560              		.loc 1 514 0
 25561 0018 124B     		ldr	r3, .L41
 25562 001a 124A     		ldr	r2, .L41
 25563 001c 1268     		ldr	r2, [r2, #0]
 25564 001e 42F04002 		orr	r2, r2, #64
 25565 0022 1A60     		str	r2, [r3, #0]
 25566 0024 18E0     		b	.L36
 25567              	.L38:
 515:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 516:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 517:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 518:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 25568              		.loc 1 518 0
 25569 0026 104B     		ldr	r3, .L41+4
 25570 0028 0F4A     		ldr	r2, .L41+4
 25571 002a 1268     		ldr	r2, [r2, #0]
 25572 002c 42F04002 		orr	r2, r2, #64
 25573 0030 1A60     		str	r2, [r3, #0]
 25574 0032 11E0     		b	.L36
 25575              	.L37:
 519:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 520:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 521:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 522:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 523:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 524:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 25576              		.loc 1 524 0
 25577 0034 7B68     		ldr	r3, [r7, #4]
 25578 0036 102B     		cmp	r3, #16
 25579 0038 07D1     		bne	.L40
 525:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 526:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 25580              		.loc 1 526 0
 25581 003a 0A4A     		ldr	r2, .L41
 25582 003c 094B     		ldr	r3, .L41
 25583 003e 1968     		ldr	r1, [r3, #0]
 25584 0040 0A4B     		ldr	r3, .L41+8
 25585 0042 01EA0303 		and	r3, r1, r3
 25586 0046 1360     		str	r3, [r2, #0]
 25587 0048 06E0     		b	.L36
 25588              	.L40:
 527:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 528:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 529:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 530:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 25589              		.loc 1 530 0
 25590 004a 074A     		ldr	r2, .L41+4
 25591 004c 064B     		ldr	r3, .L41+4
 25592 004e 1968     		ldr	r1, [r3, #0]
 25593 0050 064B     		ldr	r3, .L41+8
 25594 0052 01EA0303 		and	r3, r1, r3
 25595 0056 1360     		str	r3, [r2, #0]
 25596              	.L36:
 531:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 532:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 533:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25597              		.loc 1 533 0
 25598 0058 07F10C07 		add	r7, r7, #12
 25599 005c BD46     		mov	sp, r7
 25600 005e 80BC     		pop	{r7}
 25601 0060 7047     		bx	lr
 25602              	.L42:
 25603 0062 00BF     		.align	2
 25604              	.L41:
 25605 0064 600000A0 		.word	-1610612640
 25606 0068 800000A0 		.word	-1610612608
 25607 006c BFFF0F00 		.word	1048511
 25608              		.cfi_endproc
 25609              	.LFE118:
 25611              		.section	.text.FSMC_GetECC,"ax",%progbits
 25612              		.align	2
 25613              		.global	FSMC_GetECC
 25614              		.thumb
 25615              		.thumb_func
 25617              	FSMC_GetECC:
 25618              	.LFB119:
 534:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 535:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 536:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Returns the error correction code register value.
 537:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 538:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 539:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 540:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 541:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 542:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 543:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 544:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25619              		.loc 1 544 0
 25620              		.cfi_startproc
 25621              		@ args = 0, pretend = 0, frame = 16
 25622              		@ frame_needed = 1, uses_anonymous_args = 0
 25623              		@ link register save eliminated.
 25624 0000 80B4     		push	{r7}
 25625              	.LCFI27:
 25626              		.cfi_def_cfa_offset 4
 25627 0002 85B0     		sub	sp, sp, #20
 25628              	.LCFI28:
 25629              		.cfi_def_cfa_offset 24
 25630 0004 00AF     		add	r7, sp, #0
 25631              		.cfi_offset 7, -4
 25632              	.LCFI29:
 25633              		.cfi_def_cfa_register 7
 25634 0006 7860     		str	r0, [r7, #4]
 545:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t eccval = 0x00000000;
 25635              		.loc 1 545 0
 25636 0008 4FF00003 		mov	r3, #0
 25637 000c FB60     		str	r3, [r7, #12]
 546:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 547:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 25638              		.loc 1 547 0
 25639 000e 7B68     		ldr	r3, [r7, #4]
 25640 0010 102B     		cmp	r3, #16
 25641 0012 03D1     		bne	.L44
 548:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 549:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR2 register value */
 550:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 25642              		.loc 1 550 0
 25643 0014 064B     		ldr	r3, .L46
 25644 0016 5B69     		ldr	r3, [r3, #20]
 25645 0018 FB60     		str	r3, [r7, #12]
 25646 001a 02E0     		b	.L45
 25647              	.L44:
 551:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 552:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 553:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 554:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR3 register value */
 555:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 25648              		.loc 1 555 0
 25649 001c 054B     		ldr	r3, .L46+4
 25650 001e 5B69     		ldr	r3, [r3, #20]
 25651 0020 FB60     		str	r3, [r7, #12]
 25652              	.L45:
 556:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 557:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the error correction code value */
 558:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return(eccval);
 25653              		.loc 1 558 0
 25654 0022 FB68     		ldr	r3, [r7, #12]
 559:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25655              		.loc 1 559 0
 25656 0024 1846     		mov	r0, r3
 25657 0026 07F11407 		add	r7, r7, #20
 25658 002a BD46     		mov	sp, r7
 25659 002c 80BC     		pop	{r7}
 25660 002e 7047     		bx	lr
 25661              	.L47:
 25662              		.align	2
 25663              	.L46:
 25664 0030 600000A0 		.word	-1610612640
 25665 0034 800000A0 		.word	-1610612608
 25666              		.cfi_endproc
 25667              	.LFE119:
 25669              		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 25670              		.align	2
 25671              		.global	FSMC_PCCARDDeInit
 25672              		.thumb
 25673              		.thumb_func
 25675              	FSMC_PCCARDDeInit:
 25676              	.LFB120:
 560:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 561:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 562:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 563:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 564:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group3 PCCARD Controller functions
 565:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   PCCARD Controller functions 
 566:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 567:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 568:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 569:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     PCCARD Controller functions
 570:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 571:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 572:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 573:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  16-bit PC Card compatible memory connected to the PCCARD Bank:
 574:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 575:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 576:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 577:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 578:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 579:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 580:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 581:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 582:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 583:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 584:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 585:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_PCCARDInitTypeDef structure, for example:
 586:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
 587:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_PCCARDInitStructure variable with the allowed values of
 588:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 589:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 590:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the PCCARD Controller by calling the function
 591:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
 592:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 593:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the PCCARD Bank:
 594:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDCmd(ENABLE);  
 595:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 596:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 597:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 598:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 599:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 600:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 601:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 602:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 603:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 604:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  None                       
 605:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 606:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 607:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDDeInit(void)
 608:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25677              		.loc 1 608 0
 25678              		.cfi_startproc
 25679              		@ args = 0, pretend = 0, frame = 0
 25680              		@ frame_needed = 1, uses_anonymous_args = 0
 25681              		@ link register save eliminated.
 25682 0000 80B4     		push	{r7}
 25683              	.LCFI30:
 25684              		.cfi_def_cfa_offset 4
 25685 0002 00AF     		add	r7, sp, #0
 25686              		.cfi_offset 7, -4
 25687              	.LCFI31:
 25688              		.cfi_def_cfa_register 7
 609:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 610:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 25689              		.loc 1 610 0
 25690 0004 0B4B     		ldr	r3, .L49
 25691 0006 4FF01802 		mov	r2, #24
 25692 000a 1A60     		str	r2, [r3, #0]
 611:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 25693              		.loc 1 611 0
 25694 000c 094B     		ldr	r3, .L49
 25695 000e 4FF00002 		mov	r2, #0
 25696 0012 5A60     		str	r2, [r3, #4]
 612:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 25697              		.loc 1 612 0
 25698 0014 074B     		ldr	r3, .L49
 25699 0016 4FF0FC32 		mov	r2, #-50529028
 25700 001a 9A60     		str	r2, [r3, #8]
 613:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 25701              		.loc 1 613 0
 25702 001c 054B     		ldr	r3, .L49
 25703 001e 4FF0FC32 		mov	r2, #-50529028
 25704 0022 DA60     		str	r2, [r3, #12]
 614:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 25705              		.loc 1 614 0
 25706 0024 034B     		ldr	r3, .L49
 25707 0026 4FF0FC32 		mov	r2, #-50529028
 25708 002a 1A61     		str	r2, [r3, #16]
 615:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25709              		.loc 1 615 0
 25710 002c BD46     		mov	sp, r7
 25711 002e 80BC     		pop	{r7}
 25712 0030 7047     		bx	lr
 25713              	.L50:
 25714 0032 00BF     		.align	2
 25715              	.L49:
 25716 0034 A00000A0 		.word	-1610612576
 25717              		.cfi_endproc
 25718              	.LFE120:
 25720              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 25721              		.align	2
 25722              		.global	FSMC_PCCARDInit
 25723              		.thumb
 25724              		.thumb_func
 25726              	FSMC_PCCARDInit:
 25727              	.LFB121:
 616:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 617:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 618:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
 619:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_PCCARDInitStruct.
 620:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
 621:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC PCCARD Bank.                  
 622:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 623:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 624:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 625:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25728              		.loc 1 625 0
 25729              		.cfi_startproc
 25730              		@ args = 0, pretend = 0, frame = 8
 25731              		@ frame_needed = 1, uses_anonymous_args = 0
 25732              		@ link register save eliminated.
 25733 0000 80B4     		push	{r7}
 25734              	.LCFI32:
 25735              		.cfi_def_cfa_offset 4
 25736 0002 83B0     		sub	sp, sp, #12
 25737              	.LCFI33:
 25738              		.cfi_def_cfa_offset 16
 25739 0004 00AF     		add	r7, sp, #0
 25740              		.cfi_offset 7, -4
 25741              	.LCFI34:
 25742              		.cfi_def_cfa_register 7
 25743 0006 7860     		str	r0, [r7, #4]
 626:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 627:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 628:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 629:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 630:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 631:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 632:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 633:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 634:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 635:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 636:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 637:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 638:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 639:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 640:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 641:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 642:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 643:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 644:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 645:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 646:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 25744              		.loc 1 646 0
 25745 0008 2E4B     		ldr	r3, .L52
 25746 000a 7A68     		ldr	r2, [r7, #4]
 25747 000c 1168     		ldr	r1, [r2, #0]
 647:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 648:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 25748              		.loc 1 648 0
 25749 000e 7A68     		ldr	r2, [r7, #4]
 25750 0010 5268     		ldr	r2, [r2, #4]
 25751 0012 4FEA4222 		lsl	r2, r2, #9
 647:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 25752              		.loc 1 647 0
 25753 0016 1143     		orrs	r1, r1, r2
 649:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 25754              		.loc 1 649 0
 25755 0018 7A68     		ldr	r2, [r7, #4]
 25756 001a 9268     		ldr	r2, [r2, #8]
 25757 001c 4FEA4232 		lsl	r2, r2, #13
 648:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 25758              		.loc 1 648 0
 25759 0020 41EA0202 		orr	r2, r1, r2
 25760 0024 42F01002 		orr	r2, r2, #16
 646:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 25761              		.loc 1 646 0
 25762 0028 1A60     		str	r2, [r3, #0]
 650:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 651:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 25763              		.loc 1 652 0
 25764 002a 264B     		ldr	r3, .L52
 25765 002c 7A68     		ldr	r2, [r7, #4]
 25766 002e D268     		ldr	r2, [r2, #12]
 25767 0030 1168     		ldr	r1, [r2, #0]
 653:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 25768              		.loc 1 653 0
 25769 0032 7A68     		ldr	r2, [r7, #4]
 25770 0034 D268     		ldr	r2, [r2, #12]
 25771 0036 5268     		ldr	r2, [r2, #4]
 25772 0038 4FEA0222 		lsl	r2, r2, #8
 652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 25773              		.loc 1 652 0
 25774 003c 1143     		orrs	r1, r1, r2
 654:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 25775              		.loc 1 654 0
 25776 003e 7A68     		ldr	r2, [r7, #4]
 25777 0040 D268     		ldr	r2, [r2, #12]
 25778 0042 9268     		ldr	r2, [r2, #8]
 25779 0044 4FEA0242 		lsl	r2, r2, #16
 653:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 25780              		.loc 1 653 0
 25781 0048 1143     		orrs	r1, r1, r2
 655:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 25782              		.loc 1 655 0
 25783 004a 7A68     		ldr	r2, [r7, #4]
 25784 004c D268     		ldr	r2, [r2, #12]
 25785 004e D268     		ldr	r2, [r2, #12]
 25786 0050 4FEA0262 		lsl	r2, r2, #24
 654:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 25787              		.loc 1 654 0
 25788 0054 41EA0202 		orr	r2, r1, r2
 652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 25789              		.loc 1 652 0
 25790 0058 9A60     		str	r2, [r3, #8]
 656:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 657:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 25791              		.loc 1 658 0
 25792 005a 1A4B     		ldr	r3, .L52
 25793 005c 7A68     		ldr	r2, [r7, #4]
 25794 005e 1269     		ldr	r2, [r2, #16]
 25795 0060 1168     		ldr	r1, [r2, #0]
 659:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 25796              		.loc 1 659 0
 25797 0062 7A68     		ldr	r2, [r7, #4]
 25798 0064 1269     		ldr	r2, [r2, #16]
 25799 0066 5268     		ldr	r2, [r2, #4]
 25800 0068 4FEA0222 		lsl	r2, r2, #8
 658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 25801              		.loc 1 658 0
 25802 006c 1143     		orrs	r1, r1, r2
 660:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 25803              		.loc 1 660 0
 25804 006e 7A68     		ldr	r2, [r7, #4]
 25805 0070 1269     		ldr	r2, [r2, #16]
 25806 0072 9268     		ldr	r2, [r2, #8]
 25807 0074 4FEA0242 		lsl	r2, r2, #16
 659:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 25808              		.loc 1 659 0
 25809 0078 1143     		orrs	r1, r1, r2
 661:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 25810              		.loc 1 661 0
 25811 007a 7A68     		ldr	r2, [r7, #4]
 25812 007c 1269     		ldr	r2, [r2, #16]
 25813 007e D268     		ldr	r2, [r2, #12]
 25814 0080 4FEA0262 		lsl	r2, r2, #24
 660:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 25815              		.loc 1 660 0
 25816 0084 41EA0202 		orr	r2, r1, r2
 658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 25817              		.loc 1 658 0
 25818 0088 DA60     		str	r2, [r3, #12]
 662:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 663:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 25819              		.loc 1 664 0
 25820 008a 0E4B     		ldr	r3, .L52
 25821 008c 7A68     		ldr	r2, [r7, #4]
 25822 008e 5269     		ldr	r2, [r2, #20]
 25823 0090 1168     		ldr	r1, [r2, #0]
 665:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25824              		.loc 1 665 0
 25825 0092 7A68     		ldr	r2, [r7, #4]
 25826 0094 5269     		ldr	r2, [r2, #20]
 25827 0096 5268     		ldr	r2, [r2, #4]
 25828 0098 4FEA0222 		lsl	r2, r2, #8
 664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 25829              		.loc 1 664 0
 25830 009c 1143     		orrs	r1, r1, r2
 666:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 25831              		.loc 1 666 0
 25832 009e 7A68     		ldr	r2, [r7, #4]
 25833 00a0 5269     		ldr	r2, [r2, #20]
 25834 00a2 9268     		ldr	r2, [r2, #8]
 25835 00a4 4FEA0242 		lsl	r2, r2, #16
 665:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 25836              		.loc 1 665 0
 25837 00a8 1143     		orrs	r1, r1, r2
 667:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 25838              		.loc 1 667 0
 25839 00aa 7A68     		ldr	r2, [r7, #4]
 25840 00ac 5269     		ldr	r2, [r2, #20]
 25841 00ae D268     		ldr	r2, [r2, #12]
 25842 00b0 4FEA0262 		lsl	r2, r2, #24
 666:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 25843              		.loc 1 666 0
 25844 00b4 41EA0202 		orr	r2, r1, r2
 664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 25845              		.loc 1 664 0
 25846 00b8 1A61     		str	r2, [r3, #16]
 668:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25847              		.loc 1 668 0
 25848 00ba 07F10C07 		add	r7, r7, #12
 25849 00be BD46     		mov	sp, r7
 25850 00c0 80BC     		pop	{r7}
 25851 00c2 7047     		bx	lr
 25852              	.L53:
 25853              		.align	2
 25854              	.L52:
 25855 00c4 A00000A0 		.word	-1610612576
 25856              		.cfi_endproc
 25857              	.LFE121:
 25859              		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 25860              		.align	2
 25861              		.global	FSMC_PCCARDStructInit
 25862              		.thumb
 25863              		.thumb_func
 25865              	FSMC_PCCARDStructInit:
 25866              	.LFB122:
 669:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 670:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 671:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 672:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
 673:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 674:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 675:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 676:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 677:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25867              		.loc 1 677 0
 25868              		.cfi_startproc
 25869              		@ args = 0, pretend = 0, frame = 8
 25870              		@ frame_needed = 1, uses_anonymous_args = 0
 25871              		@ link register save eliminated.
 25872 0000 80B4     		push	{r7}
 25873              	.LCFI35:
 25874              		.cfi_def_cfa_offset 4
 25875 0002 83B0     		sub	sp, sp, #12
 25876              	.LCFI36:
 25877              		.cfi_def_cfa_offset 16
 25878 0004 00AF     		add	r7, sp, #0
 25879              		.cfi_offset 7, -4
 25880              	.LCFI37:
 25881              		.cfi_def_cfa_register 7
 25882 0006 7860     		str	r0, [r7, #4]
 678:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 679:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 25883              		.loc 1 679 0
 25884 0008 7B68     		ldr	r3, [r7, #4]
 25885 000a 4FF00002 		mov	r2, #0
 25886 000e 1A60     		str	r2, [r3, #0]
 680:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 25887              		.loc 1 680 0
 25888 0010 7B68     		ldr	r3, [r7, #4]
 25889 0012 4FF00002 		mov	r2, #0
 25890 0016 5A60     		str	r2, [r3, #4]
 681:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 25891              		.loc 1 681 0
 25892 0018 7B68     		ldr	r3, [r7, #4]
 25893 001a 4FF00002 		mov	r2, #0
 25894 001e 9A60     		str	r2, [r3, #8]
 682:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 25895              		.loc 1 682 0
 25896 0020 7B68     		ldr	r3, [r7, #4]
 25897 0022 DB68     		ldr	r3, [r3, #12]
 25898 0024 4FF0FC02 		mov	r2, #252
 25899 0028 1A60     		str	r2, [r3, #0]
 683:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 25900              		.loc 1 683 0
 25901 002a 7B68     		ldr	r3, [r7, #4]
 25902 002c DB68     		ldr	r3, [r3, #12]
 25903 002e 4FF0FC02 		mov	r2, #252
 25904 0032 5A60     		str	r2, [r3, #4]
 684:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 25905              		.loc 1 684 0
 25906 0034 7B68     		ldr	r3, [r7, #4]
 25907 0036 DB68     		ldr	r3, [r3, #12]
 25908 0038 4FF0FC02 		mov	r2, #252
 25909 003c 9A60     		str	r2, [r3, #8]
 685:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 25910              		.loc 1 685 0
 25911 003e 7B68     		ldr	r3, [r7, #4]
 25912 0040 DB68     		ldr	r3, [r3, #12]
 25913 0042 4FF0FC02 		mov	r2, #252
 25914 0046 DA60     		str	r2, [r3, #12]
 686:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 25915              		.loc 1 686 0
 25916 0048 7B68     		ldr	r3, [r7, #4]
 25917 004a 1B69     		ldr	r3, [r3, #16]
 25918 004c 4FF0FC02 		mov	r2, #252
 25919 0050 1A60     		str	r2, [r3, #0]
 687:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 25920              		.loc 1 687 0
 25921 0052 7B68     		ldr	r3, [r7, #4]
 25922 0054 1B69     		ldr	r3, [r3, #16]
 25923 0056 4FF0FC02 		mov	r2, #252
 25924 005a 5A60     		str	r2, [r3, #4]
 688:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 25925              		.loc 1 688 0
 25926 005c 7B68     		ldr	r3, [r7, #4]
 25927 005e 1B69     		ldr	r3, [r3, #16]
 25928 0060 4FF0FC02 		mov	r2, #252
 25929 0064 9A60     		str	r2, [r3, #8]
 689:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 25930              		.loc 1 689 0
 25931 0066 7B68     		ldr	r3, [r7, #4]
 25932 0068 1B69     		ldr	r3, [r3, #16]
 25933 006a 4FF0FC02 		mov	r2, #252
 25934 006e DA60     		str	r2, [r3, #12]
 690:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 25935              		.loc 1 690 0
 25936 0070 7B68     		ldr	r3, [r7, #4]
 25937 0072 5B69     		ldr	r3, [r3, #20]
 25938 0074 4FF0FC02 		mov	r2, #252
 25939 0078 1A60     		str	r2, [r3, #0]
 691:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 25940              		.loc 1 691 0
 25941 007a 7B68     		ldr	r3, [r7, #4]
 25942 007c 5B69     		ldr	r3, [r3, #20]
 25943 007e 4FF0FC02 		mov	r2, #252
 25944 0082 5A60     		str	r2, [r3, #4]
 692:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 25945              		.loc 1 692 0
 25946 0084 7B68     		ldr	r3, [r7, #4]
 25947 0086 5B69     		ldr	r3, [r3, #20]
 25948 0088 4FF0FC02 		mov	r2, #252
 25949 008c 9A60     		str	r2, [r3, #8]
 693:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 25950              		.loc 1 693 0
 25951 008e 7B68     		ldr	r3, [r7, #4]
 25952 0090 5B69     		ldr	r3, [r3, #20]
 25953 0092 4FF0FC02 		mov	r2, #252
 25954 0096 DA60     		str	r2, [r3, #12]
 694:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 25955              		.loc 1 694 0
 25956 0098 07F10C07 		add	r7, r7, #12
 25957 009c BD46     		mov	sp, r7
 25958 009e 80BC     		pop	{r7}
 25959 00a0 7047     		bx	lr
 25960              		.cfi_endproc
 25961              	.LFE122:
 25963 00a2 00BF     		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 25964              		.align	2
 25965              		.global	FSMC_PCCARDCmd
 25966              		.thumb
 25967              		.thumb_func
 25969              	FSMC_PCCARDCmd:
 25970              	.LFB123:
 695:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 696:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 697:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 698:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 699:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 700:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 701:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 702:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 703:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 25971              		.loc 1 703 0
 25972              		.cfi_startproc
 25973              		@ args = 0, pretend = 0, frame = 8
 25974              		@ frame_needed = 1, uses_anonymous_args = 0
 25975              		@ link register save eliminated.
 25976 0000 80B4     		push	{r7}
 25977              	.LCFI38:
 25978              		.cfi_def_cfa_offset 4
 25979 0002 83B0     		sub	sp, sp, #12
 25980              	.LCFI39:
 25981              		.cfi_def_cfa_offset 16
 25982 0004 00AF     		add	r7, sp, #0
 25983              		.cfi_offset 7, -4
 25984              	.LCFI40:
 25985              		.cfi_def_cfa_register 7
 25986 0006 0346     		mov	r3, r0
 25987 0008 FB71     		strb	r3, [r7, #7]
 704:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 706:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 25988              		.loc 1 706 0
 25989 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 25990 000c 002B     		cmp	r3, #0
 25991 000e 06D0     		beq	.L56
 707:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 708:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 709:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 25992              		.loc 1 709 0
 25993 0010 094B     		ldr	r3, .L58
 25994 0012 094A     		ldr	r2, .L58
 25995 0014 1268     		ldr	r2, [r2, #0]
 25996 0016 42F00402 		orr	r2, r2, #4
 25997 001a 1A60     		str	r2, [r3, #0]
 25998 001c 06E0     		b	.L55
 25999              	.L56:
 710:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 711:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 712:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 713:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 714:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 26000              		.loc 1 714 0
 26001 001e 064A     		ldr	r2, .L58
 26002 0020 054B     		ldr	r3, .L58
 26003 0022 1968     		ldr	r1, [r3, #0]
 26004 0024 054B     		ldr	r3, .L58+4
 26005 0026 01EA0303 		and	r3, r1, r3
 26006 002a 1360     		str	r3, [r2, #0]
 26007              	.L55:
 715:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 716:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26008              		.loc 1 716 0
 26009 002c 07F10C07 		add	r7, r7, #12
 26010 0030 BD46     		mov	sp, r7
 26011 0032 80BC     		pop	{r7}
 26012 0034 7047     		bx	lr
 26013              	.L59:
 26014 0036 00BF     		.align	2
 26015              	.L58:
 26016 0038 A00000A0 		.word	-1610612576
 26017 003c FBFF0F00 		.word	1048571
 26018              		.cfi_endproc
 26019              	.LFE123:
 26021              		.section	.text.FSMC_ITConfig,"ax",%progbits
 26022              		.align	2
 26023              		.global	FSMC_ITConfig
 26024              		.thumb
 26025              		.thumb_func
 26027              	FSMC_ITConfig:
 26028              	.LFB124:
 717:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 718:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 719:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 720:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 721:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group4  Interrupts and flags management functions
 722:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief    Interrupts and flags management functions
 723:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 724:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 725:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 726:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      Interrupts and flags management functions
 727:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 728:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 729:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 730:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 731:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 732:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 733:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 734:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 735:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 736:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 737:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 738:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 739:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 740:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 741:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 742:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 743:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 744:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 745:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 746:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 747:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 748:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 749:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 750:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 26029              		.loc 1 750 0
 26030              		.cfi_startproc
 26031              		@ args = 0, pretend = 0, frame = 16
 26032              		@ frame_needed = 1, uses_anonymous_args = 0
 26033              		@ link register save eliminated.
 26034 0000 80B4     		push	{r7}
 26035              	.LCFI41:
 26036              		.cfi_def_cfa_offset 4
 26037 0002 85B0     		sub	sp, sp, #20
 26038              	.LCFI42:
 26039              		.cfi_def_cfa_offset 24
 26040 0004 00AF     		add	r7, sp, #0
 26041              		.cfi_offset 7, -4
 26042              	.LCFI43:
 26043              		.cfi_def_cfa_register 7
 26044 0006 F860     		str	r0, [r7, #12]
 26045 0008 B960     		str	r1, [r7, #8]
 26046 000a 1346     		mov	r3, r2
 26047 000c FB71     		strb	r3, [r7, #7]
 751:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 752:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 753:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 754:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 755:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 26048              		.loc 1 755 0
 26049 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 26050 0010 002B     		cmp	r3, #0
 26051 0012 1ED0     		beq	.L61
 756:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 757:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 758:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 26052              		.loc 1 758 0
 26053 0014 FB68     		ldr	r3, [r7, #12]
 26054 0016 102B     		cmp	r3, #16
 26055 0018 07D1     		bne	.L62
 759:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 760:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 26056              		.loc 1 760 0
 26057 001a 224B     		ldr	r3, .L67
 26058 001c 214A     		ldr	r2, .L67
 26059 001e 5168     		ldr	r1, [r2, #4]
 26060 0020 BA68     		ldr	r2, [r7, #8]
 26061 0022 41EA0202 		orr	r2, r1, r2
 26062 0026 5A60     		str	r2, [r3, #4]
 26063 0028 37E0     		b	.L60
 26064              	.L62:
 761:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 762:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 763:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 26065              		.loc 1 763 0
 26066 002a FB68     		ldr	r3, [r7, #12]
 26067 002c B3F5807F 		cmp	r3, #256
 26068 0030 07D1     		bne	.L64
 764:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 765:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 26069              		.loc 1 765 0
 26070 0032 1D4B     		ldr	r3, .L67+4
 26071 0034 1C4A     		ldr	r2, .L67+4
 26072 0036 5168     		ldr	r1, [r2, #4]
 26073 0038 BA68     		ldr	r2, [r7, #8]
 26074 003a 41EA0202 		orr	r2, r1, r2
 26075 003e 5A60     		str	r2, [r3, #4]
 26076 0040 2BE0     		b	.L60
 26077              	.L64:
 766:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 767:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 768:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 769:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 770:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 26078              		.loc 1 770 0
 26079 0042 1A4B     		ldr	r3, .L67+8
 26080 0044 194A     		ldr	r2, .L67+8
 26081 0046 5168     		ldr	r1, [r2, #4]
 26082 0048 BA68     		ldr	r2, [r7, #8]
 26083 004a 41EA0202 		orr	r2, r1, r2
 26084 004e 5A60     		str	r2, [r3, #4]
 26085 0050 23E0     		b	.L60
 26086              	.L61:
 771:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 772:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 773:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 774:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 775:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 776:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 26087              		.loc 1 776 0
 26088 0052 FB68     		ldr	r3, [r7, #12]
 26089 0054 102B     		cmp	r3, #16
 26090 0056 09D1     		bne	.L65
 777:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 778:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 779:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 26091              		.loc 1 779 0
 26092 0058 124B     		ldr	r3, .L67
 26093 005a 124A     		ldr	r2, .L67
 26094 005c 5168     		ldr	r1, [r2, #4]
 26095 005e BA68     		ldr	r2, [r7, #8]
 26096 0060 6FEA0202 		mvn	r2, r2
 26097 0064 01EA0202 		and	r2, r1, r2
 26098 0068 5A60     		str	r2, [r3, #4]
 26099 006a 16E0     		b	.L60
 26100              	.L65:
 780:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 781:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 782:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 26101              		.loc 1 782 0
 26102 006c FB68     		ldr	r3, [r7, #12]
 26103 006e B3F5807F 		cmp	r3, #256
 26104 0072 09D1     		bne	.L66
 783:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 784:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 26105              		.loc 1 784 0
 26106 0074 0C4B     		ldr	r3, .L67+4
 26107 0076 0C4A     		ldr	r2, .L67+4
 26108 0078 5168     		ldr	r1, [r2, #4]
 26109 007a BA68     		ldr	r2, [r7, #8]
 26110 007c 6FEA0202 		mvn	r2, r2
 26111 0080 01EA0202 		and	r2, r1, r2
 26112 0084 5A60     		str	r2, [r3, #4]
 26113 0086 08E0     		b	.L60
 26114              	.L66:
 785:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 786:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 787:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 788:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 789:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 26115              		.loc 1 789 0
 26116 0088 084B     		ldr	r3, .L67+8
 26117 008a 084A     		ldr	r2, .L67+8
 26118 008c 5168     		ldr	r1, [r2, #4]
 26119 008e BA68     		ldr	r2, [r7, #8]
 26120 0090 6FEA0202 		mvn	r2, r2
 26121 0094 01EA0202 		and	r2, r1, r2
 26122 0098 5A60     		str	r2, [r3, #4]
 26123              	.L60:
 790:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 791:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 792:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26124              		.loc 1 792 0
 26125 009a 07F11407 		add	r7, r7, #20
 26126 009e BD46     		mov	sp, r7
 26127 00a0 80BC     		pop	{r7}
 26128 00a2 7047     		bx	lr
 26129              	.L68:
 26130              		.align	2
 26131              	.L67:
 26132 00a4 600000A0 		.word	-1610612640
 26133 00a8 800000A0 		.word	-1610612608
 26134 00ac A00000A0 		.word	-1610612576
 26135              		.cfi_endproc
 26136              	.LFE124:
 26138              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 26139              		.align	2
 26140              		.global	FSMC_GetFlagStatus
 26141              		.thumb
 26142              		.thumb_func
 26144              	FSMC_GetFlagStatus:
 26145              	.LFB125:
 793:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 794:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 795:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 796:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 797:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 798:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 799:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 800:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 801:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 802:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 803:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 804:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 805:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 806:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 807:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 808:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 809:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 810:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 26146              		.loc 1 810 0
 26147              		.cfi_startproc
 26148              		@ args = 0, pretend = 0, frame = 16
 26149              		@ frame_needed = 1, uses_anonymous_args = 0
 26150              		@ link register save eliminated.
 26151 0000 80B4     		push	{r7}
 26152              	.LCFI44:
 26153              		.cfi_def_cfa_offset 4
 26154 0002 85B0     		sub	sp, sp, #20
 26155              	.LCFI45:
 26156              		.cfi_def_cfa_offset 24
 26157 0004 00AF     		add	r7, sp, #0
 26158              		.cfi_offset 7, -4
 26159              	.LCFI46:
 26160              		.cfi_def_cfa_register 7
 26161 0006 7860     		str	r0, [r7, #4]
 26162 0008 3960     		str	r1, [r7, #0]
 811:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FlagStatus bitstatus = RESET;
 26163              		.loc 1 811 0
 26164 000a 4FF00003 		mov	r3, #0
 26165 000e FB73     		strb	r3, [r7, #15]
 812:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 26166              		.loc 1 812 0
 26167 0010 4FF00003 		mov	r3, #0
 26168 0014 BB60     		str	r3, [r7, #8]
 813:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 814:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 815:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 816:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 817:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 818:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 26169              		.loc 1 818 0
 26170 0016 7B68     		ldr	r3, [r7, #4]
 26171 0018 102B     		cmp	r3, #16
 26172 001a 03D1     		bne	.L70
 819:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 820:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 26173              		.loc 1 820 0
 26174 001c 114B     		ldr	r3, .L75
 26175 001e 5B68     		ldr	r3, [r3, #4]
 26176 0020 BB60     		str	r3, [r7, #8]
 26177 0022 0AE0     		b	.L71
 26178              	.L70:
 821:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 822:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 26179              		.loc 1 822 0
 26180 0024 7B68     		ldr	r3, [r7, #4]
 26181 0026 B3F5807F 		cmp	r3, #256
 26182 002a 03D1     		bne	.L72
 823:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 824:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 26183              		.loc 1 824 0
 26184 002c 0E4B     		ldr	r3, .L75+4
 26185 002e 5B68     		ldr	r3, [r3, #4]
 26186 0030 BB60     		str	r3, [r7, #8]
 26187 0032 02E0     		b	.L71
 26188              	.L72:
 825:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 826:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 827:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 828:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 829:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 26189              		.loc 1 829 0
 26190 0034 0D4B     		ldr	r3, .L75+8
 26191 0036 5B68     		ldr	r3, [r3, #4]
 26192 0038 BB60     		str	r3, [r7, #8]
 26193              	.L71:
 830:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 831:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 832:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Get the flag status */
 833:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 26194              		.loc 1 833 0
 26195 003a BA68     		ldr	r2, [r7, #8]
 26196 003c 3B68     		ldr	r3, [r7, #0]
 26197 003e 02EA0303 		and	r3, r2, r3
 26198 0042 002B     		cmp	r3, #0
 26199 0044 03D0     		beq	.L73
 834:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 835:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 26200              		.loc 1 835 0
 26201 0046 4FF00103 		mov	r3, #1
 26202 004a FB73     		strb	r3, [r7, #15]
 26203 004c 02E0     		b	.L74
 26204              	.L73:
 836:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 837:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 838:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 839:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 26205              		.loc 1 839 0
 26206 004e 4FF00003 		mov	r3, #0
 26207 0052 FB73     		strb	r3, [r7, #15]
 26208              	.L74:
 840:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 841:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the flag status */
 842:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus;
 26209              		.loc 1 842 0
 26210 0054 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 843:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26211              		.loc 1 843 0
 26212 0056 1846     		mov	r0, r3
 26213 0058 07F11407 		add	r7, r7, #20
 26214 005c BD46     		mov	sp, r7
 26215 005e 80BC     		pop	{r7}
 26216 0060 7047     		bx	lr
 26217              	.L76:
 26218 0062 00BF     		.align	2
 26219              	.L75:
 26220 0064 600000A0 		.word	-1610612640
 26221 0068 800000A0 		.word	-1610612608
 26222 006c A00000A0 		.word	-1610612576
 26223              		.cfi_endproc
 26224              	.LFE125:
 26226              		.section	.text.FSMC_ClearFlag,"ax",%progbits
 26227              		.align	2
 26228              		.global	FSMC_ClearFlag
 26229              		.thumb
 26230              		.thumb_func
 26232              	FSMC_ClearFlag:
 26233              	.LFB126:
 844:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 845:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 846:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 847:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 848:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 849:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 850:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 851:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 852:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 853:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 854:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 855:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 856:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 857:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 858:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 859:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 860:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 26234              		.loc 1 860 0
 26235              		.cfi_startproc
 26236              		@ args = 0, pretend = 0, frame = 8
 26237              		@ frame_needed = 1, uses_anonymous_args = 0
 26238              		@ link register save eliminated.
 26239 0000 80B4     		push	{r7}
 26240              	.LCFI47:
 26241              		.cfi_def_cfa_offset 4
 26242 0002 83B0     		sub	sp, sp, #12
 26243              	.LCFI48:
 26244              		.cfi_def_cfa_offset 16
 26245 0004 00AF     		add	r7, sp, #0
 26246              		.cfi_offset 7, -4
 26247              	.LCFI49:
 26248              		.cfi_def_cfa_register 7
 26249 0006 7860     		str	r0, [r7, #4]
 26250 0008 3960     		str	r1, [r7, #0]
 861:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  /* Check the parameters */
 862:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 863:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 864:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 865:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 26251              		.loc 1 865 0
 26252 000a 7B68     		ldr	r3, [r7, #4]
 26253 000c 102B     		cmp	r3, #16
 26254 000e 09D1     		bne	.L78
 866:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 867:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 26255              		.loc 1 867 0
 26256 0010 124B     		ldr	r3, .L81
 26257 0012 124A     		ldr	r2, .L81
 26258 0014 5168     		ldr	r1, [r2, #4]
 26259 0016 3A68     		ldr	r2, [r7, #0]
 26260 0018 6FEA0202 		mvn	r2, r2
 26261 001c 01EA0202 		and	r2, r1, r2
 26262 0020 5A60     		str	r2, [r3, #4]
 26263 0022 16E0     		b	.L77
 26264              	.L78:
 868:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 869:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 26265              		.loc 1 869 0
 26266 0024 7B68     		ldr	r3, [r7, #4]
 26267 0026 B3F5807F 		cmp	r3, #256
 26268 002a 09D1     		bne	.L80
 870:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 871:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 26269              		.loc 1 871 0
 26270 002c 0C4B     		ldr	r3, .L81+4
 26271 002e 0C4A     		ldr	r2, .L81+4
 26272 0030 5168     		ldr	r1, [r2, #4]
 26273 0032 3A68     		ldr	r2, [r7, #0]
 26274 0034 6FEA0202 		mvn	r2, r2
 26275 0038 01EA0202 		and	r2, r1, r2
 26276 003c 5A60     		str	r2, [r3, #4]
 26277 003e 08E0     		b	.L77
 26278              	.L80:
 872:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 873:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 874:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 875:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 876:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 26279              		.loc 1 876 0
 26280 0040 084B     		ldr	r3, .L81+8
 26281 0042 084A     		ldr	r2, .L81+8
 26282 0044 5168     		ldr	r1, [r2, #4]
 26283 0046 3A68     		ldr	r2, [r7, #0]
 26284 0048 6FEA0202 		mvn	r2, r2
 26285 004c 01EA0202 		and	r2, r1, r2
 26286 0050 5A60     		str	r2, [r3, #4]
 26287              	.L77:
 877:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 878:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26288              		.loc 1 878 0
 26289 0052 07F10C07 		add	r7, r7, #12
 26290 0056 BD46     		mov	sp, r7
 26291 0058 80BC     		pop	{r7}
 26292 005a 7047     		bx	lr
 26293              	.L82:
 26294              		.align	2
 26295              	.L81:
 26296 005c 600000A0 		.word	-1610612640
 26297 0060 800000A0 		.word	-1610612608
 26298 0064 A00000A0 		.word	-1610612576
 26299              		.cfi_endproc
 26300              	.LFE126:
 26302              		.section	.text.FSMC_GetITStatus,"ax",%progbits
 26303              		.align	2
 26304              		.global	FSMC_GetITStatus
 26305              		.thumb
 26306              		.thumb_func
 26308              	FSMC_GetITStatus:
 26309              	.LFB127:
 879:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 880:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 881:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 882:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 883:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 884:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 885:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 886:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 887:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 888:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 889:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 890:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 891:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 892:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 893:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 894:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 895:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 26310              		.loc 1 895 0
 26311              		.cfi_startproc
 26312              		@ args = 0, pretend = 0, frame = 24
 26313              		@ frame_needed = 1, uses_anonymous_args = 0
 26314              		@ link register save eliminated.
 26315 0000 80B4     		push	{r7}
 26316              	.LCFI50:
 26317              		.cfi_def_cfa_offset 4
 26318 0002 87B0     		sub	sp, sp, #28
 26319              	.LCFI51:
 26320              		.cfi_def_cfa_offset 32
 26321 0004 00AF     		add	r7, sp, #0
 26322              		.cfi_offset 7, -4
 26323              	.LCFI52:
 26324              		.cfi_def_cfa_register 7
 26325 0006 7860     		str	r0, [r7, #4]
 26326 0008 3960     		str	r1, [r7, #0]
 896:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ITStatus bitstatus = RESET;
 26327              		.loc 1 896 0
 26328 000a 4FF00003 		mov	r3, #0
 26329 000e FB75     		strb	r3, [r7, #23]
 897:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 26330              		.loc 1 897 0
 26331 0010 4FF00003 		mov	r3, #0
 26332 0014 3B61     		str	r3, [r7, #16]
 26333 0016 4FF00003 		mov	r3, #0
 26334 001a FB60     		str	r3, [r7, #12]
 26335 001c 4FF00003 		mov	r3, #0
 26336 0020 BB60     		str	r3, [r7, #8]
 898:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 899:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 900:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 901:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 902:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 903:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 26337              		.loc 1 903 0
 26338 0022 7B68     		ldr	r3, [r7, #4]
 26339 0024 102B     		cmp	r3, #16
 26340 0026 03D1     		bne	.L84
 904:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 905:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 26341              		.loc 1 905 0
 26342 0028 174B     		ldr	r3, .L89
 26343 002a 5B68     		ldr	r3, [r3, #4]
 26344 002c 3B61     		str	r3, [r7, #16]
 26345 002e 0AE0     		b	.L85
 26346              	.L84:
 906:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 907:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 26347              		.loc 1 907 0
 26348 0030 7B68     		ldr	r3, [r7, #4]
 26349 0032 B3F5807F 		cmp	r3, #256
 26350 0036 03D1     		bne	.L86
 908:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 909:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 26351              		.loc 1 909 0
 26352 0038 144B     		ldr	r3, .L89+4
 26353 003a 5B68     		ldr	r3, [r3, #4]
 26354 003c 3B61     		str	r3, [r7, #16]
 26355 003e 02E0     		b	.L85
 26356              	.L86:
 910:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 911:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 912:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 913:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 914:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 26357              		.loc 1 914 0
 26358 0040 134B     		ldr	r3, .L89+8
 26359 0042 5B68     		ldr	r3, [r3, #4]
 26360 0044 3B61     		str	r3, [r7, #16]
 26361              	.L85:
 915:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 916:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 917:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 26362              		.loc 1 917 0
 26363 0046 3A69     		ldr	r2, [r7, #16]
 26364 0048 3B68     		ldr	r3, [r7, #0]
 26365 004a 02EA0303 		and	r3, r2, r3
 26366 004e FB60     		str	r3, [r7, #12]
 918:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 919:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 26367              		.loc 1 919 0
 26368 0050 3B68     		ldr	r3, [r7, #0]
 26369 0052 4FEAD302 		lsr	r2, r3, #3
 26370 0056 3B69     		ldr	r3, [r7, #16]
 26371 0058 02EA0303 		and	r3, r2, r3
 26372 005c BB60     		str	r3, [r7, #8]
 920:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 26373              		.loc 1 920 0
 26374 005e FB68     		ldr	r3, [r7, #12]
 26375 0060 002B     		cmp	r3, #0
 26376 0062 06D0     		beq	.L87
 26377              		.loc 1 920 0 is_stmt 0 discriminator 1
 26378 0064 BB68     		ldr	r3, [r7, #8]
 26379 0066 002B     		cmp	r3, #0
 26380 0068 03D0     		beq	.L87
 921:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 922:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 26381              		.loc 1 922 0 is_stmt 1
 26382 006a 4FF00103 		mov	r3, #1
 26383 006e FB75     		strb	r3, [r7, #23]
 26384 0070 02E0     		b	.L88
 26385              	.L87:
 923:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 924:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 925:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 926:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 26386              		.loc 1 926 0
 26387 0072 4FF00003 		mov	r3, #0
 26388 0076 FB75     		strb	r3, [r7, #23]
 26389              	.L88:
 927:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 928:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus; 
 26390              		.loc 1 928 0
 26391 0078 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 929:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26392              		.loc 1 929 0
 26393 007a 1846     		mov	r0, r3
 26394 007c 07F11C07 		add	r7, r7, #28
 26395 0080 BD46     		mov	sp, r7
 26396 0082 80BC     		pop	{r7}
 26397 0084 7047     		bx	lr
 26398              	.L90:
 26399 0086 00BF     		.align	2
 26400              	.L89:
 26401 0088 600000A0 		.word	-1610612640
 26402 008c 800000A0 		.word	-1610612608
 26403 0090 A00000A0 		.word	-1610612576
 26404              		.cfi_endproc
 26405              	.LFE127:
 26407              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 26408              		.align	2
 26409              		.global	FSMC_ClearITPendingBit
 26410              		.thumb
 26411              		.thumb_func
 26413              	FSMC_ClearITPendingBit:
 26414              	.LFB128:
 930:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 931:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 932:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 933:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 934:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 935:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 936:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 937:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 938:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 939:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 940:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 941:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 942:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 943:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 944:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 945:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 946:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 26415              		.loc 1 946 0
 26416              		.cfi_startproc
 26417              		@ args = 0, pretend = 0, frame = 8
 26418              		@ frame_needed = 1, uses_anonymous_args = 0
 26419              		@ link register save eliminated.
 26420 0000 80B4     		push	{r7}
 26421              	.LCFI53:
 26422              		.cfi_def_cfa_offset 4
 26423 0002 83B0     		sub	sp, sp, #12
 26424              	.LCFI54:
 26425              		.cfi_def_cfa_offset 16
 26426 0004 00AF     		add	r7, sp, #0
 26427              		.cfi_offset 7, -4
 26428              	.LCFI55:
 26429              		.cfi_def_cfa_register 7
 26430 0006 7860     		str	r0, [r7, #4]
 26431 0008 3960     		str	r1, [r7, #0]
 947:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 948:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 949:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 950:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 951:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 26432              		.loc 1 951 0
 26433 000a 7B68     		ldr	r3, [r7, #4]
 26434 000c 102B     		cmp	r3, #16
 26435 000e 0BD1     		bne	.L92
 952:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 953:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 26436              		.loc 1 953 0
 26437 0010 154B     		ldr	r3, .L95
 26438 0012 154A     		ldr	r2, .L95
 26439 0014 5168     		ldr	r1, [r2, #4]
 26440 0016 3A68     		ldr	r2, [r7, #0]
 26441 0018 4FEAD202 		lsr	r2, r2, #3
 26442 001c 6FEA0202 		mvn	r2, r2
 26443 0020 01EA0202 		and	r2, r1, r2
 26444 0024 5A60     		str	r2, [r3, #4]
 26445 0026 1AE0     		b	.L91
 26446              	.L92:
 954:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 955:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 26447              		.loc 1 955 0
 26448 0028 7B68     		ldr	r3, [r7, #4]
 26449 002a B3F5807F 		cmp	r3, #256
 26450 002e 0BD1     		bne	.L94
 956:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 957:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 26451              		.loc 1 957 0
 26452 0030 0E4B     		ldr	r3, .L95+4
 26453 0032 0E4A     		ldr	r2, .L95+4
 26454 0034 5168     		ldr	r1, [r2, #4]
 26455 0036 3A68     		ldr	r2, [r7, #0]
 26456 0038 4FEAD202 		lsr	r2, r2, #3
 26457 003c 6FEA0202 		mvn	r2, r2
 26458 0040 01EA0202 		and	r2, r1, r2
 26459 0044 5A60     		str	r2, [r3, #4]
 26460 0046 0AE0     		b	.L91
 26461              	.L94:
 958:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 959:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 960:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 961:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 962:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 26462              		.loc 1 962 0
 26463 0048 094B     		ldr	r3, .L95+8
 26464 004a 094A     		ldr	r2, .L95+8
 26465 004c 5168     		ldr	r1, [r2, #4]
 26466 004e 3A68     		ldr	r2, [r7, #0]
 26467 0050 4FEAD202 		lsr	r2, r2, #3
 26468 0054 6FEA0202 		mvn	r2, r2
 26469 0058 01EA0202 		and	r2, r1, r2
 26470 005c 5A60     		str	r2, [r3, #4]
 26471              	.L91:
 963:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 964:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 26472              		.loc 1 964 0
 26473 005e 07F10C07 		add	r7, r7, #12
 26474 0062 BD46     		mov	sp, r7
 26475 0064 80BC     		pop	{r7}
 26476 0066 7047     		bx	lr
 26477              	.L96:
 26478              		.align	2
 26479              	.L95:
 26480 0068 600000A0 		.word	-1610612640
 26481 006c 800000A0 		.word	-1610612608
 26482 0070 A00000A0 		.word	-1610612576
 26483              		.cfi_endproc
 26484              	.LFE128:
 26486              		.text
 26487              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_fsmc.c
     /tmp/cchk7KMX.s:24599  .text.FSMC_NORSRAMDeInit:00000000 $t
     /tmp/cchk7KMX.s:24604  .text.FSMC_NORSRAMDeInit:00000000 FSMC_NORSRAMDeInit
     /tmp/cchk7KMX.s:24658  .text.FSMC_NORSRAMDeInit:00000054 $d
     /tmp/cchk7KMX.s:24663  .text.FSMC_NORSRAMInit:00000000 $t
     /tmp/cchk7KMX.s:24668  .text.FSMC_NORSRAMInit:00000000 FSMC_NORSRAMInit
     /tmp/cchk7KMX.s:24884  .text.FSMC_NORSRAMInit:0000014c $d
     /tmp/cchk7KMX.s:24889  .text.FSMC_NORSRAMStructInit:00000000 $t
     /tmp/cchk7KMX.s:24894  .text.FSMC_NORSRAMStructInit:00000000 FSMC_NORSRAMStructInit
     /tmp/cchk7KMX.s:25043  .text.FSMC_NORSRAMCmd:00000000 $t
     /tmp/cchk7KMX.s:25048  .text.FSMC_NORSRAMCmd:00000000 FSMC_NORSRAMCmd
     /tmp/cchk7KMX.s:25100  .text.FSMC_NORSRAMCmd:00000050 $d
     /tmp/cchk7KMX.s:25105  .text.FSMC_NANDDeInit:00000000 $t
     /tmp/cchk7KMX.s:25110  .text.FSMC_NANDDeInit:00000000 FSMC_NANDDeInit
     /tmp/cchk7KMX.s:25175  .text.FSMC_NANDDeInit:0000005c $d
     /tmp/cchk7KMX.s:25181  .text.FSMC_NANDInit:00000000 $t
     /tmp/cchk7KMX.s:25186  .text.FSMC_NANDInit:00000000 FSMC_NANDInit
     /tmp/cchk7KMX.s:25336  .text.FSMC_NANDInit:000000e0 $d
     /tmp/cchk7KMX.s:25342  .text.FSMC_NANDStructInit:00000000 $t
     /tmp/cchk7KMX.s:25347  .text.FSMC_NANDStructInit:00000000 FSMC_NANDStructInit
     /tmp/cchk7KMX.s:25442  .text.FSMC_NANDCmd:00000000 $t
     /tmp/cchk7KMX.s:25447  .text.FSMC_NANDCmd:00000000 FSMC_NANDCmd
     /tmp/cchk7KMX.s:25520  .text.FSMC_NANDCmd:00000064 $d
     /tmp/cchk7KMX.s:25527  .text.FSMC_NANDECCCmd:00000000 $t
     /tmp/cchk7KMX.s:25532  .text.FSMC_NANDECCCmd:00000000 FSMC_NANDECCCmd
     /tmp/cchk7KMX.s:25605  .text.FSMC_NANDECCCmd:00000064 $d
     /tmp/cchk7KMX.s:25612  .text.FSMC_GetECC:00000000 $t
     /tmp/cchk7KMX.s:25617  .text.FSMC_GetECC:00000000 FSMC_GetECC
     /tmp/cchk7KMX.s:25664  .text.FSMC_GetECC:00000030 $d
     /tmp/cchk7KMX.s:25670  .text.FSMC_PCCARDDeInit:00000000 $t
     /tmp/cchk7KMX.s:25675  .text.FSMC_PCCARDDeInit:00000000 FSMC_PCCARDDeInit
     /tmp/cchk7KMX.s:25716  .text.FSMC_PCCARDDeInit:00000034 $d
     /tmp/cchk7KMX.s:25721  .text.FSMC_PCCARDInit:00000000 $t
     /tmp/cchk7KMX.s:25726  .text.FSMC_PCCARDInit:00000000 FSMC_PCCARDInit
     /tmp/cchk7KMX.s:25855  .text.FSMC_PCCARDInit:000000c4 $d
     /tmp/cchk7KMX.s:25860  .text.FSMC_PCCARDStructInit:00000000 $t
     /tmp/cchk7KMX.s:25865  .text.FSMC_PCCARDStructInit:00000000 FSMC_PCCARDStructInit
     /tmp/cchk7KMX.s:25964  .text.FSMC_PCCARDCmd:00000000 $t
     /tmp/cchk7KMX.s:25969  .text.FSMC_PCCARDCmd:00000000 FSMC_PCCARDCmd
     /tmp/cchk7KMX.s:26016  .text.FSMC_PCCARDCmd:00000038 $d
     /tmp/cchk7KMX.s:26022  .text.FSMC_ITConfig:00000000 $t
     /tmp/cchk7KMX.s:26027  .text.FSMC_ITConfig:00000000 FSMC_ITConfig
     /tmp/cchk7KMX.s:26132  .text.FSMC_ITConfig:000000a4 $d
     /tmp/cchk7KMX.s:26139  .text.FSMC_GetFlagStatus:00000000 $t
     /tmp/cchk7KMX.s:26144  .text.FSMC_GetFlagStatus:00000000 FSMC_GetFlagStatus
     /tmp/cchk7KMX.s:26220  .text.FSMC_GetFlagStatus:00000064 $d
     /tmp/cchk7KMX.s:26227  .text.FSMC_ClearFlag:00000000 $t
     /tmp/cchk7KMX.s:26232  .text.FSMC_ClearFlag:00000000 FSMC_ClearFlag
     /tmp/cchk7KMX.s:26296  .text.FSMC_ClearFlag:0000005c $d
     /tmp/cchk7KMX.s:26303  .text.FSMC_GetITStatus:00000000 $t
     /tmp/cchk7KMX.s:26308  .text.FSMC_GetITStatus:00000000 FSMC_GetITStatus
     /tmp/cchk7KMX.s:26401  .text.FSMC_GetITStatus:00000088 $d
     /tmp/cchk7KMX.s:26408  .text.FSMC_ClearITPendingBit:00000000 $t
     /tmp/cchk7KMX.s:26413  .text.FSMC_ClearITPendingBit:00000000 FSMC_ClearITPendingBit
     /tmp/cchk7KMX.s:26480  .text.FSMC_ClearITPendingBit:00000068 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
