{
  "module_name": "t4_msg.h",
  "hash_id": "babe61f9b769b27c01add21ba143378bc5158f1ea31e339f59be3ce64d460f5a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb4/t4_msg.h",
  "human_readable_source": " \n\n#ifndef __T4_MSG_H\n#define __T4_MSG_H\n\n#include <linux/types.h>\n\nenum {\n\tCPL_PASS_OPEN_REQ     = 0x1,\n\tCPL_PASS_ACCEPT_RPL   = 0x2,\n\tCPL_ACT_OPEN_REQ      = 0x3,\n\tCPL_SET_TCB_FIELD     = 0x5,\n\tCPL_GET_TCB           = 0x6,\n\tCPL_CLOSE_CON_REQ     = 0x8,\n\tCPL_CLOSE_LISTSRV_REQ = 0x9,\n\tCPL_ABORT_REQ         = 0xA,\n\tCPL_ABORT_RPL         = 0xB,\n\tCPL_TX_DATA           = 0xC,\n\tCPL_RX_DATA_ACK       = 0xD,\n\tCPL_TX_PKT            = 0xE,\n\tCPL_L2T_WRITE_REQ     = 0x12,\n\tCPL_SMT_WRITE_REQ     = 0x14,\n\tCPL_TID_RELEASE       = 0x1A,\n\tCPL_SRQ_TABLE_REQ     = 0x1C,\n\tCPL_TX_DATA_ISO\t      = 0x1F,\n\n\tCPL_CLOSE_LISTSRV_RPL = 0x20,\n\tCPL_GET_TCB_RPL       = 0x22,\n\tCPL_L2T_WRITE_RPL     = 0x23,\n\tCPL_PASS_OPEN_RPL     = 0x24,\n\tCPL_ACT_OPEN_RPL      = 0x25,\n\tCPL_PEER_CLOSE        = 0x26,\n\tCPL_ABORT_REQ_RSS     = 0x2B,\n\tCPL_ABORT_RPL_RSS     = 0x2D,\n\tCPL_SMT_WRITE_RPL     = 0x2E,\n\n\tCPL_RX_PHYS_ADDR      = 0x30,\n\tCPL_CLOSE_CON_RPL     = 0x32,\n\tCPL_ISCSI_HDR         = 0x33,\n\tCPL_RDMA_CQE          = 0x35,\n\tCPL_RDMA_CQE_READ_RSP = 0x36,\n\tCPL_RDMA_CQE_ERR      = 0x37,\n\tCPL_RX_DATA           = 0x39,\n\tCPL_SET_TCB_RPL       = 0x3A,\n\tCPL_RX_PKT            = 0x3B,\n\tCPL_RX_DDP_COMPLETE   = 0x3F,\n\n\tCPL_ACT_ESTABLISH     = 0x40,\n\tCPL_PASS_ESTABLISH    = 0x41,\n\tCPL_RX_DATA_DDP       = 0x42,\n\tCPL_PASS_ACCEPT_REQ   = 0x44,\n\tCPL_RX_ISCSI_CMP      = 0x45,\n\tCPL_TRACE_PKT_T5      = 0x48,\n\tCPL_RX_ISCSI_DDP      = 0x49,\n\tCPL_RX_TLS_CMP        = 0x4E,\n\n\tCPL_RDMA_READ_REQ     = 0x60,\n\n\tCPL_PASS_OPEN_REQ6    = 0x81,\n\tCPL_ACT_OPEN_REQ6     = 0x83,\n\n\tCPL_TX_TLS_PDU        = 0x88,\n\tCPL_TX_TLS_SFO        = 0x89,\n\tCPL_TX_SEC_PDU        = 0x8A,\n\tCPL_TX_TLS_ACK        = 0x8B,\n\n\tCPL_RDMA_TERMINATE    = 0xA2,\n\tCPL_RDMA_WRITE        = 0xA4,\n\tCPL_SGE_EGR_UPDATE    = 0xA5,\n\tCPL_RX_MPS_PKT        = 0xAF,\n\n\tCPL_TRACE_PKT         = 0xB0,\n\tCPL_TLS_DATA          = 0xB1,\n\tCPL_ISCSI_DATA\t      = 0xB2,\n\n\tCPL_FW4_MSG           = 0xC0,\n\tCPL_FW4_PLD           = 0xC1,\n\tCPL_FW4_ACK           = 0xC3,\n\tCPL_SRQ_TABLE_RPL     = 0xCC,\n\n\tCPL_RX_PHYS_DSGL      = 0xD0,\n\n\tCPL_FW6_MSG           = 0xE0,\n\tCPL_FW6_PLD           = 0xE1,\n\tCPL_TX_TNL_LSO        = 0xEC,\n\tCPL_TX_PKT_LSO        = 0xED,\n\tCPL_TX_PKT_XT         = 0xEE,\n\n\tNUM_CPL_CMDS\n};\n\nenum CPL_error {\n\tCPL_ERR_NONE               = 0,\n\tCPL_ERR_TCAM_PARITY        = 1,\n\tCPL_ERR_TCAM_MISS          = 2,\n\tCPL_ERR_TCAM_FULL          = 3,\n\tCPL_ERR_BAD_LENGTH         = 15,\n\tCPL_ERR_BAD_ROUTE          = 18,\n\tCPL_ERR_CONN_RESET         = 20,\n\tCPL_ERR_CONN_EXIST_SYNRECV = 21,\n\tCPL_ERR_CONN_EXIST         = 22,\n\tCPL_ERR_ARP_MISS           = 23,\n\tCPL_ERR_BAD_SYN            = 24,\n\tCPL_ERR_CONN_TIMEDOUT      = 30,\n\tCPL_ERR_XMIT_TIMEDOUT      = 31,\n\tCPL_ERR_PERSIST_TIMEDOUT   = 32,\n\tCPL_ERR_FINWAIT2_TIMEDOUT  = 33,\n\tCPL_ERR_KEEPALIVE_TIMEDOUT = 34,\n\tCPL_ERR_RTX_NEG_ADVICE     = 35,\n\tCPL_ERR_PERSIST_NEG_ADVICE = 36,\n\tCPL_ERR_KEEPALV_NEG_ADVICE = 37,\n\tCPL_ERR_ABORT_FAILED       = 42,\n\tCPL_ERR_IWARP_FLM          = 50,\n\tCPL_CONTAINS_READ_RPL      = 60,\n\tCPL_CONTAINS_WRITE_RPL     = 61,\n};\n\nenum {\n\tCPL_CONN_POLICY_AUTO = 0,\n\tCPL_CONN_POLICY_ASK  = 1,\n\tCPL_CONN_POLICY_FILTER = 2,\n\tCPL_CONN_POLICY_DENY = 3\n};\n\nenum {\n\tULP_MODE_NONE          = 0,\n\tULP_MODE_ISCSI         = 2,\n\tULP_MODE_RDMA          = 4,\n\tULP_MODE_TCPDDP\t       = 5,\n\tULP_MODE_FCOE          = 6,\n\tULP_MODE_TLS           = 8,\n};\n\nenum {\n\tULP_CRC_HEADER = 1 << 0,\n\tULP_CRC_DATA   = 1 << 1\n};\n\nenum {\n\tCPL_ABORT_SEND_RST = 0,\n\tCPL_ABORT_NO_RST,\n};\n\nenum {                      \n\tTX_CSUM_TCP    = 0,\n\tTX_CSUM_UDP    = 1,\n\tTX_CSUM_CRC16  = 4,\n\tTX_CSUM_CRC32  = 5,\n\tTX_CSUM_CRC32C = 6,\n\tTX_CSUM_FCOE   = 7,\n\tTX_CSUM_TCPIP  = 8,\n\tTX_CSUM_UDPIP  = 9,\n\tTX_CSUM_TCPIP6 = 10,\n\tTX_CSUM_UDPIP6 = 11,\n\tTX_CSUM_IP     = 12,\n};\n\nunion opcode_tid {\n\t__be32 opcode_tid;\n\tu8 opcode;\n};\n\n#define CPL_OPCODE_S    24\n#define CPL_OPCODE_V(x) ((x) << CPL_OPCODE_S)\n#define CPL_OPCODE_G(x) (((x) >> CPL_OPCODE_S) & 0xFF)\n#define TID_G(x)    ((x) & 0xFFFFFF)\n\n \n#define MK_OPCODE_TID(opcode, tid) (CPL_OPCODE_V(opcode) | (tid))\n\n#define OPCODE_TID(cmd) ((cmd)->ot.opcode_tid)\n\n \n#define GET_TID(cmd) (TID_G(be32_to_cpu(OPCODE_TID(cmd))))\n\n \n#define TID_TID_S    0\n#define TID_TID_M    0x3fff\n#define TID_TID_V(x) ((x) << TID_TID_S)\n#define TID_TID_G(x) (((x) >> TID_TID_S) & TID_TID_M)\n\n#define TID_QID_S    14\n#define TID_QID_M    0x3ff\n#define TID_QID_V(x) ((x) << TID_QID_S)\n#define TID_QID_G(x) (((x) >> TID_QID_S) & TID_QID_M)\n\nstruct rss_header {\n\tu8 opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8 channel:2;\n\tu8 filter_hit:1;\n\tu8 filter_tid:1;\n\tu8 hash_type:2;\n\tu8 ipv6:1;\n\tu8 send2fw:1;\n#else\n\tu8 send2fw:1;\n\tu8 ipv6:1;\n\tu8 hash_type:2;\n\tu8 filter_tid:1;\n\tu8 filter_hit:1;\n\tu8 channel:2;\n#endif\n\t__be16 qid;\n\t__be32 hash_val;\n};\n\nstruct work_request_hdr {\n\t__be32 wr_hi;\n\t__be32 wr_mid;\n\t__be64 wr_lo;\n};\n\n \n#define WR_OP_S    24\n#define WR_OP_V(x) ((__u64)(x) << WR_OP_S)\n\n#define WR_HDR struct work_request_hdr wr\n\n \n#define TX_CHAN_S    2\n#define TX_CHAN_V(x) ((x) << TX_CHAN_S)\n\n#define ULP_MODE_S    8\n#define ULP_MODE_V(x) ((x) << ULP_MODE_S)\n\n#define RCV_BUFSIZ_S    12\n#define RCV_BUFSIZ_M    0x3FFU\n#define RCV_BUFSIZ_V(x) ((x) << RCV_BUFSIZ_S)\n\n#define SMAC_SEL_S    28\n#define SMAC_SEL_V(x) ((__u64)(x) << SMAC_SEL_S)\n\n#define L2T_IDX_S    36\n#define L2T_IDX_V(x) ((__u64)(x) << L2T_IDX_S)\n\n#define WND_SCALE_S    50\n#define WND_SCALE_V(x) ((__u64)(x) << WND_SCALE_S)\n\n#define KEEP_ALIVE_S    54\n#define KEEP_ALIVE_V(x) ((__u64)(x) << KEEP_ALIVE_S)\n#define KEEP_ALIVE_F    KEEP_ALIVE_V(1ULL)\n\n#define MSS_IDX_S    60\n#define MSS_IDX_M    0xF\n#define MSS_IDX_V(x) ((__u64)(x) << MSS_IDX_S)\n#define MSS_IDX_G(x) (((x) >> MSS_IDX_S) & MSS_IDX_M)\n\n \n#define RSS_QUEUE_S    0\n#define RSS_QUEUE_M    0x3FF\n#define RSS_QUEUE_V(x) ((x) << RSS_QUEUE_S)\n#define RSS_QUEUE_G(x) (((x) >> RSS_QUEUE_S) & RSS_QUEUE_M)\n\n#define RSS_QUEUE_VALID_S    10\n#define RSS_QUEUE_VALID_V(x) ((x) << RSS_QUEUE_VALID_S)\n#define RSS_QUEUE_VALID_F    RSS_QUEUE_VALID_V(1U)\n\n#define RX_FC_DISABLE_S    20\n#define RX_FC_DISABLE_V(x) ((x) << RX_FC_DISABLE_S)\n#define RX_FC_DISABLE_F    RX_FC_DISABLE_V(1U)\n\n#define RX_FC_VALID_S    22\n#define RX_FC_VALID_V(x) ((x) << RX_FC_VALID_S)\n#define RX_FC_VALID_F    RX_FC_VALID_V(1U)\n\n#define RX_CHANNEL_S    26\n#define RX_CHANNEL_V(x) ((x) << RX_CHANNEL_S)\n#define RX_CHANNEL_F\tRX_CHANNEL_V(1U)\n\n#define WND_SCALE_EN_S    28\n#define WND_SCALE_EN_V(x) ((x) << WND_SCALE_EN_S)\n#define WND_SCALE_EN_F    WND_SCALE_EN_V(1U)\n\n#define T5_OPT_2_VALID_S    31\n#define T5_OPT_2_VALID_V(x) ((x) << T5_OPT_2_VALID_S)\n#define T5_OPT_2_VALID_F    T5_OPT_2_VALID_V(1U)\n\nstruct cpl_pass_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be64 opt0;\n\t__be64 opt1;\n};\n\n \n#define NO_CONG_S    4\n#define NO_CONG_V(x) ((x) << NO_CONG_S)\n#define NO_CONG_F    NO_CONG_V(1U)\n\n#define DELACK_S    5\n#define DELACK_V(x) ((x) << DELACK_S)\n#define DELACK_F    DELACK_V(1U)\n\n#define NON_OFFLOAD_S\t\t7\n#define NON_OFFLOAD_V(x)\t((x) << NON_OFFLOAD_S)\n#define NON_OFFLOAD_F\t\tNON_OFFLOAD_V(1U)\n\n#define DSCP_S    22\n#define DSCP_M    0x3F\n#define DSCP_V(x) ((x) << DSCP_S)\n#define DSCP_G(x) (((x) >> DSCP_S) & DSCP_M)\n\n#define TCAM_BYPASS_S    48\n#define TCAM_BYPASS_V(x) ((__u64)(x) << TCAM_BYPASS_S)\n#define TCAM_BYPASS_F    TCAM_BYPASS_V(1ULL)\n\n#define NAGLE_S    49\n#define NAGLE_V(x) ((__u64)(x) << NAGLE_S)\n#define NAGLE_F    NAGLE_V(1ULL)\n\n \n#define SYN_RSS_ENABLE_S    0\n#define SYN_RSS_ENABLE_V(x) ((x) << SYN_RSS_ENABLE_S)\n#define SYN_RSS_ENABLE_F    SYN_RSS_ENABLE_V(1U)\n\n#define SYN_RSS_QUEUE_S    2\n#define SYN_RSS_QUEUE_V(x) ((x) << SYN_RSS_QUEUE_S)\n\n#define CONN_POLICY_S    22\n#define CONN_POLICY_V(x) ((x) << CONN_POLICY_S)\n\nstruct cpl_pass_open_req6 {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be64 local_ip_hi;\n\t__be64 local_ip_lo;\n\t__be64 peer_ip_hi;\n\t__be64 peer_ip_lo;\n\t__be64 opt0;\n\t__be64 opt1;\n};\n\nstruct cpl_pass_open_rpl {\n\tunion opcode_tid ot;\n\tu8 rsvd[3];\n\tu8 status;\n};\n\nstruct tcp_options {\n\t__be16 mss;\n\t__u8 wsf;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8:4;\n\t__u8 unknown:1;\n\t__u8:1;\n\t__u8 sack:1;\n\t__u8 tstamp:1;\n#else\n\t__u8 tstamp:1;\n\t__u8 sack:1;\n\t__u8:1;\n\t__u8 unknown:1;\n\t__u8:4;\n#endif\n};\n\nstruct cpl_pass_accept_req {\n\tunion opcode_tid ot;\n\t__be16 rsvd;\n\t__be16 len;\n\t__be32 hdr_len;\n\t__be16 vlan;\n\t__be16 l2info;\n\t__be32 tos_stid;\n\tstruct tcp_options tcpopt;\n};\n\n \n#define SYN_RX_CHAN_S    0\n#define SYN_RX_CHAN_M    0xF\n#define SYN_RX_CHAN_V(x) ((x) << SYN_RX_CHAN_S)\n#define SYN_RX_CHAN_G(x) (((x) >> SYN_RX_CHAN_S) & SYN_RX_CHAN_M)\n\n#define TCP_HDR_LEN_S    10\n#define TCP_HDR_LEN_M    0x3F\n#define TCP_HDR_LEN_V(x) ((x) << TCP_HDR_LEN_S)\n#define TCP_HDR_LEN_G(x) (((x) >> TCP_HDR_LEN_S) & TCP_HDR_LEN_M)\n\n#define IP_HDR_LEN_S    16\n#define IP_HDR_LEN_M    0x3FF\n#define IP_HDR_LEN_V(x) ((x) << IP_HDR_LEN_S)\n#define IP_HDR_LEN_G(x) (((x) >> IP_HDR_LEN_S) & IP_HDR_LEN_M)\n\n#define ETH_HDR_LEN_S    26\n#define ETH_HDR_LEN_M    0x1F\n#define ETH_HDR_LEN_V(x) ((x) << ETH_HDR_LEN_S)\n#define ETH_HDR_LEN_G(x) (((x) >> ETH_HDR_LEN_S) & ETH_HDR_LEN_M)\n\n \n#define SYN_MAC_IDX_S    0\n#define SYN_MAC_IDX_M    0x1FF\n#define SYN_MAC_IDX_V(x) ((x) << SYN_MAC_IDX_S)\n#define SYN_MAC_IDX_G(x) (((x) >> SYN_MAC_IDX_S) & SYN_MAC_IDX_M)\n\n#define SYN_XACT_MATCH_S    9\n#define SYN_XACT_MATCH_V(x) ((x) << SYN_XACT_MATCH_S)\n#define SYN_XACT_MATCH_F    SYN_XACT_MATCH_V(1U)\n\n#define SYN_INTF_S    12\n#define SYN_INTF_M    0xF\n#define SYN_INTF_V(x) ((x) << SYN_INTF_S)\n#define SYN_INTF_G(x) (((x) >> SYN_INTF_S) & SYN_INTF_M)\n\nenum {                      \n\tCONG_ALG_RENO,\n\tCONG_ALG_TAHOE,\n\tCONG_ALG_NEWRENO,\n\tCONG_ALG_HIGHSPEED\n};\n\n#define CONG_CNTRL_S    14\n#define CONG_CNTRL_M    0x3\n#define CONG_CNTRL_V(x) ((x) << CONG_CNTRL_S)\n#define CONG_CNTRL_G(x) (((x) >> CONG_CNTRL_S) & CONG_CNTRL_M)\n\n#define T5_ISS_S    18\n#define T5_ISS_V(x) ((x) << T5_ISS_S)\n#define T5_ISS_F    T5_ISS_V(1U)\n\nstruct cpl_pass_accept_rpl {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 opt2;\n\t__be64 opt0;\n};\n\n \n#define RX_COALESCE_VALID_S    11\n#define RX_COALESCE_VALID_V(x) ((x) << RX_COALESCE_VALID_S)\n#define RX_COALESCE_VALID_F    RX_COALESCE_VALID_V(1U)\n\n#define RX_COALESCE_S    12\n#define RX_COALESCE_V(x) ((x) << RX_COALESCE_S)\n\n#define PACE_S    16\n#define PACE_V(x) ((x) << PACE_S)\n\n#define TX_QUEUE_S    23\n#define TX_QUEUE_M    0x7\n#define TX_QUEUE_V(x) ((x) << TX_QUEUE_S)\n#define TX_QUEUE_G(x) (((x) >> TX_QUEUE_S) & TX_QUEUE_M)\n\n#define CCTRL_ECN_S    27\n#define CCTRL_ECN_V(x) ((x) << CCTRL_ECN_S)\n#define CCTRL_ECN_F    CCTRL_ECN_V(1U)\n\n#define TSTAMPS_EN_S    29\n#define TSTAMPS_EN_V(x) ((x) << TSTAMPS_EN_S)\n#define TSTAMPS_EN_F    TSTAMPS_EN_V(1U)\n\n#define SACK_EN_S    30\n#define SACK_EN_V(x) ((x) << SACK_EN_S)\n#define SACK_EN_F    SACK_EN_V(1U)\n\nstruct cpl_t5_pass_accept_rpl {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 opt2;\n\t__be64 opt0;\n\t__be32 iss;\n\t__be32 rsvd;\n};\n\nstruct cpl_act_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be64 opt0;\n\t__be32 params;\n\t__be32 opt2;\n};\n\n#define FILTER_TUPLE_S  24\n#define FILTER_TUPLE_M  0xFFFFFFFFFF\n#define FILTER_TUPLE_V(x) ((x) << FILTER_TUPLE_S)\n#define FILTER_TUPLE_G(x) (((x) >> FILTER_TUPLE_S) & FILTER_TUPLE_M)\nstruct cpl_t5_act_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be64 opt0;\n\t__be32 rsvd;\n\t__be32 opt2;\n\t__be64 params;\n};\n\nstruct cpl_t6_act_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be64 opt0;\n\t__be32 rsvd;\n\t__be32 opt2;\n\t__be64 params;\n\t__be32 rsvd2;\n\t__be32 opt3;\n};\n\nstruct cpl_act_open_req6 {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be64 local_ip_hi;\n\t__be64 local_ip_lo;\n\t__be64 peer_ip_hi;\n\t__be64 peer_ip_lo;\n\t__be64 opt0;\n\t__be32 params;\n\t__be32 opt2;\n};\n\nstruct cpl_t5_act_open_req6 {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be64 local_ip_hi;\n\t__be64 local_ip_lo;\n\t__be64 peer_ip_hi;\n\t__be64 peer_ip_lo;\n\t__be64 opt0;\n\t__be32 rsvd;\n\t__be32 opt2;\n\t__be64 params;\n};\n\nstruct cpl_t6_act_open_req6 {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be64 local_ip_hi;\n\t__be64 local_ip_lo;\n\t__be64 peer_ip_hi;\n\t__be64 peer_ip_lo;\n\t__be64 opt0;\n\t__be32 rsvd;\n\t__be32 opt2;\n\t__be64 params;\n\t__be32 rsvd2;\n\t__be32 opt3;\n};\n\nstruct cpl_act_open_rpl {\n\tunion opcode_tid ot;\n\t__be32 atid_status;\n};\n\n \n#define AOPEN_STATUS_S    0\n#define AOPEN_STATUS_M    0xFF\n#define AOPEN_STATUS_G(x) (((x) >> AOPEN_STATUS_S) & AOPEN_STATUS_M)\n\n#define AOPEN_ATID_S    8\n#define AOPEN_ATID_M    0xFFFFFF\n#define AOPEN_ATID_G(x) (((x) >> AOPEN_ATID_S) & AOPEN_ATID_M)\n\nstruct cpl_pass_establish {\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n\t__be32 tos_stid;\n\t__be16 mac_idx;\n\t__be16 tcp_opt;\n\t__be32 snd_isn;\n\t__be32 rcv_isn;\n};\n\n \n#define PASS_OPEN_TID_S    0\n#define PASS_OPEN_TID_M    0xFFFFFF\n#define PASS_OPEN_TID_V(x) ((x) << PASS_OPEN_TID_S)\n#define PASS_OPEN_TID_G(x) (((x) >> PASS_OPEN_TID_S) & PASS_OPEN_TID_M)\n\n#define PASS_OPEN_TOS_S    24\n#define PASS_OPEN_TOS_M    0xFF\n#define PASS_OPEN_TOS_V(x) ((x) << PASS_OPEN_TOS_S)\n#define PASS_OPEN_TOS_G(x) (((x) >> PASS_OPEN_TOS_S) & PASS_OPEN_TOS_M)\n\n \n#define TCPOPT_WSCALE_OK_S\t5\n#define TCPOPT_WSCALE_OK_M\t0x1\n#define TCPOPT_WSCALE_OK_G(x)\t\\\n\t(((x) >> TCPOPT_WSCALE_OK_S) & TCPOPT_WSCALE_OK_M)\n\n#define TCPOPT_SACK_S\t\t6\n#define TCPOPT_SACK_M\t\t0x1\n#define TCPOPT_SACK_G(x)\t(((x) >> TCPOPT_SACK_S) & TCPOPT_SACK_M)\n\n#define TCPOPT_TSTAMP_S\t\t7\n#define TCPOPT_TSTAMP_M\t\t0x1\n#define TCPOPT_TSTAMP_G(x)\t(((x) >> TCPOPT_TSTAMP_S) & TCPOPT_TSTAMP_M)\n\n#define TCPOPT_SND_WSCALE_S\t8\n#define TCPOPT_SND_WSCALE_M\t0xF\n#define TCPOPT_SND_WSCALE_G(x)\t\\\n\t(((x) >> TCPOPT_SND_WSCALE_S) & TCPOPT_SND_WSCALE_M)\n\n#define TCPOPT_MSS_S\t12\n#define TCPOPT_MSS_M\t0xF\n#define TCPOPT_MSS_G(x)\t(((x) >> TCPOPT_MSS_S) & TCPOPT_MSS_M)\n\n#define T6_TCP_HDR_LEN_S   8\n#define T6_TCP_HDR_LEN_V(x) ((x) << T6_TCP_HDR_LEN_S)\n#define T6_TCP_HDR_LEN_G(x) (((x) >> T6_TCP_HDR_LEN_S) & TCP_HDR_LEN_M)\n\n#define T6_IP_HDR_LEN_S    14\n#define T6_IP_HDR_LEN_V(x) ((x) << T6_IP_HDR_LEN_S)\n#define T6_IP_HDR_LEN_G(x) (((x) >> T6_IP_HDR_LEN_S) & IP_HDR_LEN_M)\n\n#define T6_ETH_HDR_LEN_S    24\n#define T6_ETH_HDR_LEN_M    0xFF\n#define T6_ETH_HDR_LEN_V(x) ((x) << T6_ETH_HDR_LEN_S)\n#define T6_ETH_HDR_LEN_G(x) (((x) >> T6_ETH_HDR_LEN_S) & T6_ETH_HDR_LEN_M)\n\nstruct cpl_act_establish {\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n\t__be32 tos_atid;\n\t__be16 mac_idx;\n\t__be16 tcp_opt;\n\t__be32 snd_isn;\n\t__be32 rcv_isn;\n};\n\nstruct cpl_get_tcb {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 reply_ctrl;\n\t__be16 cookie;\n};\n\n \n#define QUEUENO_S    0\n#define QUEUENO_V(x) ((x) << QUEUENO_S)\n\n#define REPLY_CHAN_S    14\n#define REPLY_CHAN_V(x) ((x) << REPLY_CHAN_S)\n#define REPLY_CHAN_F    REPLY_CHAN_V(1U)\n\n#define NO_REPLY_S    15\n#define NO_REPLY_V(x) ((x) << NO_REPLY_S)\n#define NO_REPLY_F    NO_REPLY_V(1U)\n\nstruct cpl_get_tcb_rpl {\n\tunion opcode_tid ot;\n\t__u8 cookie;\n\t__u8 status;\n\t__be16 len;\n};\n\nstruct cpl_set_tcb_field {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 reply_ctrl;\n\t__be16 word_cookie;\n\t__be64 mask;\n\t__be64 val;\n};\n\nstruct cpl_set_tcb_field_core {\n\tunion opcode_tid ot;\n\t__be16 reply_ctrl;\n\t__be16 word_cookie;\n\t__be64 mask;\n\t__be64 val;\n};\n\n \n#define TCB_WORD_S\t0\n#define TCB_WORD_V(x)\t((x) << TCB_WORD_S)\n\n#define TCB_COOKIE_S    5\n#define TCB_COOKIE_M    0x7\n#define TCB_COOKIE_V(x) ((x) << TCB_COOKIE_S)\n#define TCB_COOKIE_G(x) (((x) >> TCB_COOKIE_S) & TCB_COOKIE_M)\n\nstruct cpl_set_tcb_rpl {\n\tunion opcode_tid ot;\n\t__be16 rsvd;\n\tu8 cookie;\n\tu8 status;\n\t__be64 oldval;\n};\n\nstruct cpl_close_con_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n};\n\nstruct cpl_close_con_rpl {\n\tunion opcode_tid ot;\n\tu8 rsvd[3];\n\tu8 status;\n\t__be32 snd_nxt;\n\t__be32 rcv_nxt;\n};\n\nstruct cpl_close_listsvr_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 reply_ctrl;\n\t__be16 rsvd;\n};\n\n \n#define LISTSVR_IPV6_S    14\n#define LISTSVR_IPV6_V(x) ((x) << LISTSVR_IPV6_S)\n#define LISTSVR_IPV6_F    LISTSVR_IPV6_V(1U)\n\nstruct cpl_close_listsvr_rpl {\n\tunion opcode_tid ot;\n\tu8 rsvd[3];\n\tu8 status;\n};\n\nstruct cpl_abort_req_rss {\n\tunion opcode_tid ot;\n\tu8 rsvd[3];\n\tu8 status;\n};\n\nstruct cpl_abort_req_rss6 {\n\tunion opcode_tid ot;\n\t__be32 srqidx_status;\n};\n\n#define ABORT_RSS_STATUS_S    0\n#define ABORT_RSS_STATUS_M    0xff\n#define ABORT_RSS_STATUS_V(x) ((x) << ABORT_RSS_STATUS_S)\n#define ABORT_RSS_STATUS_G(x) (((x) >> ABORT_RSS_STATUS_S) & ABORT_RSS_STATUS_M)\n\n#define ABORT_RSS_SRQIDX_S    8\n#define ABORT_RSS_SRQIDX_M    0xffffff\n#define ABORT_RSS_SRQIDX_V(x) ((x) << ABORT_RSS_SRQIDX_S)\n#define ABORT_RSS_SRQIDX_G(x) (((x) >> ABORT_RSS_SRQIDX_S) & ABORT_RSS_SRQIDX_M)\n\nstruct cpl_abort_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd0;\n\tu8 rsvd1;\n\tu8 cmd;\n\tu8 rsvd2[6];\n};\n\nstruct cpl_abort_rpl_rss {\n\tunion opcode_tid ot;\n\tu8 rsvd[3];\n\tu8 status;\n};\n\nstruct cpl_abort_rpl_rss6 {\n\tunion opcode_tid ot;\n\t__be32 srqidx_status;\n};\n\nstruct cpl_abort_rpl {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd0;\n\tu8 rsvd1;\n\tu8 cmd;\n\tu8 rsvd2[6];\n};\n\nstruct cpl_peer_close {\n\tunion opcode_tid ot;\n\t__be32 rcv_nxt;\n};\n\nstruct cpl_tid_release {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n};\n\nstruct cpl_tx_pkt_core {\n\t__be32 ctrl0;\n\t__be16 pack;\n\t__be16 len;\n\t__be64 ctrl1;\n};\n\nstruct cpl_tx_pkt {\n\tWR_HDR;\n\tstruct cpl_tx_pkt_core c;\n};\n\n#define cpl_tx_pkt_xt cpl_tx_pkt\n\n \n#define TXPKT_VF_S    0\n#define TXPKT_VF_V(x) ((x) << TXPKT_VF_S)\n\n#define TXPKT_PF_S    8\n#define TXPKT_PF_V(x) ((x) << TXPKT_PF_S)\n\n#define TXPKT_VF_VLD_S    11\n#define TXPKT_VF_VLD_V(x) ((x) << TXPKT_VF_VLD_S)\n#define TXPKT_VF_VLD_F    TXPKT_VF_VLD_V(1U)\n\n#define TXPKT_OVLAN_IDX_S    12\n#define TXPKT_OVLAN_IDX_V(x) ((x) << TXPKT_OVLAN_IDX_S)\n\n#define TXPKT_T5_OVLAN_IDX_S\t12\n#define TXPKT_T5_OVLAN_IDX_V(x)\t((x) << TXPKT_T5_OVLAN_IDX_S)\n\n#define TXPKT_INTF_S    16\n#define TXPKT_INTF_V(x) ((x) << TXPKT_INTF_S)\n\n#define TXPKT_INS_OVLAN_S    21\n#define TXPKT_INS_OVLAN_V(x) ((x) << TXPKT_INS_OVLAN_S)\n#define TXPKT_INS_OVLAN_F    TXPKT_INS_OVLAN_V(1U)\n\n#define TXPKT_TSTAMP_S    23\n#define TXPKT_TSTAMP_V(x) ((x) << TXPKT_TSTAMP_S)\n#define TXPKT_TSTAMP_F    TXPKT_TSTAMP_V(1ULL)\n\n#define TXPKT_OPCODE_S    24\n#define TXPKT_OPCODE_V(x) ((x) << TXPKT_OPCODE_S)\n\n \n#define TXPKT_CSUM_END_S    12\n#define TXPKT_CSUM_END_V(x) ((x) << TXPKT_CSUM_END_S)\n\n#define TXPKT_CSUM_START_S    20\n#define TXPKT_CSUM_START_V(x) ((x) << TXPKT_CSUM_START_S)\n\n#define TXPKT_IPHDR_LEN_S    20\n#define TXPKT_IPHDR_LEN_V(x) ((__u64)(x) << TXPKT_IPHDR_LEN_S)\n\n#define TXPKT_CSUM_LOC_S    30\n#define TXPKT_CSUM_LOC_V(x) ((__u64)(x) << TXPKT_CSUM_LOC_S)\n\n#define TXPKT_ETHHDR_LEN_S    34\n#define TXPKT_ETHHDR_LEN_V(x) ((__u64)(x) << TXPKT_ETHHDR_LEN_S)\n\n#define T6_TXPKT_ETHHDR_LEN_S    32\n#define T6_TXPKT_ETHHDR_LEN_V(x) ((__u64)(x) << T6_TXPKT_ETHHDR_LEN_S)\n\n#define TXPKT_CSUM_TYPE_S    40\n#define TXPKT_CSUM_TYPE_V(x) ((__u64)(x) << TXPKT_CSUM_TYPE_S)\n\n#define TXPKT_VLAN_S    44\n#define TXPKT_VLAN_V(x) ((__u64)(x) << TXPKT_VLAN_S)\n\n#define TXPKT_VLAN_VLD_S    60\n#define TXPKT_VLAN_VLD_V(x) ((__u64)(x) << TXPKT_VLAN_VLD_S)\n#define TXPKT_VLAN_VLD_F    TXPKT_VLAN_VLD_V(1ULL)\n\n#define TXPKT_IPCSUM_DIS_S    62\n#define TXPKT_IPCSUM_DIS_V(x) ((__u64)(x) << TXPKT_IPCSUM_DIS_S)\n#define TXPKT_IPCSUM_DIS_F    TXPKT_IPCSUM_DIS_V(1ULL)\n\n#define TXPKT_L4CSUM_DIS_S    63\n#define TXPKT_L4CSUM_DIS_V(x) ((__u64)(x) << TXPKT_L4CSUM_DIS_S)\n#define TXPKT_L4CSUM_DIS_F    TXPKT_L4CSUM_DIS_V(1ULL)\n\nstruct cpl_tx_pkt_lso_core {\n\t__be32 lso_ctrl;\n\t__be16 ipid_ofst;\n\t__be16 mss;\n\t__be32 seqno_offset;\n\t__be32 len;\n\t \n};\n\n \n#define LSO_TCPHDR_LEN_S    0\n#define LSO_TCPHDR_LEN_V(x) ((x) << LSO_TCPHDR_LEN_S)\n\n#define LSO_IPHDR_LEN_S    4\n#define LSO_IPHDR_LEN_V(x) ((x) << LSO_IPHDR_LEN_S)\n\n#define LSO_ETHHDR_LEN_S    16\n#define LSO_ETHHDR_LEN_V(x) ((x) << LSO_ETHHDR_LEN_S)\n\n#define LSO_IPV6_S    20\n#define LSO_IPV6_V(x) ((x) << LSO_IPV6_S)\n#define LSO_IPV6_F    LSO_IPV6_V(1U)\n\n#define LSO_LAST_SLICE_S    22\n#define LSO_LAST_SLICE_V(x) ((x) << LSO_LAST_SLICE_S)\n#define LSO_LAST_SLICE_F    LSO_LAST_SLICE_V(1U)\n\n#define LSO_FIRST_SLICE_S    23\n#define LSO_FIRST_SLICE_V(x) ((x) << LSO_FIRST_SLICE_S)\n#define LSO_FIRST_SLICE_F    LSO_FIRST_SLICE_V(1U)\n\n#define LSO_OPCODE_S    24\n#define LSO_OPCODE_V(x) ((x) << LSO_OPCODE_S)\n\n#define LSO_T5_XFER_SIZE_S\t   0\n#define LSO_T5_XFER_SIZE_V(x) ((x) << LSO_T5_XFER_SIZE_S)\n\nstruct cpl_tx_pkt_lso {\n\tWR_HDR;\n\tstruct cpl_tx_pkt_lso_core c;\n\t \n};\n\nstruct cpl_iscsi_hdr {\n\tunion opcode_tid ot;\n\t__be16 pdu_len_ddp;\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n\tu8 rsvd;\n\tu8 status;\n};\n\n \n#define ISCSI_PDU_LEN_S    0\n#define ISCSI_PDU_LEN_M    0x7FFF\n#define ISCSI_PDU_LEN_V(x) ((x) << ISCSI_PDU_LEN_S)\n#define ISCSI_PDU_LEN_G(x) (((x) >> ISCSI_PDU_LEN_S) & ISCSI_PDU_LEN_M)\n\n#define ISCSI_DDP_S    15\n#define ISCSI_DDP_V(x) ((x) << ISCSI_DDP_S)\n#define ISCSI_DDP_F    ISCSI_DDP_V(1U)\n\nstruct cpl_rx_data_ddp {\n\tunion opcode_tid ot;\n\t__be16 urg;\n\t__be16 len;\n\t__be32 seq;\n\tunion {\n\t\t__be32 nxt_seq;\n\t\t__be32 ddp_report;\n\t};\n\t__be32 ulp_crc;\n\t__be32 ddpvld;\n};\n\n#define cpl_rx_iscsi_ddp cpl_rx_data_ddp\n\nstruct cpl_iscsi_data {\n\tunion opcode_tid ot;\n\t__u8 rsvd0[2];\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n\t__u8 rsvd1;\n\t__u8 status;\n};\n\nstruct cpl_rx_iscsi_cmp {\n\tunion opcode_tid ot;\n\t__be16 pdu_len_ddp;\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n\t__u8 rsvd;\n\t__u8 status;\n\t__be32 ulp_crc;\n\t__be32 ddpvld;\n};\n\nstruct cpl_tx_data_iso {\n\t__be32 op_to_scsi;\n\t__u8   reserved1;\n\t__u8   ahs_len;\n\t__be16 mpdu;\n\t__be32 burst_size;\n\t__be32 len;\n\t__be32 reserved2_seglen_offset;\n\t__be32 datasn_offset;\n\t__be32 buffer_offset;\n\t__be32 reserved3;\n\n\t \n};\n\n \n#define CPL_TX_DATA_ISO_OP_S\t24\n#define CPL_TX_DATA_ISO_OP_M\t0xff\n#define CPL_TX_DATA_ISO_OP_V(x)\t((x) << CPL_TX_DATA_ISO_OP_S)\n#define CPL_TX_DATA_ISO_OP_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_OP_S) & CPL_TX_DATA_ISO_OP_M)\n\n#define CPL_TX_DATA_ISO_FIRST_S\t\t23\n#define CPL_TX_DATA_ISO_FIRST_M\t\t0x1\n#define CPL_TX_DATA_ISO_FIRST_V(x)\t((x) << CPL_TX_DATA_ISO_FIRST_S)\n#define CPL_TX_DATA_ISO_FIRST_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_FIRST_S) & CPL_TX_DATA_ISO_FIRST_M)\n#define CPL_TX_DATA_ISO_FIRST_F\tCPL_TX_DATA_ISO_FIRST_V(1U)\n\n#define CPL_TX_DATA_ISO_LAST_S\t\t22\n#define CPL_TX_DATA_ISO_LAST_M\t\t0x1\n#define CPL_TX_DATA_ISO_LAST_V(x)\t((x) << CPL_TX_DATA_ISO_LAST_S)\n#define CPL_TX_DATA_ISO_LAST_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_LAST_S) & CPL_TX_DATA_ISO_LAST_M)\n#define CPL_TX_DATA_ISO_LAST_F\tCPL_TX_DATA_ISO_LAST_V(1U)\n\n#define CPL_TX_DATA_ISO_CPLHDRLEN_S\t21\n#define CPL_TX_DATA_ISO_CPLHDRLEN_M\t0x1\n#define CPL_TX_DATA_ISO_CPLHDRLEN_V(x)\t((x) << CPL_TX_DATA_ISO_CPLHDRLEN_S)\n#define CPL_TX_DATA_ISO_CPLHDRLEN_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_CPLHDRLEN_S) & CPL_TX_DATA_ISO_CPLHDRLEN_M)\n#define CPL_TX_DATA_ISO_CPLHDRLEN_F\tCPL_TX_DATA_ISO_CPLHDRLEN_V(1U)\n\n#define CPL_TX_DATA_ISO_HDRCRC_S\t20\n#define CPL_TX_DATA_ISO_HDRCRC_M\t0x1\n#define CPL_TX_DATA_ISO_HDRCRC_V(x)\t((x) << CPL_TX_DATA_ISO_HDRCRC_S)\n#define CPL_TX_DATA_ISO_HDRCRC_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_HDRCRC_S) & CPL_TX_DATA_ISO_HDRCRC_M)\n#define CPL_TX_DATA_ISO_HDRCRC_F\tCPL_TX_DATA_ISO_HDRCRC_V(1U)\n\n#define CPL_TX_DATA_ISO_PLDCRC_S\t19\n#define CPL_TX_DATA_ISO_PLDCRC_M\t0x1\n#define CPL_TX_DATA_ISO_PLDCRC_V(x)\t((x) << CPL_TX_DATA_ISO_PLDCRC_S)\n#define CPL_TX_DATA_ISO_PLDCRC_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_PLDCRC_S) & CPL_TX_DATA_ISO_PLDCRC_M)\n#define CPL_TX_DATA_ISO_PLDCRC_F\tCPL_TX_DATA_ISO_PLDCRC_V(1U)\n\n#define CPL_TX_DATA_ISO_IMMEDIATE_S\t18\n#define CPL_TX_DATA_ISO_IMMEDIATE_M\t0x1\n#define CPL_TX_DATA_ISO_IMMEDIATE_V(x)\t((x) << CPL_TX_DATA_ISO_IMMEDIATE_S)\n#define CPL_TX_DATA_ISO_IMMEDIATE_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_IMMEDIATE_S) & CPL_TX_DATA_ISO_IMMEDIATE_M)\n#define CPL_TX_DATA_ISO_IMMEDIATE_F\tCPL_TX_DATA_ISO_IMMEDIATE_V(1U)\n\n#define CPL_TX_DATA_ISO_SCSI_S\t\t16\n#define CPL_TX_DATA_ISO_SCSI_M\t\t0x3\n#define CPL_TX_DATA_ISO_SCSI_V(x)\t((x) << CPL_TX_DATA_ISO_SCSI_S)\n#define CPL_TX_DATA_ISO_SCSI_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_SCSI_S) & CPL_TX_DATA_ISO_SCSI_M)\n\n \n#define CPL_TX_DATA_ISO_SEGLEN_OFFSET_S\t\t0\n#define CPL_TX_DATA_ISO_SEGLEN_OFFSET_M\t\t0xffffff\n#define CPL_TX_DATA_ISO_SEGLEN_OFFSET_V(x)\t\\\n\t((x) << CPL_TX_DATA_ISO_SEGLEN_OFFSET_S)\n#define CPL_TX_DATA_ISO_SEGLEN_OFFSET_G(x)\t\\\n\t(((x) >> CPL_TX_DATA_ISO_SEGLEN_OFFSET_S) & \\\n\t CPL_TX_DATA_ISO_SEGLEN_OFFSET_M)\n\nstruct cpl_rx_data {\n\tunion opcode_tid ot;\n\t__be16 rsvd;\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8 dack_mode:2;\n\tu8 psh:1;\n\tu8 heartbeat:1;\n\tu8 ddp_off:1;\n\tu8 :3;\n#else\n\tu8 :3;\n\tu8 ddp_off:1;\n\tu8 heartbeat:1;\n\tu8 psh:1;\n\tu8 dack_mode:2;\n#endif\n\tu8 status;\n};\n\nstruct cpl_rx_data_ack {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 credit_dack;\n};\n\n \n#define RX_CREDITS_S    0\n#define RX_CREDITS_V(x) ((x) << RX_CREDITS_S)\n\n#define RX_FORCE_ACK_S    28\n#define RX_FORCE_ACK_V(x) ((x) << RX_FORCE_ACK_S)\n#define RX_FORCE_ACK_F    RX_FORCE_ACK_V(1U)\n\n#define RX_DACK_MODE_S    29\n#define RX_DACK_MODE_M    0x3\n#define RX_DACK_MODE_V(x) ((x) << RX_DACK_MODE_S)\n#define RX_DACK_MODE_G(x) (((x) >> RX_DACK_MODE_S) & RX_DACK_MODE_M)\n\n#define RX_DACK_CHANGE_S    31\n#define RX_DACK_CHANGE_V(x) ((x) << RX_DACK_CHANGE_S)\n#define RX_DACK_CHANGE_F    RX_DACK_CHANGE_V(1U)\n\nstruct cpl_rx_pkt {\n\tstruct rss_header rsshdr;\n\tu8 opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8 iff:4;\n\tu8 csum_calc:1;\n\tu8 ipmi_pkt:1;\n\tu8 vlan_ex:1;\n\tu8 ip_frag:1;\n#else\n\tu8 ip_frag:1;\n\tu8 vlan_ex:1;\n\tu8 ipmi_pkt:1;\n\tu8 csum_calc:1;\n\tu8 iff:4;\n#endif\n\t__be16 csum;\n\t__be16 vlan;\n\t__be16 len;\n\t__be32 l2info;\n\t__be16 hdr_len;\n\t__be16 err_vec;\n};\n\n#define RX_T6_ETHHDR_LEN_M    0xFF\n#define RX_T6_ETHHDR_LEN_G(x) (((x) >> RX_ETHHDR_LEN_S) & RX_T6_ETHHDR_LEN_M)\n\n#define RXF_PSH_S    20\n#define RXF_PSH_V(x) ((x) << RXF_PSH_S)\n#define RXF_PSH_F    RXF_PSH_V(1U)\n\n#define RXF_SYN_S    21\n#define RXF_SYN_V(x) ((x) << RXF_SYN_S)\n#define RXF_SYN_F    RXF_SYN_V(1U)\n\n#define RXF_UDP_S    22\n#define RXF_UDP_V(x) ((x) << RXF_UDP_S)\n#define RXF_UDP_F    RXF_UDP_V(1U)\n\n#define RXF_TCP_S    23\n#define RXF_TCP_V(x) ((x) << RXF_TCP_S)\n#define RXF_TCP_F    RXF_TCP_V(1U)\n\n#define RXF_IP_S    24\n#define RXF_IP_V(x) ((x) << RXF_IP_S)\n#define RXF_IP_F    RXF_IP_V(1U)\n\n#define RXF_IP6_S    25\n#define RXF_IP6_V(x) ((x) << RXF_IP6_S)\n#define RXF_IP6_F    RXF_IP6_V(1U)\n\n#define RXF_SYN_COOKIE_S    26\n#define RXF_SYN_COOKIE_V(x) ((x) << RXF_SYN_COOKIE_S)\n#define RXF_SYN_COOKIE_F    RXF_SYN_COOKIE_V(1U)\n\n#define RXF_FCOE_S    26\n#define RXF_FCOE_V(x) ((x) << RXF_FCOE_S)\n#define RXF_FCOE_F    RXF_FCOE_V(1U)\n\n#define RXF_LRO_S    27\n#define RXF_LRO_V(x) ((x) << RXF_LRO_S)\n#define RXF_LRO_F    RXF_LRO_V(1U)\n\n \n#define RX_ETHHDR_LEN_S    0\n#define RX_ETHHDR_LEN_M    0x1F\n#define RX_ETHHDR_LEN_V(x) ((x) << RX_ETHHDR_LEN_S)\n#define RX_ETHHDR_LEN_G(x) (((x) >> RX_ETHHDR_LEN_S) & RX_ETHHDR_LEN_M)\n\n#define RX_T5_ETHHDR_LEN_S    0\n#define RX_T5_ETHHDR_LEN_M    0x3F\n#define RX_T5_ETHHDR_LEN_V(x) ((x) << RX_T5_ETHHDR_LEN_S)\n#define RX_T5_ETHHDR_LEN_G(x) (((x) >> RX_T5_ETHHDR_LEN_S) & RX_T5_ETHHDR_LEN_M)\n\n#define RX_MACIDX_S    8\n#define RX_MACIDX_M    0x1FF\n#define RX_MACIDX_V(x) ((x) << RX_MACIDX_S)\n#define RX_MACIDX_G(x) (((x) >> RX_MACIDX_S) & RX_MACIDX_M)\n\n#define RXF_SYN_S    21\n#define RXF_SYN_V(x) ((x) << RXF_SYN_S)\n#define RXF_SYN_F    RXF_SYN_V(1U)\n\n#define RX_CHAN_S    28\n#define RX_CHAN_M    0xF\n#define RX_CHAN_V(x) ((x) << RX_CHAN_S)\n#define RX_CHAN_G(x) (((x) >> RX_CHAN_S) & RX_CHAN_M)\n\n \n#define RX_TCPHDR_LEN_S    0\n#define RX_TCPHDR_LEN_M    0x3F\n#define RX_TCPHDR_LEN_V(x) ((x) << RX_TCPHDR_LEN_S)\n#define RX_TCPHDR_LEN_G(x) (((x) >> RX_TCPHDR_LEN_S) & RX_TCPHDR_LEN_M)\n\n#define RX_IPHDR_LEN_S    6\n#define RX_IPHDR_LEN_M    0x3FF\n#define RX_IPHDR_LEN_V(x) ((x) << RX_IPHDR_LEN_S)\n#define RX_IPHDR_LEN_G(x) (((x) >> RX_IPHDR_LEN_S) & RX_IPHDR_LEN_M)\n\n \n#define RXERR_CSUM_S    13\n#define RXERR_CSUM_V(x) ((x) << RXERR_CSUM_S)\n#define RXERR_CSUM_F    RXERR_CSUM_V(1U)\n\n#define T6_COMPR_RXERR_LEN_S    1\n#define T6_COMPR_RXERR_LEN_V(x) ((x) << T6_COMPR_RXERR_LEN_S)\n#define T6_COMPR_RXERR_LEN_F    T6_COMPR_RXERR_LEN_V(1U)\n\n#define T6_COMPR_RXERR_VEC_S    0\n#define T6_COMPR_RXERR_VEC_M    0x3F\n#define T6_COMPR_RXERR_VEC_V(x) ((x) << T6_COMPR_RXERR_LEN_S)\n#define T6_COMPR_RXERR_VEC_G(x) \\\n\t\t(((x) >> T6_COMPR_RXERR_VEC_S) & T6_COMPR_RXERR_VEC_M)\n\n \n#define T6_COMPR_RXERR_SUM_S    4\n#define T6_COMPR_RXERR_SUM_V(x) ((x) << T6_COMPR_RXERR_SUM_S)\n#define T6_COMPR_RXERR_SUM_F    T6_COMPR_RXERR_SUM_V(1U)\n\n#define T6_RX_TNLHDR_LEN_S    8\n#define T6_RX_TNLHDR_LEN_M    0xFF\n#define T6_RX_TNLHDR_LEN_V(x) ((x) << T6_RX_TNLHDR_LEN_S)\n#define T6_RX_TNLHDR_LEN_G(x) (((x) >> T6_RX_TNLHDR_LEN_S) & T6_RX_TNLHDR_LEN_M)\n\nstruct cpl_trace_pkt {\n\tu8 opcode;\n\tu8 intf;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8 runt:4;\n\tu8 filter_hit:4;\n\tu8 :6;\n\tu8 err:1;\n\tu8 trunc:1;\n#else\n\tu8 filter_hit:4;\n\tu8 runt:4;\n\tu8 trunc:1;\n\tu8 err:1;\n\tu8 :6;\n#endif\n\t__be16 rsvd;\n\t__be16 len;\n\t__be64 tstamp;\n};\n\nstruct cpl_t5_trace_pkt {\n\t__u8 opcode;\n\t__u8 intf;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 runt:4;\n\t__u8 filter_hit:4;\n\t__u8:6;\n\t__u8 err:1;\n\t__u8 trunc:1;\n#else\n\t__u8 filter_hit:4;\n\t__u8 runt:4;\n\t__u8 trunc:1;\n\t__u8 err:1;\n\t__u8:6;\n#endif\n\t__be16 rsvd;\n\t__be16 len;\n\t__be64 tstamp;\n\t__be64 rsvd1;\n};\n\nstruct cpl_l2t_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 params;\n\t__be16 l2t_idx;\n\t__be16 vlan;\n\tu8 dst_mac[6];\n};\n\n \n#define L2T_W_INFO_S    2\n#define L2T_W_INFO_V(x) ((x) << L2T_W_INFO_S)\n\n#define L2T_W_PORT_S    8\n#define L2T_W_PORT_V(x) ((x) << L2T_W_PORT_S)\n\n#define L2T_W_NOREPLY_S    15\n#define L2T_W_NOREPLY_V(x) ((x) << L2T_W_NOREPLY_S)\n#define L2T_W_NOREPLY_F    L2T_W_NOREPLY_V(1U)\n\n#define CPL_L2T_VLAN_NONE 0xfff\n\nstruct cpl_l2t_write_rpl {\n\tunion opcode_tid ot;\n\tu8 status;\n\tu8 rsvd[3];\n};\n\nstruct cpl_smt_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 params;\n\t__be16 pfvf1;\n\tu8 src_mac1[6];\n\t__be16 pfvf0;\n\tu8 src_mac0[6];\n};\n\nstruct cpl_t6_smt_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 params;\n\t__be64 tag;\n\t__be16 pfvf0;\n\tu8 src_mac0[6];\n\t__be32 local_ip;\n\t__be32 rsvd;\n};\n\nstruct cpl_smt_write_rpl {\n\tunion opcode_tid ot;\n\tu8 status;\n\tu8 rsvd[3];\n};\n\n \n#define SMTW_OVLAN_IDX_S\t16\n#define SMTW_OVLAN_IDX_V(x)\t((x) << SMTW_OVLAN_IDX_S)\n\n#define SMTW_IDX_S\t20\n#define SMTW_IDX_V(x)\t((x) << SMTW_IDX_S)\n\n#define SMTW_NORPL_S\t31\n#define SMTW_NORPL_V(x)\t((x) << SMTW_NORPL_S)\n#define SMTW_NORPL_F\tSMTW_NORPL_V(1U)\n\nstruct cpl_rdma_terminate {\n\tunion opcode_tid ot;\n\t__be16 rsvd;\n\t__be16 len;\n};\n\nstruct cpl_sge_egr_update {\n\t__be32 opcode_qid;\n\t__be16 cidx;\n\t__be16 pidx;\n};\n\n \n#define EGR_QID_S    0\n#define EGR_QID_M    0x1FFFF\n#define EGR_QID_G(x) (((x) >> EGR_QID_S) & EGR_QID_M)\n\n \nenum {\n\tFW_TYPE_CMD_RPL = 0,\n\tFW_TYPE_WR_RPL = 1,\n\tFW_TYPE_CQE = 2,\n\tFW_TYPE_OFLD_CONNECTION_WR_RPL = 3,\n\tFW_TYPE_RSSCPL = 4,\n};\n\nstruct cpl_fw4_pld {\n\tu8 opcode;\n\tu8 rsvd0[3];\n\tu8 type;\n\tu8 rsvd1;\n\t__be16 len;\n\t__be64 data;\n\t__be64 rsvd2;\n};\n\nstruct cpl_fw6_pld {\n\tu8 opcode;\n\tu8 rsvd[5];\n\t__be16 len;\n\t__be64 data[4];\n};\n\nstruct cpl_fw4_msg {\n\tu8 opcode;\n\tu8 type;\n\t__be16 rsvd0;\n\t__be32 rsvd1;\n\t__be64 data[2];\n};\n\nstruct cpl_fw4_ack {\n\tunion opcode_tid ot;\n\tu8 credits;\n\tu8 rsvd0[2];\n\tu8 seq_vld;\n\t__be32 snd_nxt;\n\t__be32 snd_una;\n\t__be64 rsvd1;\n};\n\nenum {\n\tCPL_FW4_ACK_FLAGS_SEQVAL\t= 0x1,\t \n\tCPL_FW4_ACK_FLAGS_CH\t\t= 0x2,\t \n\tCPL_FW4_ACK_FLAGS_FLOWC\t\t= 0x4,\t \n};\n\n#define CPL_FW4_ACK_FLOWID_S    0\n#define CPL_FW4_ACK_FLOWID_M    0xffffff\n#define CPL_FW4_ACK_FLOWID_G(x) \\\n\t(((x) >> CPL_FW4_ACK_FLOWID_S) & CPL_FW4_ACK_FLOWID_M)\n\nstruct cpl_fw6_msg {\n\tu8 opcode;\n\tu8 type;\n\t__be16 rsvd0;\n\t__be32 rsvd1;\n\t__be64 data[4];\n};\n\n \nenum {\n\tFW6_TYPE_CMD_RPL = 0,\n\tFW6_TYPE_WR_RPL = 1,\n\tFW6_TYPE_CQE = 2,\n\tFW6_TYPE_OFLD_CONNECTION_WR_RPL = 3,\n\tFW6_TYPE_RSSCPL = FW_TYPE_RSSCPL,\n};\n\nstruct cpl_fw6_msg_ofld_connection_wr_rpl {\n\t__u64   cookie;\n\t__be32  tid;     \n\t__u8    t_state;\n\t__u8    retval;\n\t__u8    rsvd[2];\n};\n\nstruct cpl_tx_data {\n\tunion opcode_tid ot;\n\t__be32 len;\n\t__be32 rsvd;\n\t__be32 flags;\n};\n\n \n#define TX_FORCE_S\t13\n#define TX_FORCE_V(x)\t((x) << TX_FORCE_S)\n\n#define TX_DATA_MSS_S    16\n#define TX_DATA_MSS_M    0xFFFF\n#define TX_DATA_MSS_V(x) ((x) << TX_DATA_MSS_S)\n#define TX_DATA_MSS_G(x) (((x) >> TX_DATA_MSS_S) & TX_DATA_MSS_M)\n\n#define TX_LENGTH_S    0\n#define TX_LENGTH_M    0xFFFF\n#define TX_LENGTH_V(x) ((x) << TX_LENGTH_S)\n#define TX_LENGTH_G(x) (((x) >> TX_LENGTH_S) & TX_LENGTH_M)\n\n#define T6_TX_FORCE_S\t\t20\n#define T6_TX_FORCE_V(x)\t((x) << T6_TX_FORCE_S)\n#define T6_TX_FORCE_F\t\tT6_TX_FORCE_V(1U)\n\n#define TX_URG_S    16\n#define TX_URG_V(x) ((x) << TX_URG_S)\n\n#define TX_SHOVE_S    14\n#define TX_SHOVE_V(x) ((x) << TX_SHOVE_S)\n#define TX_SHOVE_F    TX_SHOVE_V(1U)\n\n#define TX_BYPASS_S    21\n#define TX_BYPASS_V(x) ((x) << TX_BYPASS_S)\n#define TX_BYPASS_F    TX_BYPASS_V(1U)\n\n#define TX_PUSH_S    22\n#define TX_PUSH_V(x) ((x) << TX_PUSH_S)\n#define TX_PUSH_F    TX_PUSH_V(1U)\n\n#define TX_ULP_MODE_S    10\n#define TX_ULP_MODE_M    0x7\n#define TX_ULP_MODE_V(x) ((x) << TX_ULP_MODE_S)\n#define TX_ULP_MODE_G(x) (((x) >> TX_ULP_MODE_S) & TX_ULP_MODE_M)\n\nenum {\n\tULP_TX_MEM_READ = 2,\n\tULP_TX_MEM_WRITE = 3,\n\tULP_TX_PKT = 4\n};\n\nenum {\n\tULP_TX_SC_NOOP = 0x80,\n\tULP_TX_SC_IMM  = 0x81,\n\tULP_TX_SC_DSGL = 0x82,\n\tULP_TX_SC_ISGL = 0x83,\n\tULP_TX_SC_MEMRD = 0x86\n};\n\n#define ULPTX_CMD_S    24\n#define ULPTX_CMD_V(x) ((x) << ULPTX_CMD_S)\n\n#define ULPTX_LEN16_S    0\n#define ULPTX_LEN16_M    0xFF\n#define ULPTX_LEN16_V(x) ((x) << ULPTX_LEN16_S)\n\n#define ULP_TX_SC_MORE_S 23\n#define ULP_TX_SC_MORE_V(x) ((x) << ULP_TX_SC_MORE_S)\n#define ULP_TX_SC_MORE_F  ULP_TX_SC_MORE_V(1U)\n\nstruct ulptx_sge_pair {\n\t__be32 len[2];\n\t__be64 addr[2];\n};\n\nstruct ulptx_sgl {\n\t__be32 cmd_nsge;\n\t__be32 len0;\n\t__be64 addr0;\n\tstruct ulptx_sge_pair sge[];\n};\n\nstruct ulptx_idata {\n\t__be32 cmd_more;\n\t__be32 len;\n};\n\nstruct ulp_txpkt {\n\t__be32 cmd_dest;\n\t__be32 len;\n};\n\n#define ULPTX_CMD_S    24\n#define ULPTX_CMD_M    0xFF\n#define ULPTX_CMD_V(x) ((x) << ULPTX_CMD_S)\n\n#define ULPTX_NSGE_S    0\n#define ULPTX_NSGE_V(x) ((x) << ULPTX_NSGE_S)\n\n#define ULPTX_MORE_S\t23\n#define ULPTX_MORE_V(x)\t((x) << ULPTX_MORE_S)\n#define ULPTX_MORE_F\tULPTX_MORE_V(1U)\n\n#define ULP_TXPKT_DEST_S    16\n#define ULP_TXPKT_DEST_M    0x3\n#define ULP_TXPKT_DEST_V(x) ((x) << ULP_TXPKT_DEST_S)\n\n#define ULP_TXPKT_FID_S     4\n#define ULP_TXPKT_FID_M     0x7ff\n#define ULP_TXPKT_FID_V(x)  ((x) << ULP_TXPKT_FID_S)\n\n#define ULP_TXPKT_RO_S      3\n#define ULP_TXPKT_RO_V(x) ((x) << ULP_TXPKT_RO_S)\n#define ULP_TXPKT_RO_F ULP_TXPKT_RO_V(1U)\n\nenum cpl_tx_tnl_lso_type {\n\tTX_TNL_TYPE_OPAQUE,\n\tTX_TNL_TYPE_NVGRE,\n\tTX_TNL_TYPE_VXLAN,\n\tTX_TNL_TYPE_GENEVE,\n};\n\nstruct cpl_tx_tnl_lso {\n\t__be32 op_to_IpIdSplitOut;\n\t__be16 IpIdOffsetOut;\n\t__be16 UdpLenSetOut_to_TnlHdrLen;\n\t__be64 r1;\n\t__be32 Flow_to_TcpHdrLen;\n\t__be16 IpIdOffset;\n\t__be16 IpIdSplit_to_Mss;\n\t__be32 TCPSeqOffset;\n\t__be32 EthLenOffset_Size;\n\t \n};\n\n#define CPL_TX_TNL_LSO_OPCODE_S\t\t24\n#define CPL_TX_TNL_LSO_OPCODE_M\t\t0xff\n#define CPL_TX_TNL_LSO_OPCODE_V(x)      ((x) << CPL_TX_TNL_LSO_OPCODE_S)\n#define CPL_TX_TNL_LSO_OPCODE_G(x)      \\\n\t(((x) >> CPL_TX_TNL_LSO_OPCODE_S) & CPL_TX_TNL_LSO_OPCODE_M)\n\n#define CPL_TX_TNL_LSO_FIRST_S\t\t23\n#define CPL_TX_TNL_LSO_FIRST_M\t\t0x1\n#define CPL_TX_TNL_LSO_FIRST_V(x)\t((x) << CPL_TX_TNL_LSO_FIRST_S)\n#define CPL_TX_TNL_LSO_FIRST_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_FIRST_S) & CPL_TX_TNL_LSO_FIRST_M)\n#define CPL_TX_TNL_LSO_FIRST_F\t\tCPL_TX_TNL_LSO_FIRST_V(1U)\n\n#define CPL_TX_TNL_LSO_LAST_S\t\t22\n#define CPL_TX_TNL_LSO_LAST_M\t\t0x1\n#define CPL_TX_TNL_LSO_LAST_V(x)\t((x) << CPL_TX_TNL_LSO_LAST_S)\n#define CPL_TX_TNL_LSO_LAST_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_LAST_S) & CPL_TX_TNL_LSO_LAST_M)\n#define CPL_TX_TNL_LSO_LAST_F\t\tCPL_TX_TNL_LSO_LAST_V(1U)\n\n#define CPL_TX_TNL_LSO_ETHHDRLENXOUT_S\t21\n#define CPL_TX_TNL_LSO_ETHHDRLENXOUT_M\t0x1\n#define CPL_TX_TNL_LSO_ETHHDRLENXOUT_V(x) \\\n\t((x) << CPL_TX_TNL_LSO_ETHHDRLENXOUT_S)\n#define CPL_TX_TNL_LSO_ETHHDRLENXOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_ETHHDRLENXOUT_S) & \\\n\t CPL_TX_TNL_LSO_ETHHDRLENXOUT_M)\n#define CPL_TX_TNL_LSO_ETHHDRLENXOUT_F CPL_TX_TNL_LSO_ETHHDRLENXOUT_V(1U)\n\n#define CPL_TX_TNL_LSO_IPV6OUT_S\t20\n#define CPL_TX_TNL_LSO_IPV6OUT_M\t0x1\n#define CPL_TX_TNL_LSO_IPV6OUT_V(x)\t((x) << CPL_TX_TNL_LSO_IPV6OUT_S)\n#define CPL_TX_TNL_LSO_IPV6OUT_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_IPV6OUT_S) & CPL_TX_TNL_LSO_IPV6OUT_M)\n#define CPL_TX_TNL_LSO_IPV6OUT_F        CPL_TX_TNL_LSO_IPV6OUT_V(1U)\n\n#define CPL_TX_TNL_LSO_ETHHDRLEN_S\t16\n#define CPL_TX_TNL_LSO_ETHHDRLEN_M\t0xf\n#define CPL_TX_TNL_LSO_ETHHDRLEN_V(x)\t((x) << CPL_TX_TNL_LSO_ETHHDRLEN_S)\n#define CPL_TX_TNL_LSO_ETHHDRLEN_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_ETHHDRLEN_S) & CPL_TX_TNL_LSO_ETHHDRLEN_M)\n\n#define CPL_TX_TNL_LSO_IPHDRLEN_S\t4\n#define CPL_TX_TNL_LSO_IPHDRLEN_M\t0xfff\n#define CPL_TX_TNL_LSO_IPHDRLEN_V(x)\t((x) << CPL_TX_TNL_LSO_IPHDRLEN_S)\n#define CPL_TX_TNL_LSO_IPHDRLEN_G(x)    \\\n\t(((x) >> CPL_TX_TNL_LSO_IPHDRLEN_S) & CPL_TX_TNL_LSO_IPHDRLEN_M)\n\n#define CPL_TX_TNL_LSO_TCPHDRLEN_S\t0\n#define CPL_TX_TNL_LSO_TCPHDRLEN_M\t0xf\n#define CPL_TX_TNL_LSO_TCPHDRLEN_V(x)\t((x) << CPL_TX_TNL_LSO_TCPHDRLEN_S)\n#define CPL_TX_TNL_LSO_TCPHDRLEN_G(x)   \\\n\t(((x) >> CPL_TX_TNL_LSO_TCPHDRLEN_S) & CPL_TX_TNL_LSO_TCPHDRLEN_M)\n\n#define CPL_TX_TNL_LSO_MSS_S            0\n#define CPL_TX_TNL_LSO_MSS_M            0x3fff\n#define CPL_TX_TNL_LSO_MSS_V(x)         ((x) << CPL_TX_TNL_LSO_MSS_S)\n#define CPL_TX_TNL_LSO_MSS_G(x)         \\\n\t(((x) >> CPL_TX_TNL_LSO_MSS_S) & CPL_TX_TNL_LSO_MSS_M)\n\n#define CPL_TX_TNL_LSO_SIZE_S\t\t0\n#define CPL_TX_TNL_LSO_SIZE_M\t\t0xfffffff\n#define CPL_TX_TNL_LSO_SIZE_V(x)\t((x) << CPL_TX_TNL_LSO_SIZE_S)\n#define CPL_TX_TNL_LSO_SIZE_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_SIZE_S) & CPL_TX_TNL_LSO_SIZE_M)\n\n#define CPL_TX_TNL_LSO_ETHHDRLENOUT_S   16\n#define CPL_TX_TNL_LSO_ETHHDRLENOUT_M   0xf\n#define CPL_TX_TNL_LSO_ETHHDRLENOUT_V(x) \\\n\t((x) << CPL_TX_TNL_LSO_ETHHDRLENOUT_S)\n#define CPL_TX_TNL_LSO_ETHHDRLENOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_ETHHDRLENOUT_S) & CPL_TX_TNL_LSO_ETHHDRLENOUT_M)\n\n#define CPL_TX_TNL_LSO_IPHDRLENOUT_S    4\n#define CPL_TX_TNL_LSO_IPHDRLENOUT_M    0xfff\n#define CPL_TX_TNL_LSO_IPHDRLENOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPHDRLENOUT_S)\n#define CPL_TX_TNL_LSO_IPHDRLENOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_IPHDRLENOUT_S) & CPL_TX_TNL_LSO_IPHDRLENOUT_M)\n\n#define CPL_TX_TNL_LSO_IPHDRCHKOUT_S    3\n#define CPL_TX_TNL_LSO_IPHDRCHKOUT_M    0x1\n#define CPL_TX_TNL_LSO_IPHDRCHKOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPHDRCHKOUT_S)\n#define CPL_TX_TNL_LSO_IPHDRCHKOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_IPHDRCHKOUT_S) & CPL_TX_TNL_LSO_IPHDRCHKOUT_M)\n#define CPL_TX_TNL_LSO_IPHDRCHKOUT_F    CPL_TX_TNL_LSO_IPHDRCHKOUT_V(1U)\n\n#define CPL_TX_TNL_LSO_IPLENSETOUT_S\t2\n#define CPL_TX_TNL_LSO_IPLENSETOUT_M\t0x1\n#define CPL_TX_TNL_LSO_IPLENSETOUT_V(x) ((x) << CPL_TX_TNL_LSO_IPLENSETOUT_S)\n#define CPL_TX_TNL_LSO_IPLENSETOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_IPLENSETOUT_S) & CPL_TX_TNL_LSO_IPLENSETOUT_M)\n#define CPL_TX_TNL_LSO_IPLENSETOUT_F\tCPL_TX_TNL_LSO_IPLENSETOUT_V(1U)\n\n#define CPL_TX_TNL_LSO_IPIDINCOUT_S\t1\n#define CPL_TX_TNL_LSO_IPIDINCOUT_M\t0x1\n#define CPL_TX_TNL_LSO_IPIDINCOUT_V(x)  ((x) << CPL_TX_TNL_LSO_IPIDINCOUT_S)\n#define CPL_TX_TNL_LSO_IPIDINCOUT_G(x)  \\\n\t(((x) >> CPL_TX_TNL_LSO_IPIDINCOUT_S) & CPL_TX_TNL_LSO_IPIDINCOUT_M)\n#define CPL_TX_TNL_LSO_IPIDINCOUT_F     CPL_TX_TNL_LSO_IPIDINCOUT_V(1U)\n\n#define CPL_TX_TNL_LSO_UDPCHKCLROUT_S   14\n#define CPL_TX_TNL_LSO_UDPCHKCLROUT_M   0x1\n#define CPL_TX_TNL_LSO_UDPCHKCLROUT_V(x) \\\n\t((x) << CPL_TX_TNL_LSO_UDPCHKCLROUT_S)\n#define CPL_TX_TNL_LSO_UDPCHKCLROUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_UDPCHKCLROUT_S) & \\\n\t CPL_TX_TNL_LSO_UDPCHKCLROUT_M)\n#define CPL_TX_TNL_LSO_UDPCHKCLROUT_F   CPL_TX_TNL_LSO_UDPCHKCLROUT_V(1U)\n\n#define CPL_TX_TNL_LSO_UDPLENSETOUT_S   15\n#define CPL_TX_TNL_LSO_UDPLENSETOUT_M   0x1\n#define CPL_TX_TNL_LSO_UDPLENSETOUT_V(x) \\\n\t((x) << CPL_TX_TNL_LSO_UDPLENSETOUT_S)\n#define CPL_TX_TNL_LSO_UDPLENSETOUT_G(x) \\\n\t(((x) >> CPL_TX_TNL_LSO_UDPLENSETOUT_S) & \\\n\t CPL_TX_TNL_LSO_UDPLENSETOUT_M)\n#define CPL_TX_TNL_LSO_UDPLENSETOUT_F   CPL_TX_TNL_LSO_UDPLENSETOUT_V(1U)\n\n#define CPL_TX_TNL_LSO_TNLTYPE_S\t12\n#define CPL_TX_TNL_LSO_TNLTYPE_M\t0x3\n#define CPL_TX_TNL_LSO_TNLTYPE_V(x)\t((x) << CPL_TX_TNL_LSO_TNLTYPE_S)\n#define CPL_TX_TNL_LSO_TNLTYPE_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_TNLTYPE_S) & CPL_TX_TNL_LSO_TNLTYPE_M)\n\n#define S_CPL_TX_TNL_LSO_ETHHDRLEN\t16\n#define M_CPL_TX_TNL_LSO_ETHHDRLEN\t0xf\n#define V_CPL_TX_TNL_LSO_ETHHDRLEN(x)\t((x) << S_CPL_TX_TNL_LSO_ETHHDRLEN)\n#define G_CPL_TX_TNL_LSO_ETHHDRLEN(x)\t\\\n\t(((x) >> S_CPL_TX_TNL_LSO_ETHHDRLEN) & M_CPL_TX_TNL_LSO_ETHHDRLEN)\n\n#define CPL_TX_TNL_LSO_TNLHDRLEN_S      0\n#define CPL_TX_TNL_LSO_TNLHDRLEN_M      0xfff\n#define CPL_TX_TNL_LSO_TNLHDRLEN_V(x)\t((x) << CPL_TX_TNL_LSO_TNLHDRLEN_S)\n#define CPL_TX_TNL_LSO_TNLHDRLEN_G(x)   \\\n\t(((x) >> CPL_TX_TNL_LSO_TNLHDRLEN_S) & CPL_TX_TNL_LSO_TNLHDRLEN_M)\n\n#define CPL_TX_TNL_LSO_IPV6_S\t\t20\n#define CPL_TX_TNL_LSO_IPV6_M\t\t0x1\n#define CPL_TX_TNL_LSO_IPV6_V(x)\t((x) << CPL_TX_TNL_LSO_IPV6_S)\n#define CPL_TX_TNL_LSO_IPV6_G(x)\t\\\n\t(((x) >> CPL_TX_TNL_LSO_IPV6_S) & CPL_TX_TNL_LSO_IPV6_M)\n#define CPL_TX_TNL_LSO_IPV6_F\t\tCPL_TX_TNL_LSO_IPV6_V(1U)\n\n#define ULP_TX_SC_MORE_S 23\n#define ULP_TX_SC_MORE_V(x) ((x) << ULP_TX_SC_MORE_S)\n#define ULP_TX_SC_MORE_F  ULP_TX_SC_MORE_V(1U)\n\nstruct ulp_mem_io {\n\tWR_HDR;\n\t__be32 cmd;\n\t__be32 len16;              \n\t__be32 dlen;               \n\t__be32 lock_addr;\n};\n\n#define ULP_MEMIO_LOCK_S    31\n#define ULP_MEMIO_LOCK_V(x) ((x) << ULP_MEMIO_LOCK_S)\n#define ULP_MEMIO_LOCK_F    ULP_MEMIO_LOCK_V(1U)\n\n \n#define ULP_MEMIO_ORDER_S    23\n#define ULP_MEMIO_ORDER_V(x) ((x) << ULP_MEMIO_ORDER_S)\n#define ULP_MEMIO_ORDER_F    ULP_MEMIO_ORDER_V(1U)\n\n#define T5_ULP_MEMIO_IMM_S    23\n#define T5_ULP_MEMIO_IMM_V(x) ((x) << T5_ULP_MEMIO_IMM_S)\n#define T5_ULP_MEMIO_IMM_F    T5_ULP_MEMIO_IMM_V(1U)\n\n#define T5_ULP_MEMIO_ORDER_S    22\n#define T5_ULP_MEMIO_ORDER_V(x) ((x) << T5_ULP_MEMIO_ORDER_S)\n#define T5_ULP_MEMIO_ORDER_F    T5_ULP_MEMIO_ORDER_V(1U)\n\n#define T5_ULP_MEMIO_FID_S\t4\n#define T5_ULP_MEMIO_FID_M\t0x7ff\n#define T5_ULP_MEMIO_FID_V(x)\t((x) << T5_ULP_MEMIO_FID_S)\n\n \n#define ULP_MEMIO_ADDR_S    0\n#define ULP_MEMIO_ADDR_V(x) ((x) << ULP_MEMIO_ADDR_S)\n\n \n#define ULP_MEMIO_DATA_LEN_S    0\n#define ULP_MEMIO_DATA_LEN_V(x) ((x) << ULP_MEMIO_DATA_LEN_S)\n\n#define ULPTX_NSGE_S    0\n#define ULPTX_NSGE_M    0xFFFF\n#define ULPTX_NSGE_V(x) ((x) << ULPTX_NSGE_S)\n#define ULPTX_NSGE_G(x) (((x) >> ULPTX_NSGE_S) & ULPTX_NSGE_M)\n\nstruct ulptx_sc_memrd {\n\t__be32 cmd_to_len;\n\t__be32 addr;\n};\n\n#define ULP_TXPKT_DATAMODIFY_S       23\n#define ULP_TXPKT_DATAMODIFY_M       0x1\n#define ULP_TXPKT_DATAMODIFY_V(x)    ((x) << ULP_TXPKT_DATAMODIFY_S)\n#define ULP_TXPKT_DATAMODIFY_G(x)    \\\n\t(((x) >> ULP_TXPKT_DATAMODIFY_S) & ULP_TXPKT_DATAMODIFY__M)\n#define ULP_TXPKT_DATAMODIFY_F       ULP_TXPKT_DATAMODIFY_V(1U)\n\n#define ULP_TXPKT_CHANNELID_S        22\n#define ULP_TXPKT_CHANNELID_M        0x1\n#define ULP_TXPKT_CHANNELID_V(x)     ((x) << ULP_TXPKT_CHANNELID_S)\n#define ULP_TXPKT_CHANNELID_G(x)     \\\n\t(((x) >> ULP_TXPKT_CHANNELID_S) & ULP_TXPKT_CHANNELID_M)\n#define ULP_TXPKT_CHANNELID_F        ULP_TXPKT_CHANNELID_V(1U)\n\n#define SCMD_SEQ_NO_CTRL_S      29\n#define SCMD_SEQ_NO_CTRL_M      0x3\n#define SCMD_SEQ_NO_CTRL_V(x)   ((x) << SCMD_SEQ_NO_CTRL_S)\n#define SCMD_SEQ_NO_CTRL_G(x)   \\\n\t(((x) >> SCMD_SEQ_NO_CTRL_S) & SCMD_SEQ_NO_CTRL_M)\n\n \n#define SCMD_STATUS_PRESENT_S   28\n#define SCMD_STATUS_PRESENT_M   0x1\n#define SCMD_STATUS_PRESENT_V(x)    ((x) << SCMD_STATUS_PRESENT_S)\n#define SCMD_STATUS_PRESENT_G(x)    \\\n\t(((x) >> SCMD_STATUS_PRESENT_S) & SCMD_STATUS_PRESENT_M)\n#define SCMD_STATUS_PRESENT_F   SCMD_STATUS_PRESENT_V(1U)\n\n \n#define SCMD_PROTO_VERSION_S    24\n#define SCMD_PROTO_VERSION_M    0xf\n#define SCMD_PROTO_VERSION_V(x) ((x) << SCMD_PROTO_VERSION_S)\n#define SCMD_PROTO_VERSION_G(x) \\\n\t(((x) >> SCMD_PROTO_VERSION_S) & SCMD_PROTO_VERSION_M)\n\n \n#define SCMD_ENC_DEC_CTRL_S     23\n#define SCMD_ENC_DEC_CTRL_M     0x1\n#define SCMD_ENC_DEC_CTRL_V(x)  ((x) << SCMD_ENC_DEC_CTRL_S)\n#define SCMD_ENC_DEC_CTRL_G(x)  \\\n\t(((x) >> SCMD_ENC_DEC_CTRL_S) & SCMD_ENC_DEC_CTRL_M)\n#define SCMD_ENC_DEC_CTRL_F SCMD_ENC_DEC_CTRL_V(1U)\n\n \n#define SCMD_CIPH_AUTH_SEQ_CTRL_S       22\n#define SCMD_CIPH_AUTH_SEQ_CTRL_M       0x1\n#define SCMD_CIPH_AUTH_SEQ_CTRL_V(x)    \\\n\t((x) << SCMD_CIPH_AUTH_SEQ_CTRL_S)\n#define SCMD_CIPH_AUTH_SEQ_CTRL_G(x)    \\\n\t(((x) >> SCMD_CIPH_AUTH_SEQ_CTRL_S) & SCMD_CIPH_AUTH_SEQ_CTRL_M)\n#define SCMD_CIPH_AUTH_SEQ_CTRL_F   SCMD_CIPH_AUTH_SEQ_CTRL_V(1U)\n\n \n#define SCMD_CIPH_MODE_S    18\n#define SCMD_CIPH_MODE_M    0xf\n#define SCMD_CIPH_MODE_V(x) ((x) << SCMD_CIPH_MODE_S)\n#define SCMD_CIPH_MODE_G(x) \\\n\t(((x) >> SCMD_CIPH_MODE_S) & SCMD_CIPH_MODE_M)\n\n \n#define SCMD_AUTH_MODE_S    14\n#define SCMD_AUTH_MODE_M    0xf\n#define SCMD_AUTH_MODE_V(x) ((x) << SCMD_AUTH_MODE_S)\n#define SCMD_AUTH_MODE_G(x) \\\n\t(((x) >> SCMD_AUTH_MODE_S) & SCMD_AUTH_MODE_M)\n\n \n#define SCMD_HMAC_CTRL_S    11\n#define SCMD_HMAC_CTRL_M    0x7\n#define SCMD_HMAC_CTRL_V(x) ((x) << SCMD_HMAC_CTRL_S)\n#define SCMD_HMAC_CTRL_G(x) \\\n\t(((x) >> SCMD_HMAC_CTRL_S) & SCMD_HMAC_CTRL_M)\n\n \n#define SCMD_IV_SIZE_S  7\n#define SCMD_IV_SIZE_M  0xf\n#define SCMD_IV_SIZE_V(x)   ((x) << SCMD_IV_SIZE_S)\n#define SCMD_IV_SIZE_G(x)   \\\n\t(((x) >> SCMD_IV_SIZE_S) & SCMD_IV_SIZE_M)\n\n \n#define SCMD_NUM_IVS_S  0\n#define SCMD_NUM_IVS_M  0x7f\n#define SCMD_NUM_IVS_V(x)   ((x) << SCMD_NUM_IVS_S)\n#define SCMD_NUM_IVS_G(x)   \\\n\t(((x) >> SCMD_NUM_IVS_S) & SCMD_NUM_IVS_M)\n\n \n#define SCMD_ENB_DBGID_S  31\n#define SCMD_ENB_DBGID_M  0x1\n#define SCMD_ENB_DBGID_V(x)   ((x) << SCMD_ENB_DBGID_S)\n#define SCMD_ENB_DBGID_G(x)   \\\n\t(((x) >> SCMD_ENB_DBGID_S) & SCMD_ENB_DBGID_M)\n\n \n#define SCMD_IV_GEN_CTRL_S      30\n#define SCMD_IV_GEN_CTRL_M      0x1\n#define SCMD_IV_GEN_CTRL_V(x)   ((x) << SCMD_IV_GEN_CTRL_S)\n#define SCMD_IV_GEN_CTRL_G(x)   \\\n\t(((x) >> SCMD_IV_GEN_CTRL_S) & SCMD_IV_GEN_CTRL_M)\n#define SCMD_IV_GEN_CTRL_F  SCMD_IV_GEN_CTRL_V(1U)\n\n \n#define SCMD_MORE_FRAGS_S   20\n#define SCMD_MORE_FRAGS_M   0x1\n#define SCMD_MORE_FRAGS_V(x)    ((x) << SCMD_MORE_FRAGS_S)\n#define SCMD_MORE_FRAGS_G(x)    (((x) >> SCMD_MORE_FRAGS_S) & SCMD_MORE_FRAGS_M)\n\n \n#define SCMD_LAST_FRAG_S    19\n#define SCMD_LAST_FRAG_M    0x1\n#define SCMD_LAST_FRAG_V(x) ((x) << SCMD_LAST_FRAG_S)\n#define SCMD_LAST_FRAG_G(x) (((x) >> SCMD_LAST_FRAG_S) & SCMD_LAST_FRAG_M)\n\n \n#define SCMD_TLS_COMPPDU_S    18\n#define SCMD_TLS_COMPPDU_M    0x1\n#define SCMD_TLS_COMPPDU_V(x) ((x) << SCMD_TLS_COMPPDU_S)\n#define SCMD_TLS_COMPPDU_G(x) (((x) >> SCMD_TLS_COMPPDU_S) & SCMD_TLS_COMPPDU_M)\n\n \n#define SCMD_KEY_CTX_INLINE_S   17\n#define SCMD_KEY_CTX_INLINE_M   0x1\n#define SCMD_KEY_CTX_INLINE_V(x)    ((x) << SCMD_KEY_CTX_INLINE_S)\n#define SCMD_KEY_CTX_INLINE_G(x)    \\\n\t(((x) >> SCMD_KEY_CTX_INLINE_S) & SCMD_KEY_CTX_INLINE_M)\n#define SCMD_KEY_CTX_INLINE_F   SCMD_KEY_CTX_INLINE_V(1U)\n\n \n#define SCMD_TLS_FRAG_ENABLE_S  16\n#define SCMD_TLS_FRAG_ENABLE_M  0x1\n#define SCMD_TLS_FRAG_ENABLE_V(x)   ((x) << SCMD_TLS_FRAG_ENABLE_S)\n#define SCMD_TLS_FRAG_ENABLE_G(x)   \\\n\t(((x) >> SCMD_TLS_FRAG_ENABLE_S) & SCMD_TLS_FRAG_ENABLE_M)\n#define SCMD_TLS_FRAG_ENABLE_F  SCMD_TLS_FRAG_ENABLE_V(1U)\n\n \n#define SCMD_MAC_ONLY_S 15\n#define SCMD_MAC_ONLY_M 0x1\n#define SCMD_MAC_ONLY_V(x)  ((x) << SCMD_MAC_ONLY_S)\n#define SCMD_MAC_ONLY_G(x)  \\\n\t(((x) >> SCMD_MAC_ONLY_S) & SCMD_MAC_ONLY_M)\n#define SCMD_MAC_ONLY_F SCMD_MAC_ONLY_V(1U)\n\n \n#define SCMD_AADIVDROP_S 14\n#define SCMD_AADIVDROP_M 0x1\n#define SCMD_AADIVDROP_V(x)  ((x) << SCMD_AADIVDROP_S)\n#define SCMD_AADIVDROP_G(x)  \\\n\t(((x) >> SCMD_AADIVDROP_S) & SCMD_AADIVDROP_M)\n#define SCMD_AADIVDROP_F SCMD_AADIVDROP_V(1U)\n\n \n#define SCMD_HDR_LEN_S  0\n#define SCMD_HDR_LEN_M  0x3fff\n#define SCMD_HDR_LEN_V(x)   ((x) << SCMD_HDR_LEN_S)\n#define SCMD_HDR_LEN_G(x)   \\\n\t(((x) >> SCMD_HDR_LEN_S) & SCMD_HDR_LEN_M)\n\nstruct cpl_tx_sec_pdu {\n\t__be32 op_ivinsrtofst;\n\t__be32 pldlen;\n\t__be32 aadstart_cipherstop_hi;\n\t__be32 cipherstop_lo_authinsert;\n\t__be32 seqno_numivs;\n\t__be32 ivgen_hdrlen;\n\t__be64 scmd1;\n};\n\n#define CPL_TX_SEC_PDU_OPCODE_S     24\n#define CPL_TX_SEC_PDU_OPCODE_M     0xff\n#define CPL_TX_SEC_PDU_OPCODE_V(x)  ((x) << CPL_TX_SEC_PDU_OPCODE_S)\n#define CPL_TX_SEC_PDU_OPCODE_G(x)  \\\n\t(((x) >> CPL_TX_SEC_PDU_OPCODE_S) & CPL_TX_SEC_PDU_OPCODE_M)\n\n \n#define CPL_TX_SEC_PDU_RXCHID_S  22\n#define CPL_TX_SEC_PDU_RXCHID_M  0x1\n#define CPL_TX_SEC_PDU_RXCHID_V(x)   ((x) << CPL_TX_SEC_PDU_RXCHID_S)\n#define CPL_TX_SEC_PDU_RXCHID_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_RXCHID_S) & CPL_TX_SEC_PDU_RXCHID_M)\n#define CPL_TX_SEC_PDU_RXCHID_F  CPL_TX_SEC_PDU_RXCHID_V(1U)\n\n \n#define CPL_TX_SEC_PDU_ACKFOLLOWS_S  21\n#define CPL_TX_SEC_PDU_ACKFOLLOWS_M  0x1\n#define CPL_TX_SEC_PDU_ACKFOLLOWS_V(x)   ((x) << CPL_TX_SEC_PDU_ACKFOLLOWS_S)\n#define CPL_TX_SEC_PDU_ACKFOLLOWS_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_ACKFOLLOWS_S) & CPL_TX_SEC_PDU_ACKFOLLOWS_M)\n#define CPL_TX_SEC_PDU_ACKFOLLOWS_F  CPL_TX_SEC_PDU_ACKFOLLOWS_V(1U)\n\n \n#define CPL_TX_SEC_PDU_ULPTXLPBK_S  20\n#define CPL_TX_SEC_PDU_ULPTXLPBK_M  0x1\n#define CPL_TX_SEC_PDU_ULPTXLPBK_V(x)   ((x) << CPL_TX_SEC_PDU_ULPTXLPBK_S)\n#define CPL_TX_SEC_PDU_ULPTXLPBK_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_ULPTXLPBK_S) & CPL_TX_SEC_PDU_ULPTXLPBK_M)\n#define CPL_TX_SEC_PDU_ULPTXLPBK_F  CPL_TX_SEC_PDU_ULPTXLPBK_V(1U)\n\n \n#define CPL_TX_SEC_PDU_CPLLEN_S     16\n#define CPL_TX_SEC_PDU_CPLLEN_M     0xf\n#define CPL_TX_SEC_PDU_CPLLEN_V(x)  ((x) << CPL_TX_SEC_PDU_CPLLEN_S)\n#define CPL_TX_SEC_PDU_CPLLEN_G(x)  \\\n\t(((x) >> CPL_TX_SEC_PDU_CPLLEN_S) & CPL_TX_SEC_PDU_CPLLEN_M)\n\n \n#define CPL_TX_SEC_PDU_PLACEHOLDER_S    10\n#define CPL_TX_SEC_PDU_PLACEHOLDER_M    0x1\n#define CPL_TX_SEC_PDU_PLACEHOLDER_V(x) ((x) << CPL_TX_SEC_PDU_PLACEHOLDER_S)\n#define CPL_TX_SEC_PDU_PLACEHOLDER_G(x) \\\n\t(((x) >> CPL_TX_SEC_PDU_PLACEHOLDER_S) & \\\n\t CPL_TX_SEC_PDU_PLACEHOLDER_M)\n\n \n#define CPL_TX_SEC_PDU_IVINSRTOFST_S    0\n#define CPL_TX_SEC_PDU_IVINSRTOFST_M    0x3ff\n#define CPL_TX_SEC_PDU_IVINSRTOFST_V(x) ((x) << CPL_TX_SEC_PDU_IVINSRTOFST_S)\n#define CPL_TX_SEC_PDU_IVINSRTOFST_G(x) \\\n\t(((x) >> CPL_TX_SEC_PDU_IVINSRTOFST_S) & \\\n\t CPL_TX_SEC_PDU_IVINSRTOFST_M)\n\n \n#define CPL_TX_SEC_PDU_AADSTART_S   24\n#define CPL_TX_SEC_PDU_AADSTART_M   0xff\n#define CPL_TX_SEC_PDU_AADSTART_V(x)    ((x) << CPL_TX_SEC_PDU_AADSTART_S)\n#define CPL_TX_SEC_PDU_AADSTART_G(x)    \\\n\t(((x) >> CPL_TX_SEC_PDU_AADSTART_S) & \\\n\t CPL_TX_SEC_PDU_AADSTART_M)\n\n \n#define CPL_TX_SEC_PDU_AADSTOP_S    15\n#define CPL_TX_SEC_PDU_AADSTOP_M    0x1ff\n#define CPL_TX_SEC_PDU_AADSTOP_V(x) ((x) << CPL_TX_SEC_PDU_AADSTOP_S)\n#define CPL_TX_SEC_PDU_AADSTOP_G(x) \\\n\t(((x) >> CPL_TX_SEC_PDU_AADSTOP_S) & CPL_TX_SEC_PDU_AADSTOP_M)\n\n \n#define CPL_TX_SEC_PDU_CIPHERSTART_S    5\n#define CPL_TX_SEC_PDU_CIPHERSTART_M    0x3ff\n#define CPL_TX_SEC_PDU_CIPHERSTART_V(x) ((x) << CPL_TX_SEC_PDU_CIPHERSTART_S)\n#define CPL_TX_SEC_PDU_CIPHERSTART_G(x) \\\n\t(((x) >> CPL_TX_SEC_PDU_CIPHERSTART_S) & \\\n\t CPL_TX_SEC_PDU_CIPHERSTART_M)\n\n \n#define CPL_TX_SEC_PDU_CIPHERSTOP_HI_S      0\n#define CPL_TX_SEC_PDU_CIPHERSTOP_HI_M      0x1f\n#define CPL_TX_SEC_PDU_CIPHERSTOP_HI_V(x)   \\\n\t((x) << CPL_TX_SEC_PDU_CIPHERSTOP_HI_S)\n#define CPL_TX_SEC_PDU_CIPHERSTOP_HI_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_CIPHERSTOP_HI_S) & \\\n\t CPL_TX_SEC_PDU_CIPHERSTOP_HI_M)\n\n#define CPL_TX_SEC_PDU_CIPHERSTOP_LO_S      28\n#define CPL_TX_SEC_PDU_CIPHERSTOP_LO_M      0xf\n#define CPL_TX_SEC_PDU_CIPHERSTOP_LO_V(x)   \\\n\t((x) << CPL_TX_SEC_PDU_CIPHERSTOP_LO_S)\n#define CPL_TX_SEC_PDU_CIPHERSTOP_LO_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_CIPHERSTOP_LO_S) & \\\n\t CPL_TX_SEC_PDU_CIPHERSTOP_LO_M)\n\n \n#define CPL_TX_SEC_PDU_AUTHSTART_S  18\n#define CPL_TX_SEC_PDU_AUTHSTART_M  0x3ff\n#define CPL_TX_SEC_PDU_AUTHSTART_V(x)   ((x) << CPL_TX_SEC_PDU_AUTHSTART_S)\n#define CPL_TX_SEC_PDU_AUTHSTART_G(x)   \\\n\t(((x) >> CPL_TX_SEC_PDU_AUTHSTART_S) & \\\n\t CPL_TX_SEC_PDU_AUTHSTART_M)\n\n \n#define CPL_TX_SEC_PDU_AUTHSTOP_S   9\n#define CPL_TX_SEC_PDU_AUTHSTOP_M   0x1ff\n#define CPL_TX_SEC_PDU_AUTHSTOP_V(x)    ((x) << CPL_TX_SEC_PDU_AUTHSTOP_S)\n#define CPL_TX_SEC_PDU_AUTHSTOP_G(x)    \\\n\t(((x) >> CPL_TX_SEC_PDU_AUTHSTOP_S) & \\\n\t CPL_TX_SEC_PDU_AUTHSTOP_M)\n\n \n#define CPL_TX_SEC_PDU_AUTHINSERT_S 0\n#define CPL_TX_SEC_PDU_AUTHINSERT_M 0x1ff\n#define CPL_TX_SEC_PDU_AUTHINSERT_V(x)  ((x) << CPL_TX_SEC_PDU_AUTHINSERT_S)\n#define CPL_TX_SEC_PDU_AUTHINSERT_G(x)  \\\n\t(((x) >> CPL_TX_SEC_PDU_AUTHINSERT_S) & \\\n\t CPL_TX_SEC_PDU_AUTHINSERT_M)\n\nstruct cpl_rx_phys_dsgl {\n\t__be32 op_to_tid;\n\t__be32 pcirlxorder_to_noofsgentr;\n\tstruct rss_header rss_hdr_int;\n};\n\n#define CPL_RX_PHYS_DSGL_OPCODE_S       24\n#define CPL_RX_PHYS_DSGL_OPCODE_M       0xff\n#define CPL_RX_PHYS_DSGL_OPCODE_V(x)    ((x) << CPL_RX_PHYS_DSGL_OPCODE_S)\n#define CPL_RX_PHYS_DSGL_OPCODE_G(x)    \\\n\t(((x) >> CPL_RX_PHYS_DSGL_OPCODE_S) & CPL_RX_PHYS_DSGL_OPCODE_M)\n\n#define CPL_RX_PHYS_DSGL_ISRDMA_S       23\n#define CPL_RX_PHYS_DSGL_ISRDMA_M       0x1\n#define CPL_RX_PHYS_DSGL_ISRDMA_V(x)    ((x) << CPL_RX_PHYS_DSGL_ISRDMA_S)\n#define CPL_RX_PHYS_DSGL_ISRDMA_G(x)    \\\n\t(((x) >> CPL_RX_PHYS_DSGL_ISRDMA_S) & CPL_RX_PHYS_DSGL_ISRDMA_M)\n#define CPL_RX_PHYS_DSGL_ISRDMA_F       CPL_RX_PHYS_DSGL_ISRDMA_V(1U)\n\n#define CPL_RX_PHYS_DSGL_RSVD1_S        20\n#define CPL_RX_PHYS_DSGL_RSVD1_M        0x7\n#define CPL_RX_PHYS_DSGL_RSVD1_V(x)     ((x) << CPL_RX_PHYS_DSGL_RSVD1_S)\n#define CPL_RX_PHYS_DSGL_RSVD1_G(x)     \\\n\t(((x) >> CPL_RX_PHYS_DSGL_RSVD1_S) & \\\n\t CPL_RX_PHYS_DSGL_RSVD1_M)\n\n#define CPL_RX_PHYS_DSGL_PCIRLXORDER_S          31\n#define CPL_RX_PHYS_DSGL_PCIRLXORDER_M          0x1\n#define CPL_RX_PHYS_DSGL_PCIRLXORDER_V(x)       \\\n\t((x) << CPL_RX_PHYS_DSGL_PCIRLXORDER_S)\n#define CPL_RX_PHYS_DSGL_PCIRLXORDER_G(x)       \\\n\t(((x) >> CPL_RX_PHYS_DSGL_PCIRLXORDER_S) & \\\n\t CPL_RX_PHYS_DSGL_PCIRLXORDER_M)\n#define CPL_RX_PHYS_DSGL_PCIRLXORDER_F  CPL_RX_PHYS_DSGL_PCIRLXORDER_V(1U)\n\n#define CPL_RX_PHYS_DSGL_PCINOSNOOP_S           30\n#define CPL_RX_PHYS_DSGL_PCINOSNOOP_M           0x1\n#define CPL_RX_PHYS_DSGL_PCINOSNOOP_V(x)        \\\n\t((x) << CPL_RX_PHYS_DSGL_PCINOSNOOP_S)\n#define CPL_RX_PHYS_DSGL_PCINOSNOOP_G(x)        \\\n\t(((x) >> CPL_RX_PHYS_DSGL_PCINOSNOOP_S) & \\\n\t CPL_RX_PHYS_DSGL_PCINOSNOOP_M)\n\n#define CPL_RX_PHYS_DSGL_PCINOSNOOP_F   CPL_RX_PHYS_DSGL_PCINOSNOOP_V(1U)\n\n#define CPL_RX_PHYS_DSGL_PCITPHNTENB_S          29\n#define CPL_RX_PHYS_DSGL_PCITPHNTENB_M          0x1\n#define CPL_RX_PHYS_DSGL_PCITPHNTENB_V(x)       \\\n\t((x) << CPL_RX_PHYS_DSGL_PCITPHNTENB_S)\n#define CPL_RX_PHYS_DSGL_PCITPHNTENB_G(x)       \\\n\t(((x) >> CPL_RX_PHYS_DSGL_PCITPHNTENB_S) & \\\n\t CPL_RX_PHYS_DSGL_PCITPHNTENB_M)\n#define CPL_RX_PHYS_DSGL_PCITPHNTENB_F  CPL_RX_PHYS_DSGL_PCITPHNTENB_V(1U)\n\n#define CPL_RX_PHYS_DSGL_PCITPHNT_S     27\n#define CPL_RX_PHYS_DSGL_PCITPHNT_M     0x3\n#define CPL_RX_PHYS_DSGL_PCITPHNT_V(x)  ((x) << CPL_RX_PHYS_DSGL_PCITPHNT_S)\n#define CPL_RX_PHYS_DSGL_PCITPHNT_G(x)  \\\n\t(((x) >> CPL_RX_PHYS_DSGL_PCITPHNT_S) & \\\n\t CPL_RX_PHYS_DSGL_PCITPHNT_M)\n\n#define CPL_RX_PHYS_DSGL_DCAID_S        16\n#define CPL_RX_PHYS_DSGL_DCAID_M        0x7ff\n#define CPL_RX_PHYS_DSGL_DCAID_V(x)     ((x) << CPL_RX_PHYS_DSGL_DCAID_S)\n#define CPL_RX_PHYS_DSGL_DCAID_G(x)     \\\n\t(((x) >> CPL_RX_PHYS_DSGL_DCAID_S) & \\\n\t CPL_RX_PHYS_DSGL_DCAID_M)\n\n#define CPL_RX_PHYS_DSGL_NOOFSGENTR_S           0\n#define CPL_RX_PHYS_DSGL_NOOFSGENTR_M           0xffff\n#define CPL_RX_PHYS_DSGL_NOOFSGENTR_V(x)        \\\n\t((x) << CPL_RX_PHYS_DSGL_NOOFSGENTR_S)\n#define CPL_RX_PHYS_DSGL_NOOFSGENTR_G(x)        \\\n\t(((x) >> CPL_RX_PHYS_DSGL_NOOFSGENTR_S) & \\\n\t CPL_RX_PHYS_DSGL_NOOFSGENTR_M)\n\nstruct cpl_rx_mps_pkt {\n\t__be32 op_to_r1_hi;\n\t__be32 r1_lo_length;\n};\n\n#define CPL_RX_MPS_PKT_OP_S     24\n#define CPL_RX_MPS_PKT_OP_M     0xff\n#define CPL_RX_MPS_PKT_OP_V(x)  ((x) << CPL_RX_MPS_PKT_OP_S)\n#define CPL_RX_MPS_PKT_OP_G(x)  \\\n\t(((x) >> CPL_RX_MPS_PKT_OP_S) & CPL_RX_MPS_PKT_OP_M)\n\n#define CPL_RX_MPS_PKT_TYPE_S           20\n#define CPL_RX_MPS_PKT_TYPE_M           0xf\n#define CPL_RX_MPS_PKT_TYPE_V(x)        ((x) << CPL_RX_MPS_PKT_TYPE_S)\n#define CPL_RX_MPS_PKT_TYPE_G(x)        \\\n\t(((x) >> CPL_RX_MPS_PKT_TYPE_S) & CPL_RX_MPS_PKT_TYPE_M)\n\nenum {\n\tX_CPL_RX_MPS_PKT_TYPE_PAUSE = 1 << 0,\n\tX_CPL_RX_MPS_PKT_TYPE_PPP   = 1 << 1,\n\tX_CPL_RX_MPS_PKT_TYPE_QFC   = 1 << 2,\n\tX_CPL_RX_MPS_PKT_TYPE_PTP   = 1 << 3\n};\n\nstruct cpl_srq_table_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[2];\n\t__u8 idx;\n\t__be64 rsvd_pdid;\n\t__be32 qlen_qbase;\n\t__be16 cur_msn;\n\t__be16 max_msn;\n};\n\nstruct cpl_srq_table_rpl {\n\tunion opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[2];\n\t__u8 idx;\n\t__be64 rsvd_pdid;\n\t__be32 qlen_qbase;\n\t__be16 cur_msn;\n\t__be16 max_msn;\n};\n\n \n#define SRQT_QLEN_S   28\n#define SRQT_QLEN_M   0xF\n#define SRQT_QLEN_V(x) ((x) << SRQT_QLEN_S)\n#define SRQT_QLEN_G(x) (((x) >> SRQT_QLEN_S) & SRQT_QLEN_M)\n\n#define SRQT_QBASE_S    0\n#define SRQT_QBASE_M   0x3FFFFFF\n#define SRQT_QBASE_V(x) ((x) << SRQT_QBASE_S)\n#define SRQT_QBASE_G(x) (((x) >> SRQT_QBASE_S) & SRQT_QBASE_M)\n\n#define SRQT_PDID_S    0\n#define SRQT_PDID_M   0xFF\n#define SRQT_PDID_V(x) ((x) << SRQT_PDID_S)\n#define SRQT_PDID_G(x) (((x) >> SRQT_PDID_S) & SRQT_PDID_M)\n\n#define SRQT_IDX_S    0\n#define SRQT_IDX_M    0xF\n#define SRQT_IDX_V(x) ((x) << SRQT_IDX_S)\n#define SRQT_IDX_G(x) (((x) >> SRQT_IDX_S) & SRQT_IDX_M)\n\nstruct cpl_tx_tls_sfo {\n\t__be32 op_to_seg_len;\n\t__be32 pld_len;\n\t__be32 type_protover;\n\t__be32 r1_lo;\n\t__be32 seqno_numivs;\n\t__be32 ivgen_hdrlen;\n\t__be64 scmd1;\n};\n\n \n#define CPL_TX_TLS_SFO_OPCODE_S         24\n#define CPL_TX_TLS_SFO_OPCODE_V(x)      ((x) << CPL_TX_TLS_SFO_OPCODE_S)\n\n#define CPL_TX_TLS_SFO_DATA_TYPE_S      20\n#define CPL_TX_TLS_SFO_DATA_TYPE_V(x)   ((x) << CPL_TX_TLS_SFO_DATA_TYPE_S)\n\n#define CPL_TX_TLS_SFO_CPL_LEN_S        16\n#define CPL_TX_TLS_SFO_CPL_LEN_V(x)     ((x) << CPL_TX_TLS_SFO_CPL_LEN_S)\n\n#define CPL_TX_TLS_SFO_SEG_LEN_S        0\n#define CPL_TX_TLS_SFO_SEG_LEN_M        0xffff\n#define CPL_TX_TLS_SFO_SEG_LEN_V(x)     ((x) << CPL_TX_TLS_SFO_SEG_LEN_S)\n#define CPL_TX_TLS_SFO_SEG_LEN_G(x)     \\\n\t(((x) >> CPL_TX_TLS_SFO_SEG_LEN_S) & CPL_TX_TLS_SFO_SEG_LEN_M)\n\n#define CPL_TX_TLS_SFO_TYPE_S           24\n#define CPL_TX_TLS_SFO_TYPE_M           0xff\n#define CPL_TX_TLS_SFO_TYPE_V(x)        ((x) << CPL_TX_TLS_SFO_TYPE_S)\n#define CPL_TX_TLS_SFO_TYPE_G(x)        \\\n\t(((x) >> CPL_TX_TLS_SFO_TYPE_S) & CPL_TX_TLS_SFO_TYPE_M)\n\n#define CPL_TX_TLS_SFO_PROTOVER_S       8\n#define CPL_TX_TLS_SFO_PROTOVER_M       0xffff\n#define CPL_TX_TLS_SFO_PROTOVER_V(x)    ((x) << CPL_TX_TLS_SFO_PROTOVER_S)\n#define CPL_TX_TLS_SFO_PROTOVER_G(x)    \\\n\t(((x) >> CPL_TX_TLS_SFO_PROTOVER_S) & CPL_TX_TLS_SFO_PROTOVER_M)\n\nstruct cpl_tls_data {\n\tstruct rss_header rsshdr;\n\tunion opcode_tid ot;\n\t__be32 length_pkd;\n\t__be32 seq;\n\t__be32 r1;\n};\n\n#define CPL_TLS_DATA_OPCODE_S           24\n#define CPL_TLS_DATA_OPCODE_M           0xff\n#define CPL_TLS_DATA_OPCODE_V(x)        ((x) << CPL_TLS_DATA_OPCODE_S)\n#define CPL_TLS_DATA_OPCODE_G(x)        \\\n\t(((x) >> CPL_TLS_DATA_OPCODE_S) & CPL_TLS_DATA_OPCODE_M)\n\n#define CPL_TLS_DATA_TID_S              0\n#define CPL_TLS_DATA_TID_M              0xffffff\n#define CPL_TLS_DATA_TID_V(x)           ((x) << CPL_TLS_DATA_TID_S)\n#define CPL_TLS_DATA_TID_G(x)           \\\n\t(((x) >> CPL_TLS_DATA_TID_S) & CPL_TLS_DATA_TID_M)\n\n#define CPL_TLS_DATA_LENGTH_S           0\n#define CPL_TLS_DATA_LENGTH_M           0xffff\n#define CPL_TLS_DATA_LENGTH_V(x)        ((x) << CPL_TLS_DATA_LENGTH_S)\n#define CPL_TLS_DATA_LENGTH_G(x)        \\\n\t(((x) >> CPL_TLS_DATA_LENGTH_S) & CPL_TLS_DATA_LENGTH_M)\n\nstruct cpl_rx_tls_cmp {\n\tstruct rss_header rsshdr;\n\tunion opcode_tid ot;\n\t__be32 pdulength_length;\n\t__be32 seq;\n\t__be32 ddp_report;\n\t__be32 r;\n\t__be32 ddp_valid;\n};\n\n#define CPL_RX_TLS_CMP_OPCODE_S         24\n#define CPL_RX_TLS_CMP_OPCODE_M         0xff\n#define CPL_RX_TLS_CMP_OPCODE_V(x)      ((x) << CPL_RX_TLS_CMP_OPCODE_S)\n#define CPL_RX_TLS_CMP_OPCODE_G(x)      \\\n\t(((x) >> CPL_RX_TLS_CMP_OPCODE_S) & CPL_RX_TLS_CMP_OPCODE_M)\n\n#define CPL_RX_TLS_CMP_TID_S            0\n#define CPL_RX_TLS_CMP_TID_M            0xffffff\n#define CPL_RX_TLS_CMP_TID_V(x)         ((x) << CPL_RX_TLS_CMP_TID_S)\n#define CPL_RX_TLS_CMP_TID_G(x)         \\\n\t(((x) >> CPL_RX_TLS_CMP_TID_S) & CPL_RX_TLS_CMP_TID_M)\n\n#define CPL_RX_TLS_CMP_PDULENGTH_S      16\n#define CPL_RX_TLS_CMP_PDULENGTH_M      0xffff\n#define CPL_RX_TLS_CMP_PDULENGTH_V(x)   ((x) << CPL_RX_TLS_CMP_PDULENGTH_S)\n#define CPL_RX_TLS_CMP_PDULENGTH_G(x)   \\\n\t(((x) >> CPL_RX_TLS_CMP_PDULENGTH_S) & CPL_RX_TLS_CMP_PDULENGTH_M)\n\n#define CPL_RX_TLS_CMP_LENGTH_S         0\n#define CPL_RX_TLS_CMP_LENGTH_M         0xffff\n#define CPL_RX_TLS_CMP_LENGTH_V(x)      ((x) << CPL_RX_TLS_CMP_LENGTH_S)\n#define CPL_RX_TLS_CMP_LENGTH_G(x)      \\\n\t(((x) >> CPL_RX_TLS_CMP_LENGTH_S) & CPL_RX_TLS_CMP_LENGTH_M)\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}