2018-06-21 11:55:31,929 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:31,940 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:31,953 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-21 11:55:31,960 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:31,962 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:31,962 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:31,963 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:31,963 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:31,964 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:31,964 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:31,964 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:31,965 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
