Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:15:39 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    26 |
| Minimum Number of register sites lost to control set restrictions |    60 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           19 |
| Yes          | No                    | No                     |              44 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+----------------------------------+------------------+----------------+
|  clkdv/clk100  |                                  |                                  |                1 |              2 |
|  clkdv/clkout0 |                                  |                                  |                1 |              3 |
|  clkdv/clk12   | mips/dp/registers/E[0]           | mips/dp/pc[31]_i_1_n_0           |                2 |              4 |
|  clkdv/clk12   | memIO/kmem/count[3]_i_1_n_0      | memIO/kmem/count0                |                1 |              4 |
|  clkdv/clk12   | memIO/kmem/keyb_char[15]_i_1_n_0 | memIO/kmem/keyb_char[31]_i_1_n_0 |                2 |              5 |
|  clkdv/clk12   | memIO/kmem/keyb_char[15]_i_1_n_0 |                                  |                3 |              9 |
|  clkdv/clk100  | display/timer/xy/y[9]_i_2_n_0    | display/timer/xy/y[9]_i_1_n_0    |                4 |             10 |
|  clkdv/clk12   | memIO/kmem/bits[9]_i_1_n_0       |                                  |                2 |             10 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_17   |                                  |                3 |             11 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_16   |                                  |                3 |             11 |
|  clkdv/clk12   | memIO/kmem/count0                |                                  |                3 |             12 |
|  clkdv/clk100  | display/timer/xy/Every4thTick    |                                  |                5 |             13 |
|  clkdv/clk12   |                                  | memIO/kmem/clear                 |                5 |             20 |
|  clkdv/clk12   |                                  |                                  |                8 |             22 |
|  clkdv/clk12   |                                  | mips/dp/pc[31]_i_1_n_0           |               14 |             26 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_12   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_13   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_14   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_15   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_11   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_1    |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_2    |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[31]_0   |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]_0    |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/pc_reg[1]      |                                  |                8 |             32 |
|  clkdv/clk12   | mips/dp/registers/wr             |                                  |               12 |             96 |
+----------------+----------------------------------+----------------------------------+------------------+----------------+


