#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Z_GO */
Z_GO_Sync_ctrl_reg__0__MASK EQU 0x01
Z_GO_Sync_ctrl_reg__0__POS EQU 0
Z_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Z_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Z_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Z_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Z_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Z_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Z_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Z_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Z_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Z_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Z_GO_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Z_GO_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Z_GO_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Z_GO_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Z_GO_Sync_ctrl_reg__MASK EQU 0x01
Z_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_GO_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RXCAN */
RXCAN__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RXCAN__0__MASK EQU 0x10
RXCAN__0__PC EQU CYREG_PRT12_PC4
RXCAN__0__PORT EQU 12
RXCAN__0__SHIFT EQU 4
RXCAN__AG EQU CYREG_PRT12_AG
RXCAN__BIE EQU CYREG_PRT12_BIE
RXCAN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RXCAN__BYP EQU CYREG_PRT12_BYP
RXCAN__DM0 EQU CYREG_PRT12_DM0
RXCAN__DM1 EQU CYREG_PRT12_DM1
RXCAN__DM2 EQU CYREG_PRT12_DM2
RXCAN__DR EQU CYREG_PRT12_DR
RXCAN__INP_DIS EQU CYREG_PRT12_INP_DIS
RXCAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RXCAN__MASK EQU 0x10
RXCAN__PORT EQU 12
RXCAN__PRT EQU CYREG_PRT12_PRT
RXCAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RXCAN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RXCAN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RXCAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RXCAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RXCAN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RXCAN__PS EQU CYREG_PRT12_PS
RXCAN__SHIFT EQU 4
RXCAN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RXCAN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RXCAN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RXCAN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RXCAN__SLW EQU CYREG_PRT12_SLW

/* TXCAN */
TXCAN__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TXCAN__0__MASK EQU 0x20
TXCAN__0__PC EQU CYREG_PRT12_PC5
TXCAN__0__PORT EQU 12
TXCAN__0__SHIFT EQU 5
TXCAN__AG EQU CYREG_PRT12_AG
TXCAN__BIE EQU CYREG_PRT12_BIE
TXCAN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TXCAN__BYP EQU CYREG_PRT12_BYP
TXCAN__DM0 EQU CYREG_PRT12_DM0
TXCAN__DM1 EQU CYREG_PRT12_DM1
TXCAN__DM2 EQU CYREG_PRT12_DM2
TXCAN__DR EQU CYREG_PRT12_DR
TXCAN__INP_DIS EQU CYREG_PRT12_INP_DIS
TXCAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TXCAN__MASK EQU 0x20
TXCAN__PORT EQU 12
TXCAN__PRT EQU CYREG_PRT12_PRT
TXCAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TXCAN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TXCAN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TXCAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TXCAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TXCAN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TXCAN__PS EQU CYREG_PRT12_PS
TXCAN__SHIFT EQU 5
TXCAN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TXCAN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TXCAN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TXCAN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TXCAN__SLW EQU CYREG_PRT12_SLW

/* Rx_DYN */
Rx_DYN__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Rx_DYN__0__MASK EQU 0x40
Rx_DYN__0__PC EQU CYREG_PRT5_PC6
Rx_DYN__0__PORT EQU 5
Rx_DYN__0__SHIFT EQU 6
Rx_DYN__AG EQU CYREG_PRT5_AG
Rx_DYN__AMUX EQU CYREG_PRT5_AMUX
Rx_DYN__BIE EQU CYREG_PRT5_BIE
Rx_DYN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_DYN__BYP EQU CYREG_PRT5_BYP
Rx_DYN__CTL EQU CYREG_PRT5_CTL
Rx_DYN__DM0 EQU CYREG_PRT5_DM0
Rx_DYN__DM1 EQU CYREG_PRT5_DM1
Rx_DYN__DM2 EQU CYREG_PRT5_DM2
Rx_DYN__DR EQU CYREG_PRT5_DR
Rx_DYN__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_DYN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_DYN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_DYN__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_DYN__MASK EQU 0x40
Rx_DYN__PORT EQU 5
Rx_DYN__PRT EQU CYREG_PRT5_PRT
Rx_DYN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_DYN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_DYN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_DYN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_DYN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_DYN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_DYN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_DYN__PS EQU CYREG_PRT5_PS
Rx_DYN__SHIFT EQU 6
Rx_DYN__SLW EQU CYREG_PRT5_SLW

/* Tx_DYN */
Tx_DYN__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Tx_DYN__0__MASK EQU 0x80
Tx_DYN__0__PC EQU CYREG_PRT5_PC7
Tx_DYN__0__PORT EQU 5
Tx_DYN__0__SHIFT EQU 7
Tx_DYN__AG EQU CYREG_PRT5_AG
Tx_DYN__AMUX EQU CYREG_PRT5_AMUX
Tx_DYN__BIE EQU CYREG_PRT5_BIE
Tx_DYN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_DYN__BYP EQU CYREG_PRT5_BYP
Tx_DYN__CTL EQU CYREG_PRT5_CTL
Tx_DYN__DM0 EQU CYREG_PRT5_DM0
Tx_DYN__DM1 EQU CYREG_PRT5_DM1
Tx_DYN__DM2 EQU CYREG_PRT5_DM2
Tx_DYN__DR EQU CYREG_PRT5_DR
Tx_DYN__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_DYN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_DYN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_DYN__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_DYN__MASK EQU 0x80
Tx_DYN__PORT EQU 5
Tx_DYN__PRT EQU CYREG_PRT5_PRT
Tx_DYN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_DYN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_DYN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_DYN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_DYN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_DYN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_DYN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_DYN__PS EQU CYREG_PRT5_PS
Tx_DYN__SHIFT EQU 7
Tx_DYN__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

/* CAN_Enable */
CAN_Enable__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
CAN_Enable__0__MASK EQU 0x04
CAN_Enable__0__PC EQU CYREG_PRT1_PC2
CAN_Enable__0__PORT EQU 1
CAN_Enable__0__SHIFT EQU 2
CAN_Enable__AG EQU CYREG_PRT1_AG
CAN_Enable__AMUX EQU CYREG_PRT1_AMUX
CAN_Enable__BIE EQU CYREG_PRT1_BIE
CAN_Enable__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CAN_Enable__BYP EQU CYREG_PRT1_BYP
CAN_Enable__CTL EQU CYREG_PRT1_CTL
CAN_Enable__DM0 EQU CYREG_PRT1_DM0
CAN_Enable__DM1 EQU CYREG_PRT1_DM1
CAN_Enable__DM2 EQU CYREG_PRT1_DM2
CAN_Enable__DR EQU CYREG_PRT1_DR
CAN_Enable__INP_DIS EQU CYREG_PRT1_INP_DIS
CAN_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CAN_Enable__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CAN_Enable__LCD_EN EQU CYREG_PRT1_LCD_EN
CAN_Enable__MASK EQU 0x04
CAN_Enable__PORT EQU 1
CAN_Enable__PRT EQU CYREG_PRT1_PRT
CAN_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CAN_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CAN_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CAN_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CAN_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CAN_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CAN_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CAN_Enable__PS EQU CYREG_PRT1_PS
CAN_Enable__SHIFT EQU 2
CAN_Enable__SLW EQU CYREG_PRT1_SLW

/* ControlReg */
ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
ControlReg_Sync_ctrl_reg__0__POS EQU 0
ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ControlReg_Sync_ctrl_reg__MASK EQU 0x01
ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* Pin_RedLed */
Pin_RedLed__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_RedLed__0__MASK EQU 0x80
Pin_RedLed__0__PC EQU CYREG_PRT12_PC7
Pin_RedLed__0__PORT EQU 12
Pin_RedLed__0__SHIFT EQU 7
Pin_RedLed__AG EQU CYREG_PRT12_AG
Pin_RedLed__BIE EQU CYREG_PRT12_BIE
Pin_RedLed__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_RedLed__BYP EQU CYREG_PRT12_BYP
Pin_RedLed__DM0 EQU CYREG_PRT12_DM0
Pin_RedLed__DM1 EQU CYREG_PRT12_DM1
Pin_RedLed__DM2 EQU CYREG_PRT12_DM2
Pin_RedLed__DR EQU CYREG_PRT12_DR
Pin_RedLed__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_RedLed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_RedLed__MASK EQU 0x80
Pin_RedLed__PORT EQU 12
Pin_RedLed__PRT EQU CYREG_PRT12_PRT
Pin_RedLed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_RedLed__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_RedLed__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_RedLed__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_RedLed__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_RedLed__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_RedLed__PS EQU CYREG_PRT12_PS
Pin_RedLed__SHIFT EQU 7
Pin_RedLed__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_RedLed__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_RedLed__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_RedLed__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_RedLed__SLW EQU CYREG_PRT12_SLW

/* CAN_Standby */
CAN_Standby__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CAN_Standby__0__MASK EQU 0x10
CAN_Standby__0__PC EQU CYREG_PRT6_PC4
CAN_Standby__0__PORT EQU 6
CAN_Standby__0__SHIFT EQU 4
CAN_Standby__AG EQU CYREG_PRT6_AG
CAN_Standby__AMUX EQU CYREG_PRT6_AMUX
CAN_Standby__BIE EQU CYREG_PRT6_BIE
CAN_Standby__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CAN_Standby__BYP EQU CYREG_PRT6_BYP
CAN_Standby__CTL EQU CYREG_PRT6_CTL
CAN_Standby__DM0 EQU CYREG_PRT6_DM0
CAN_Standby__DM1 EQU CYREG_PRT6_DM1
CAN_Standby__DM2 EQU CYREG_PRT6_DM2
CAN_Standby__DR EQU CYREG_PRT6_DR
CAN_Standby__INP_DIS EQU CYREG_PRT6_INP_DIS
CAN_Standby__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CAN_Standby__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CAN_Standby__LCD_EN EQU CYREG_PRT6_LCD_EN
CAN_Standby__MASK EQU 0x10
CAN_Standby__PORT EQU 6
CAN_Standby__PRT EQU CYREG_PRT6_PRT
CAN_Standby__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CAN_Standby__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CAN_Standby__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CAN_Standby__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CAN_Standby__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CAN_Standby__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CAN_Standby__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CAN_Standby__PS EQU CYREG_PRT6_PS
CAN_Standby__SHIFT EQU 4
CAN_Standby__SLW EQU CYREG_PRT6_SLW

/* Z_Axis_Step */
Z_Axis_Step__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Z_Axis_Step__0__MASK EQU 0x04
Z_Axis_Step__0__PC EQU CYREG_PRT12_PC2
Z_Axis_Step__0__PORT EQU 12
Z_Axis_Step__0__SHIFT EQU 2
Z_Axis_Step__AG EQU CYREG_PRT12_AG
Z_Axis_Step__BIE EQU CYREG_PRT12_BIE
Z_Axis_Step__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Z_Axis_Step__BYP EQU CYREG_PRT12_BYP
Z_Axis_Step__DM0 EQU CYREG_PRT12_DM0
Z_Axis_Step__DM1 EQU CYREG_PRT12_DM1
Z_Axis_Step__DM2 EQU CYREG_PRT12_DM2
Z_Axis_Step__DR EQU CYREG_PRT12_DR
Z_Axis_Step__INP_DIS EQU CYREG_PRT12_INP_DIS
Z_Axis_Step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Z_Axis_Step__MASK EQU 0x04
Z_Axis_Step__PORT EQU 12
Z_Axis_Step__PRT EQU CYREG_PRT12_PRT
Z_Axis_Step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Z_Axis_Step__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Z_Axis_Step__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Z_Axis_Step__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Z_Axis_Step__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Z_Axis_Step__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Z_Axis_Step__PS EQU CYREG_PRT12_PS
Z_Axis_Step__SHIFT EQU 2
Z_Axis_Step__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Z_Axis_Step__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Z_Axis_Step__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Z_Axis_Step__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Z_Axis_Step__SLW EQU CYREG_PRT12_SLW

/* Z_Step_Dist_CounterUDB */
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB05_F1
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* CanReaderISR */
CanReaderISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CanReaderISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CanReaderISR__INTC_MASK EQU 0x01
CanReaderISR__INTC_NUMBER EQU 0
CanReaderISR__INTC_PRIOR_NUM EQU 2
CanReaderISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CanReaderISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CanReaderISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_GreenLed */
Pin_GreenLed__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin_GreenLed__0__MASK EQU 0x40
Pin_GreenLed__0__PC EQU CYREG_PRT12_PC6
Pin_GreenLed__0__PORT EQU 12
Pin_GreenLed__0__SHIFT EQU 6
Pin_GreenLed__AG EQU CYREG_PRT12_AG
Pin_GreenLed__BIE EQU CYREG_PRT12_BIE
Pin_GreenLed__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_GreenLed__BYP EQU CYREG_PRT12_BYP
Pin_GreenLed__DM0 EQU CYREG_PRT12_DM0
Pin_GreenLed__DM1 EQU CYREG_PRT12_DM1
Pin_GreenLed__DM2 EQU CYREG_PRT12_DM2
Pin_GreenLed__DR EQU CYREG_PRT12_DR
Pin_GreenLed__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_GreenLed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_GreenLed__MASK EQU 0x40
Pin_GreenLed__PORT EQU 12
Pin_GreenLed__PRT EQU CYREG_PRT12_PRT
Pin_GreenLed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_GreenLed__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_GreenLed__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_GreenLed__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_GreenLed__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_GreenLed__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_GreenLed__PS EQU CYREG_PRT12_PS
Pin_GreenLed__SHIFT EQU 6
Pin_GreenLed__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_GreenLed__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_GreenLed__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_GreenLed__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_GreenLed__SLW EQU CYREG_PRT12_SLW

/* Z_Axis_Clock */
Z_Axis_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Z_Axis_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Z_Axis_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Z_Axis_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Z_Axis_Clock__INDEX EQU 0x02
Z_Axis_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Z_Axis_Clock__PM_ACT_MSK EQU 0x04
Z_Axis_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Z_Axis_Clock__PM_STBY_MSK EQU 0x04

/* Z_Axis_Power_viDAC8 */
Z_Axis_Power_viDAC8__CR0 EQU CYREG_DAC3_CR0
Z_Axis_Power_viDAC8__CR1 EQU CYREG_DAC3_CR1
Z_Axis_Power_viDAC8__D EQU CYREG_DAC3_D
Z_Axis_Power_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Z_Axis_Power_viDAC8__PM_ACT_MSK EQU 0x08
Z_Axis_Power_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Z_Axis_Power_viDAC8__PM_STBY_MSK EQU 0x08
Z_Axis_Power_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Z_Axis_Power_viDAC8__SW0 EQU CYREG_DAC3_SW0
Z_Axis_Power_viDAC8__SW2 EQU CYREG_DAC3_SW2
Z_Axis_Power_viDAC8__SW3 EQU CYREG_DAC3_SW3
Z_Axis_Power_viDAC8__SW4 EQU CYREG_DAC3_SW4
Z_Axis_Power_viDAC8__TR EQU CYREG_DAC3_TR
Z_Axis_Power_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Z_Axis_Power_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Z_Axis_Power_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Z_Axis_Power_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Z_Axis_Power_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Z_Axis_Power_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Z_Axis_Power_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Z_Axis_Power_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Z_Axis_Power_viDAC8__TST EQU CYREG_DAC3_TST

/* Z_Axis_Enable */
Z_Axis_Enable__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Z_Axis_Enable__0__MASK EQU 0x08
Z_Axis_Enable__0__PC EQU CYREG_PRT12_PC3
Z_Axis_Enable__0__PORT EQU 12
Z_Axis_Enable__0__SHIFT EQU 3
Z_Axis_Enable__AG EQU CYREG_PRT12_AG
Z_Axis_Enable__BIE EQU CYREG_PRT12_BIE
Z_Axis_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Z_Axis_Enable__BYP EQU CYREG_PRT12_BYP
Z_Axis_Enable__DM0 EQU CYREG_PRT12_DM0
Z_Axis_Enable__DM1 EQU CYREG_PRT12_DM1
Z_Axis_Enable__DM2 EQU CYREG_PRT12_DM2
Z_Axis_Enable__DR EQU CYREG_PRT12_DR
Z_Axis_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Z_Axis_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Z_Axis_Enable__MASK EQU 0x08
Z_Axis_Enable__PORT EQU 12
Z_Axis_Enable__PRT EQU CYREG_PRT12_PRT
Z_Axis_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Z_Axis_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Z_Axis_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Z_Axis_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Z_Axis_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Z_Axis_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Z_Axis_Enable__PS EQU CYREG_PRT12_PS
Z_Axis_Enable__SHIFT EQU 3
Z_Axis_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Z_Axis_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Z_Axis_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Z_Axis_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Z_Axis_Enable__SLW EQU CYREG_PRT12_SLW

/* Z_Motor_Speed_PWMUDB */
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__MASK EQU 0x01
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__POS EQU 0
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__MASK EQU 0x02
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__POS EQU 1
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__MASK EQU 0x04
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__POS EQU 2
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK EQU 0x87
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* UART2DYNAMIXEL_BUART */
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART2DYNAMIXEL_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART2DYNAMIXEL_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART2DYNAMIXEL_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART2DYNAMIXEL_BUART_sRX_RxSts__3__MASK EQU 0x08
UART2DYNAMIXEL_BUART_sRX_RxSts__3__POS EQU 3
UART2DYNAMIXEL_BUART_sRX_RxSts__4__MASK EQU 0x10
UART2DYNAMIXEL_BUART_sRX_RxSts__4__POS EQU 4
UART2DYNAMIXEL_BUART_sRX_RxSts__5__MASK EQU 0x20
UART2DYNAMIXEL_BUART_sRX_RxSts__5__POS EQU 5
UART2DYNAMIXEL_BUART_sRX_RxSts__MASK EQU 0x38
UART2DYNAMIXEL_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART2DYNAMIXEL_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART2DYNAMIXEL_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART2DYNAMIXEL_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART2DYNAMIXEL_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART2DYNAMIXEL_BUART_sTX_TxSts__0__MASK EQU 0x01
UART2DYNAMIXEL_BUART_sTX_TxSts__0__POS EQU 0
UART2DYNAMIXEL_BUART_sTX_TxSts__1__MASK EQU 0x02
UART2DYNAMIXEL_BUART_sTX_TxSts__1__POS EQU 1
UART2DYNAMIXEL_BUART_sTX_TxSts__2__MASK EQU 0x04
UART2DYNAMIXEL_BUART_sTX_TxSts__2__POS EQU 2
UART2DYNAMIXEL_BUART_sTX_TxSts__3__MASK EQU 0x08
UART2DYNAMIXEL_BUART_sTX_TxSts__3__POS EQU 3
UART2DYNAMIXEL_BUART_sTX_TxSts__MASK EQU 0x0F
UART2DYNAMIXEL_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART2DYNAMIXEL_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART2DYNAMIXEL_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* UART2DYNAMIXEL_RXInternalInterrupt */
UART2DYNAMIXEL_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART2DYNAMIXEL_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART2DYNAMIXEL_RXInternalInterrupt__INTC_MASK EQU 0x08
UART2DYNAMIXEL_RXInternalInterrupt__INTC_NUMBER EQU 3
UART2DYNAMIXEL_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART2DYNAMIXEL_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART2DYNAMIXEL_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART2DYNAMIXEL_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Z_Axis_Move_ISR */
Z_Axis_Move_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Z_Axis_Move_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Z_Axis_Move_ISR__INTC_MASK EQU 0x04
Z_Axis_Move_ISR__INTC_NUMBER EQU 2
Z_Axis_Move_ISR__INTC_PRIOR_NUM EQU 7
Z_Axis_Move_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Z_Axis_Move_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Z_Axis_Move_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Z_Axis_Direction */
Z_Axis_Direction__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Z_Axis_Direction__0__MASK EQU 0x04
Z_Axis_Direction__0__PC EQU CYREG_IO_PC_PRT15_PC2
Z_Axis_Direction__0__PORT EQU 15
Z_Axis_Direction__0__SHIFT EQU 2
Z_Axis_Direction__AG EQU CYREG_PRT15_AG
Z_Axis_Direction__AMUX EQU CYREG_PRT15_AMUX
Z_Axis_Direction__BIE EQU CYREG_PRT15_BIE
Z_Axis_Direction__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Z_Axis_Direction__BYP EQU CYREG_PRT15_BYP
Z_Axis_Direction__CTL EQU CYREG_PRT15_CTL
Z_Axis_Direction__DM0 EQU CYREG_PRT15_DM0
Z_Axis_Direction__DM1 EQU CYREG_PRT15_DM1
Z_Axis_Direction__DM2 EQU CYREG_PRT15_DM2
Z_Axis_Direction__DR EQU CYREG_PRT15_DR
Z_Axis_Direction__INP_DIS EQU CYREG_PRT15_INP_DIS
Z_Axis_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Z_Axis_Direction__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Z_Axis_Direction__LCD_EN EQU CYREG_PRT15_LCD_EN
Z_Axis_Direction__MASK EQU 0x04
Z_Axis_Direction__PORT EQU 15
Z_Axis_Direction__PRT EQU CYREG_PRT15_PRT
Z_Axis_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Z_Axis_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Z_Axis_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Z_Axis_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Z_Axis_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Z_Axis_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Z_Axis_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Z_Axis_Direction__PS EQU CYREG_PRT15_PS
Z_Axis_Direction__SHIFT EQU 2
Z_Axis_Direction__SLW EQU CYREG_PRT15_SLW

/* Z_Axis_StepSizeA */
Z_Axis_StepSizeA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Z_Axis_StepSizeA__0__MASK EQU 0x02
Z_Axis_StepSizeA__0__PC EQU CYREG_PRT12_PC1
Z_Axis_StepSizeA__0__PORT EQU 12
Z_Axis_StepSizeA__0__SHIFT EQU 1
Z_Axis_StepSizeA__AG EQU CYREG_PRT12_AG
Z_Axis_StepSizeA__BIE EQU CYREG_PRT12_BIE
Z_Axis_StepSizeA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Z_Axis_StepSizeA__BYP EQU CYREG_PRT12_BYP
Z_Axis_StepSizeA__DM0 EQU CYREG_PRT12_DM0
Z_Axis_StepSizeA__DM1 EQU CYREG_PRT12_DM1
Z_Axis_StepSizeA__DM2 EQU CYREG_PRT12_DM2
Z_Axis_StepSizeA__DR EQU CYREG_PRT12_DR
Z_Axis_StepSizeA__INP_DIS EQU CYREG_PRT12_INP_DIS
Z_Axis_StepSizeA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Z_Axis_StepSizeA__MASK EQU 0x02
Z_Axis_StepSizeA__PORT EQU 12
Z_Axis_StepSizeA__PRT EQU CYREG_PRT12_PRT
Z_Axis_StepSizeA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Z_Axis_StepSizeA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Z_Axis_StepSizeA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Z_Axis_StepSizeA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Z_Axis_StepSizeA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Z_Axis_StepSizeA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Z_Axis_StepSizeA__PS EQU CYREG_PRT12_PS
Z_Axis_StepSizeA__SHIFT EQU 1
Z_Axis_StepSizeA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Z_Axis_StepSizeA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Z_Axis_StepSizeA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Z_Axis_StepSizeA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Z_Axis_StepSizeA__SLW EQU CYREG_PRT12_SLW

/* Z_Axis_StepSizeB */
Z_Axis_StepSizeB__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Z_Axis_StepSizeB__0__MASK EQU 0x01
Z_Axis_StepSizeB__0__PC EQU CYREG_PRT12_PC0
Z_Axis_StepSizeB__0__PORT EQU 12
Z_Axis_StepSizeB__0__SHIFT EQU 0
Z_Axis_StepSizeB__AG EQU CYREG_PRT12_AG
Z_Axis_StepSizeB__BIE EQU CYREG_PRT12_BIE
Z_Axis_StepSizeB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Z_Axis_StepSizeB__BYP EQU CYREG_PRT12_BYP
Z_Axis_StepSizeB__DM0 EQU CYREG_PRT12_DM0
Z_Axis_StepSizeB__DM1 EQU CYREG_PRT12_DM1
Z_Axis_StepSizeB__DM2 EQU CYREG_PRT12_DM2
Z_Axis_StepSizeB__DR EQU CYREG_PRT12_DR
Z_Axis_StepSizeB__INP_DIS EQU CYREG_PRT12_INP_DIS
Z_Axis_StepSizeB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Z_Axis_StepSizeB__MASK EQU 0x01
Z_Axis_StepSizeB__PORT EQU 12
Z_Axis_StepSizeB__PRT EQU CYREG_PRT12_PRT
Z_Axis_StepSizeB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Z_Axis_StepSizeB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Z_Axis_StepSizeB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Z_Axis_StepSizeB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Z_Axis_StepSizeB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Z_Axis_StepSizeB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Z_Axis_StepSizeB__PS EQU CYREG_PRT12_PS
Z_Axis_StepSizeB__SHIFT EQU 0
Z_Axis_StepSizeB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Z_Axis_StepSizeB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Z_Axis_StepSizeB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Z_Axis_StepSizeB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Z_Axis_StepSizeB__SLW EQU CYREG_PRT12_SLW

/* isr_rx_interrupt */
isr_rx_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx_interrupt__INTC_MASK EQU 0x10
isr_rx_interrupt__INTC_NUMBER EQU 4
isr_rx_interrupt__INTC_PRIOR_NUM EQU 1
isr_rx_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_rx_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_tx_interrupt */
isr_tx_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tx_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tx_interrupt__INTC_MASK EQU 0x20
isr_tx_interrupt__INTC_NUMBER EQU 5
isr_tx_interrupt__INTC_PRIOR_NUM EQU 1
isr_tx_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_tx_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tx_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Counter_CanReader_CounterHW */
Counter_CanReader_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_CanReader_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_CanReader_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_CanReader_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_CanReader_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_CanReader_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_CanReader_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_CanReader_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_CanReader_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_CanReader_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_CanReader_CounterHW__PM_ACT_MSK EQU 0x01
Counter_CanReader_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_CanReader_CounterHW__PM_STBY_MSK EQU 0x01
Counter_CanReader_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_CanReader_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_CanReader_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* Z_Axis_Bumper_ISR */
Z_Axis_Bumper_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Z_Axis_Bumper_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Z_Axis_Bumper_ISR__INTC_MASK EQU 0x02
Z_Axis_Bumper_ISR__INTC_NUMBER EQU 1
Z_Axis_Bumper_ISR__INTC_PRIOR_NUM EQU 7
Z_Axis_Bumper_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Z_Axis_Bumper_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Z_Axis_Bumper_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Z_Axis_CurrentRef */
Z_Axis_CurrentRef__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Z_Axis_CurrentRef__0__MASK EQU 0x08
Z_Axis_CurrentRef__0__PC EQU CYREG_IO_PC_PRT15_PC3
Z_Axis_CurrentRef__0__PORT EQU 15
Z_Axis_CurrentRef__0__SHIFT EQU 3
Z_Axis_CurrentRef__AG EQU CYREG_PRT15_AG
Z_Axis_CurrentRef__AMUX EQU CYREG_PRT15_AMUX
Z_Axis_CurrentRef__BIE EQU CYREG_PRT15_BIE
Z_Axis_CurrentRef__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Z_Axis_CurrentRef__BYP EQU CYREG_PRT15_BYP
Z_Axis_CurrentRef__CTL EQU CYREG_PRT15_CTL
Z_Axis_CurrentRef__DM0 EQU CYREG_PRT15_DM0
Z_Axis_CurrentRef__DM1 EQU CYREG_PRT15_DM1
Z_Axis_CurrentRef__DM2 EQU CYREG_PRT15_DM2
Z_Axis_CurrentRef__DR EQU CYREG_PRT15_DR
Z_Axis_CurrentRef__INP_DIS EQU CYREG_PRT15_INP_DIS
Z_Axis_CurrentRef__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Z_Axis_CurrentRef__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Z_Axis_CurrentRef__LCD_EN EQU CYREG_PRT15_LCD_EN
Z_Axis_CurrentRef__MASK EQU 0x08
Z_Axis_CurrentRef__PORT EQU 15
Z_Axis_CurrentRef__PRT EQU CYREG_PRT15_PRT
Z_Axis_CurrentRef__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Z_Axis_CurrentRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Z_Axis_CurrentRef__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Z_Axis_CurrentRef__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Z_Axis_CurrentRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Z_Axis_CurrentRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Z_Axis_CurrentRef__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Z_Axis_CurrentRef__PS EQU CYREG_PRT15_PS
Z_Axis_CurrentRef__SHIFT EQU 3
Z_Axis_CurrentRef__SLW EQU CYREG_PRT15_SLW

/* Z_Axis_Bumper_Port */
Z_Axis_Bumper_Port__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Z_Axis_Bumper_Port__0__MASK EQU 0x01
Z_Axis_Bumper_Port__0__PC EQU CYREG_PRT3_PC0
Z_Axis_Bumper_Port__0__PORT EQU 3
Z_Axis_Bumper_Port__0__SHIFT EQU 0
Z_Axis_Bumper_Port__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Z_Axis_Bumper_Port__1__MASK EQU 0x02
Z_Axis_Bumper_Port__1__PC EQU CYREG_PRT3_PC1
Z_Axis_Bumper_Port__1__PORT EQU 3
Z_Axis_Bumper_Port__1__SHIFT EQU 1
Z_Axis_Bumper_Port__AG EQU CYREG_PRT3_AG
Z_Axis_Bumper_Port__AMUX EQU CYREG_PRT3_AMUX
Z_Axis_Bumper_Port__BIE EQU CYREG_PRT3_BIE
Z_Axis_Bumper_Port__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Z_Axis_Bumper_Port__BYP EQU CYREG_PRT3_BYP
Z_Axis_Bumper_Port__CTL EQU CYREG_PRT3_CTL
Z_Axis_Bumper_Port__DM0 EQU CYREG_PRT3_DM0
Z_Axis_Bumper_Port__DM1 EQU CYREG_PRT3_DM1
Z_Axis_Bumper_Port__DM2 EQU CYREG_PRT3_DM2
Z_Axis_Bumper_Port__Down_Limit__INTTYPE EQU CYREG_PICU3_INTTYPE1
Z_Axis_Bumper_Port__Down_Limit__MASK EQU 0x02
Z_Axis_Bumper_Port__Down_Limit__PC EQU CYREG_PRT3_PC1
Z_Axis_Bumper_Port__Down_Limit__PORT EQU 3
Z_Axis_Bumper_Port__Down_Limit__SHIFT EQU 1
Z_Axis_Bumper_Port__DR EQU CYREG_PRT3_DR
Z_Axis_Bumper_Port__INP_DIS EQU CYREG_PRT3_INP_DIS
Z_Axis_Bumper_Port__INTSTAT EQU CYREG_PICU3_INTSTAT
Z_Axis_Bumper_Port__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Z_Axis_Bumper_Port__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Z_Axis_Bumper_Port__LCD_EN EQU CYREG_PRT3_LCD_EN
Z_Axis_Bumper_Port__MASK EQU 0x03
Z_Axis_Bumper_Port__PORT EQU 3
Z_Axis_Bumper_Port__PRT EQU CYREG_PRT3_PRT
Z_Axis_Bumper_Port__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Z_Axis_Bumper_Port__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Z_Axis_Bumper_Port__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Z_Axis_Bumper_Port__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Z_Axis_Bumper_Port__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Z_Axis_Bumper_Port__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Z_Axis_Bumper_Port__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Z_Axis_Bumper_Port__PS EQU CYREG_PRT3_PS
Z_Axis_Bumper_Port__SHIFT EQU 0
Z_Axis_Bumper_Port__SLW EQU CYREG_PRT3_SLW
Z_Axis_Bumper_Port__SNAP EQU CYREG_PICU3_SNAP
Z_Axis_Bumper_Port__Up_Limit__INTTYPE EQU CYREG_PICU3_INTTYPE0
Z_Axis_Bumper_Port__Up_Limit__MASK EQU 0x01
Z_Axis_Bumper_Port__Up_Limit__PC EQU CYREG_PRT3_PC0
Z_Axis_Bumper_Port__Up_Limit__PORT EQU 3
Z_Axis_Bumper_Port__Up_Limit__SHIFT EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0000003E
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
