
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034829                       # Number of seconds simulated
sim_ticks                                 34828879581                       # Number of ticks simulated
final_tick                               561132929589                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30233                       # Simulator instruction rate (inst/s)
host_op_rate                                    38076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 957245                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878380                       # Number of bytes of host memory used
host_seconds                                 36384.51                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1385376080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       548480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       362112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            362112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         4285                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4301                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2829                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2829                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        58802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     15747851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15806653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        58802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10396889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10396889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10396889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        58802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     15747851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26203542                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 83522494                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31521141                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25717347                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2102565                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13440801                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12441361                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3260928                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        92537                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     32667684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              171257744                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31521141                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15702289                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37137672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10969125                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        4588692                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          15903386                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        808253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83243251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.544128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.339651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46105579     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3031482      3.64%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4576076      5.50%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3166127      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2220153      2.67%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2171926      2.61%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1310147      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2795729      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         17866032     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83243251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.377397                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.050439                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         33599958                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4817635                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          35459213                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        517495                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8848942                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5309748                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           250                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      205092849                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1234                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8848942                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35467523                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          489212                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1624697                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34071319                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2741552                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      199008461                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents        1151162                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        928936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    279086745                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     926389995                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    926389995                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171990357                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107096313                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        35922                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8137121                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18249261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9345010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       112698                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2665719                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          185531315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         148262119                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       295131                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61799531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    189051296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83243251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.781071                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.919075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29587441     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16752738     20.13%     55.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12007770     14.42%     70.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8004838      9.62%     79.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8102532      9.73%     89.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3892239      4.68%     94.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3451337      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       654866      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       789490      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83243251                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          808787     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         160091     14.05%     85.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        170528     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124003753     83.64%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1872398      1.26%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14570989      9.83%     94.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7797892      5.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      148262119                       # Type of FU issued
system.switch_cpus.iq.rate                   1.775116                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1139406                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007685                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    381202018                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    247365474                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    144163100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      149401525                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       465244                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7073451                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6340                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2237987                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8848942                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          252842                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         48487                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    185565559                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       643559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18249261                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9345010                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          41201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1282274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1143035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2425309                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     145539830                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13619936                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2722281                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     6                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21225040                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20691122                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7605104                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.742523                       # Inst execution rate
system.switch_cpus.iew.wb_sent              144225109                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             144163100                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          93409103                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         265369356                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.726039                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351997                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     62301567                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2119501                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     74394309                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.656903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.177697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28263287     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     21397572     28.76%     66.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8091559     10.88%     77.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4527675      6.09%     83.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3824295      5.14%     88.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1710360      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1632313      2.19%     93.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1120405      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3826843      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     74394309                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123264152                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18282827                       # Number of memory references committed
system.switch_cpus.commit.loads              11175804                       # Number of loads committed
system.switch_cpus.commit.membars               17088                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17884103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110969711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3826843                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            256133185                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           379986079                       # The number of ROB writes
system.switch_cpus.timesIdled                   16912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  279243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.835225                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.835225                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.197282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.197282                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        653660715                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       200499726                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       188550030                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          34176                       # number of misc regfile writes
system.l2.replacements                           4301                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           313893                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12493                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.125510                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           384.342025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      15.002000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    2074.937471                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5717.718503                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.046917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001831                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.253288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.697964                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        28768                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28768                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9364                       # number of Writeback hits
system.l2.Writeback_hits::total                  9364                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         28768                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28768                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        28768                       # number of overall hits
system.l2.overall_hits::total                   28768                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         4285                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4301                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4301                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4285                       # number of overall misses
system.l2.overall_misses::total                  4301                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       724846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    234436783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       235161629                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       724846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    234436783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        235161629                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       724846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    234436783                       # number of overall miss cycles
system.l2.overall_miss_latency::total       235161629                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        33053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               33069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9364                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        33053                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33069                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        33053                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33069                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.129640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.130061                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.129640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130061                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.129640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130061                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 45302.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54711.034539                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54676.035573                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 45302.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 54711.034539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54676.035573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 45302.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 54711.034539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54676.035573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2829                       # number of writebacks
system.l2.writebacks::total                      2829                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         4285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4301                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4301                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       632133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    209692909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    210325042                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       632133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    209692909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    210325042                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       632133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    209692909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    210325042                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.129640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.130061                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.129640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.129640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130061                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39508.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48936.501517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48901.428040                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39508.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48936.501517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48901.428040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39508.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48936.501517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48901.428040                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                461.996219                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015911019                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    462                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2198941.599567                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    15.996219                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            446                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.025635                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.714744                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.740379                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15903367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15903367                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15903367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15903367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15903367                       # number of overall hits
system.cpu.icache.overall_hits::total        15903367                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       922450                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       922450                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       922450                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       922450                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       922450                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       922450                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15903386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15903386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15903386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15903386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15903386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15903386                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        48550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        48550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        48550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        48550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        48550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        48550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       742557                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       742557                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       742557                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       742557                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       742557                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       742557                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46409.812500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46409.812500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 46409.812500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46409.812500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 46409.812500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46409.812500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  33053                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                163648275                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  33309                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4913.034765                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.414878                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.585122                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.903964                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.096036                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10367666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10367666                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7072849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7072849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17120                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        17088                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17440515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17440515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17440515                       # number of overall hits
system.cpu.dcache.overall_hits::total        17440515                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        66424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66424                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        66424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        66424                       # number of overall misses
system.cpu.dcache.overall_misses::total         66424                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1677200618                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1677200618                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1677200618                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1677200618                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1677200618                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1677200618                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10434090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10434090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17506939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17506939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17506939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17506939                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.003794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.003794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25249.918975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25249.918975                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25249.918975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25249.918975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25249.918975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25249.918975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9364                       # number of writebacks
system.cpu.dcache.writebacks::total              9364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        33371                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33371                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        33371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        33371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33371                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        33053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33053                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        33053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        33053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33053                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    463265926                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    463265926                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    463265926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463265926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    463265926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463265926                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001888                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14015.851088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14015.851088                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14015.851088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14015.851088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14015.851088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14015.851088                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
