# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mig_example.srcs" \
"../../../../mig_example.srcs/ddr2_model.v" \
"../../../../mig_example.srcs/sources_1/ip/mig/mig/example_design/sim/sim_tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
