

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_252_26'
================================================================
* Date:           Mon Aug 12 18:56:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_252_26  |    90122|    90122|        22|         11|          1|  8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 11, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_1_9 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251]   --->   Operation 25 'alloca' 's_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_11 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 26 'alloca' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln244_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln244_1"   --->   Operation 27 'read' 'zext_ln244_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln244_1_cast = zext i5 %zext_ln244_1_read"   --->   Operation 28 'zext' 'zext_ln244_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln252 = store i14 0, i14 %j_11" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 29 'store' 'store_ln252' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln251 = store i32 0.1, i32 %s_1_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251]   --->   Operation 30 'store' 'store_ln251' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body759"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = load i14 %j_11" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 32 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%icmp_ln252 = icmp_eq  i14 %j, i14 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 33 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln252 = add i14 %j, i14 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 34 'add' 'add_ln252' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.body759.split, void %VITIS_LOOP_260_27.exitStub" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 35 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 36 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln253 = add i13 %trunc_ln252, i13 %zext_ln244_1_cast" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253]   --->   Operation 37 'add' 'add_ln253' <Predicate = (!icmp_ln252)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln252 = store i14 %add_ln252, i14 %j_11" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 38 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i13 %add_ln253" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253]   --->   Operation 39 'zext' 'zext_ln253' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln253" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253]   --->   Operation 40 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%temp_a = load i13 %A_1_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253]   --->   Operation 41 'load' 'temp_a' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln253" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:254]   --->   Operation 42 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%temp_b = load i13 %B_3_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:254]   --->   Operation 43 'load' 'temp_b' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%temp_a = load i13 %A_1_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253]   --->   Operation 44 'load' 'temp_a' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%temp_b = load i13 %B_3_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:254]   --->   Operation 45 'load' 'temp_b' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln255 = bitcast i32 %temp_a" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 46 'bitcast' 'bitcast_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 47 'partselect' 'tmp_43' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i32 %bitcast_ln255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 48 'trunc' 'trunc_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln255 = icmp_ne  i8 %tmp_43, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 49 'icmp' 'icmp_ln255' <Predicate = (!icmp_ln252)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln255_1 = icmp_eq  i23 %trunc_ln255, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 50 'icmp' 'icmp_ln255_1' <Predicate = (!icmp_ln252)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [4/4] (2.73ns)   --->   "%tmp_44 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 51 'fcmp' 'tmp_44' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [8/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 52 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 53 [3/4] (2.73ns)   --->   "%tmp_44 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 53 'fcmp' 'tmp_44' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln255_1 = bitcast i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 54 'bitcast' 'bitcast_ln255_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln255_1, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 55 'partselect' 'tmp_45' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln255_1 = trunc i32 %bitcast_ln255_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 56 'trunc' 'trunc_ln255_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln255_2 = icmp_ne  i8 %tmp_45, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 57 'icmp' 'icmp_ln255_2' <Predicate = (!icmp_ln252)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.28ns)   --->   "%icmp_ln255_3 = icmp_eq  i23 %trunc_ln255_1, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 58 'icmp' 'icmp_ln255_3' <Predicate = (!icmp_ln252)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [4/4] (2.73ns)   --->   "%tmp_46 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 59 'fcmp' 'tmp_46' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [7/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 61 [2/4] (2.73ns)   --->   "%tmp_44 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 61 'fcmp' 'tmp_44' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [3/4] (2.73ns)   --->   "%tmp_46 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 62 'fcmp' 'tmp_46' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [6/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.73>
ST_7 : Operation 64 [1/4] (2.73ns)   --->   "%tmp_44 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 64 'fcmp' 'tmp_44' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/4] (2.73ns)   --->   "%tmp_46 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 65 'fcmp' 'tmp_46' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [5/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 66 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 67 [1/4] (2.73ns)   --->   "%tmp_46 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 67 'fcmp' 'tmp_46' <Predicate = (!icmp_ln252)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [4/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln255_2)   --->   "%or_ln255 = or i1 %icmp_ln255_1, i1 %icmp_ln255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 69 'or' 'or_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln255_2)   --->   "%and_ln255 = and i1 %or_ln255, i1 %tmp_44" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 70 'and' 'and_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln255_2)   --->   "%or_ln255_1 = or i1 %icmp_ln255_3, i1 %icmp_ln255_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 71 'or' 'or_ln255_1' <Predicate = (!icmp_ln252)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln255_2)   --->   "%and_ln255_1 = and i1 %or_ln255_1, i1 %tmp_46" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 72 'and' 'and_ln255_1' <Predicate = (!icmp_ln252)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln255_2 = or i1 %and_ln255, i1 %and_ln255_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 73 'or' 'or_ln255_2' <Predicate = (!icmp_ln252)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [3/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 75 [2/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 75 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 76 [1/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 76 'fmul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%s_1_9_load_1 = load i32 %s_1_9"   --->   Operation 94 'load' 's_1_9_load_1' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_1_9_out, i32 %s_1_9_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln252)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%s_1_9_load = load i32 %s_1_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 77 'load' 's_1_9_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [10/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 78 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 79 [9/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 79 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 80 [8/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 80 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 81 [7/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 81 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 82 [6/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 82 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 83 [5/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 83 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 84 [4/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 84 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 85 [3/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 85 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 86 [2/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 86 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 87 [1/10] (3.35ns)   --->   "%s_1 = fadd i32 %s_1_9_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256]   --->   Operation 87 'fadd' 's_1' <Predicate = (!or_ln255_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln252 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 88 'specpipeline' 'specpipeline_ln252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln252 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 90 'specloopname' 'specloopname_ln252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%s_1_10 = select i1 %or_ln255_2, i32 %s_1_9_load, i32 %s_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255]   --->   Operation 91 'select' 's_1_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln251 = store i32 %s_1_10, i32 %s_1_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251]   --->   Operation 92 'store' 'store_ln251' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.body759" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252]   --->   Operation 93 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln252', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) of constant 0 on local variable 'j', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [9]  (1.588 ns)
	'load' operation 14 bit ('j', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) on local variable 'j', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [13]  (0.000 ns)
	'add' operation 14 bit ('add_ln252', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) [15]  (1.812 ns)
	'store' operation 0 bit ('store_ln252', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) of variable 'add_ln252', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 on local variable 'j', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [49]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 13 bit ('A_1_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253) [25]  (0.000 ns)
	'load' operation 32 bit ('temp_a', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253) on array 'A_1' [26]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253) on array 'A_1' [26]  (3.254 ns)

 <State 4>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_44', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [35]  (2.730 ns)

 <State 5>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_44', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [35]  (2.730 ns)

 <State 6>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_44', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [35]  (2.730 ns)

 <State 7>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_44', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [35]  (2.730 ns)

 <State 8>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_46', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [43]  (2.730 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [46]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [46]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [46]  (2.566 ns)

 <State 12>: 3.356ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_9_load', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) on local variable 's_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251 [18]  (0.000 ns)
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 13>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 14>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 15>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 16>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 17>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 18>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 19>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 20>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 21>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256) [47]  (3.356 ns)

 <State 22>: 2.286ns
The critical path consists of the following:
	'select' operation 32 bit ('s_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) [48]  (0.698 ns)
	'store' operation 0 bit ('store_ln251', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251) of variable 's_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255 on local variable 's_1', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251 [50]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
