
*** Running vivado
    with args -log FFT_Microblaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FFT_Microblaze_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FFT_Microblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
Command: link_design -top FFT_Microblaze_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.dcp' for cell 'FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.dcp' for cell 'FFT_Microblaze_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0.dcp' for cell 'FFT_Microblaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0.dcp' for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_bram_if_cntlr_0/FFT_Microblaze_dlmb_bram_if_cntlr_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_bram_if_cntlr_0/FFT_Microblaze_ilmb_bram_if_cntlr_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_ilmb_v10_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/FFT_Microblaze_lmb_bram_0.dcp' for cell 'FFT_Microblaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_ilmb_v10_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_ilmb_v10_0.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0.xdc] for cell 'FFT_Microblaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.449 ; gain = 562.660
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0.xdc] for cell 'FFT_Microblaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_board.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_board.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'FFT_Microblaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1279.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1279.484 ; gain = 973.098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1279.484 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1231c5860

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1290.746 ; gain = 11.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cfacb440

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 113c8b903

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.981 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 180 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9f74edae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 602 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG FFT_Microblaze_i/clk_wiz_1/inst/clk_out1_FFT_Microblaze_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net FFT_Microblaze_i/clk_wiz_1/inst/clk_out1_FFT_Microblaze_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 8be32408

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ec327303

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d512c5a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              47  |              70  |                                              2  |
|  Constant propagation         |              25  |             180  |                                              0  |
|  Sweep                        |               0  |             602  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1383.227 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d2216703

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.227 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.811 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1d2216703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1577.402 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d2216703

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.402 ; gain = 194.176

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d2216703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.402 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1577.402 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d2216703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.402 ; gain = 297.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_Microblaze_wrapper_drc_opted.rpt -pb FFT_Microblaze_wrapper_drc_opted.pb -rpx FFT_Microblaze_wrapper_drc_opted.rpx
Command: report_drc -file FFT_Microblaze_wrapper_drc_opted.rpt -pb FFT_Microblaze_wrapper_drc_opted.pb -rpx FFT_Microblaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d2b0e5ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1577.402 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e478b7c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11cb71816

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11cb71816

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11cb71816

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7917c1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1168c7ae8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 2 Global Placement | Checksum: 5398c642

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5398c642

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d847ed93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 167dfc210

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18568d788

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1129ff760

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cf0c9fd3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e89ed48c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e89ed48c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c9425d4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/slv_reg2_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c9425d4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.029. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d0615e9f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d0615e9f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0615e9f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d0615e9f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.402 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 236681caf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.402 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 236681caf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.402 ; gain = 0.000
Ending Placer Task | Checksum: 1acef1391

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1577.402 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1577.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FFT_Microblaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FFT_Microblaze_wrapper_utilization_placed.rpt -pb FFT_Microblaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FFT_Microblaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1577.402 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f0f417d7 ConstDB: 0 ShapeSum: bbfafbba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12dd6c4f1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.402 ; gain = 0.000
Post Restoration Checksum: NetGraph: bd08f4ad NumContArr: 70cdd044 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12dd6c4f1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1593.754 ; gain = 16.352

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12dd6c4f1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1601.313 ; gain = 23.910

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12dd6c4f1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1601.313 ; gain = 23.910
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: aedbdd59

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1624.590 ; gain = 47.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.035  | TNS=0.000  | WHS=-0.191 | THS=-45.502|

Phase 2 Router Initialization | Checksum: 8e84b03f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1de15e001

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1037
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.991  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 127772feb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.578 ; gain = 90.176
Phase 4 Rip-up And Reroute | Checksum: 127772feb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 120a8686f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.004  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 120a8686f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 120a8686f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176
Phase 5 Delay and Skew Optimization | Checksum: 120a8686f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e5758938

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.004  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 102e00ee9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176
Phase 6 Post Hold Fix | Checksum: 102e00ee9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.90396 %
  Global Horizontal Routing Utilization  = 3.15483 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9b5f9739

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9b5f9739

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a05f8116

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.578 ; gain = 90.176

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.004  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a05f8116

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.578 ; gain = 90.176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.578 ; gain = 90.176

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.578 ; gain = 90.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1667.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1667.578 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1667.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_Microblaze_wrapper_drc_routed.rpt -pb FFT_Microblaze_wrapper_drc_routed.pb -rpx FFT_Microblaze_wrapper_drc_routed.rpx
Command: report_drc -file FFT_Microblaze_wrapper_drc_routed.rpt -pb FFT_Microblaze_wrapper_drc_routed.pb -rpx FFT_Microblaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FFT_Microblaze_wrapper_methodology_drc_routed.rpt -pb FFT_Microblaze_wrapper_methodology_drc_routed.pb -rpx FFT_Microblaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FFT_Microblaze_wrapper_methodology_drc_routed.rpt -pb FFT_Microblaze_wrapper_methodology_drc_routed.pb -rpx FFT_Microblaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/FFT_Microblaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FFT_Microblaze_wrapper_power_routed.rpt -pb FFT_Microblaze_wrapper_power_summary_routed.pb -rpx FFT_Microblaze_wrapper_power_routed.rpx
Command: report_power -file FFT_Microblaze_wrapper_power_routed.rpt -pb FFT_Microblaze_wrapper_power_summary_routed.pb -rpx FFT_Microblaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FFT_Microblaze_wrapper_route_status.rpt -pb FFT_Microblaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FFT_Microblaze_wrapper_timing_summary_routed.rpt -pb FFT_Microblaze_wrapper_timing_summary_routed.pb -rpx FFT_Microblaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FFT_Microblaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FFT_Microblaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FFT_Microblaze_wrapper_bus_skew_routed.rpt -pb FFT_Microblaze_wrapper_bus_skew_routed.pb -rpx FFT_Microblaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force FFT_Microblaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 4 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: reset_rtl_0, diff_clock_rtl_clk_n, diff_clock_rtl_clk_p, and reset_rtl.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 4 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: reset_rtl_0, diff_clock_rtl_clk_n, diff_clock_rtl_clk_p, and reset_rtl.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full output FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full multiplier stage FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[11][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[11][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[11][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[13][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[13][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[13][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[15][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[15][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[15][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[1][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[1][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[1][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[3][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[3][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[3][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[5][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[5][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[5][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[7][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[7][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[7][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[9][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[9][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Output_Buffer_reg[9][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re]__0__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re]__0__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_1__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__0_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__0/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[0][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[10][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[11][Re][5]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[12][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[13][Re][5]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[14][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[15][Re][5]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[1][Re][5]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[2][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_1__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[3][Re][5]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[4][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_1__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[5][Re][5]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_1__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[6][Re][5]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re]__0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_1__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[7][Re][5]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__1_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__1/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[8][Re][5]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__2_n_0 is a gated clock net sourced by a combinational pin FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__2/O, cell FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Data_Output_Buffer_reg[9][Re][5]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 81 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 83 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 15:09:37 2021...
