Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2625: <ibufgds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2633: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2702: Net <axi4_0_M_RDATA[127]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2747: Net <axi4_0_S_WDATA[127]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2750: Net <axi4_0_S_WSTRB[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2842: Net <axi4_lite_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" Line 2853: Net <axi4_lite_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <ps7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_lite>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_1>.
    Set property "BOX_TYPE = user_black_box" for instance <TPG_SWRST_FF>.
    Set property "BOX_TYPE = user_black_box" for instance <TPG_SWRST>.
    Set property "BOX_TYPE = user_black_box" for instance <FILTER_SWRST_FF>.
    Set property "BOX_TYPE = user_black_box" for instance <FILTER_SWRST>.
    Set property "BOX_TYPE = user_black_box" for instance <VIDEO_MUX_0>.
    Set property "BOX_TYPE = user_black_box" for instance <CLK_DETECT_0>.
    Set property "BOX_TYPE = user_black_box" for instance <VTC_0>.
    Set property "BOX_TYPE = user_black_box" for instance <HDMI_IN>.
    Set property "BOX_TYPE = user_black_box" for instance <TPG_0>.
    Set property "BOX_TYPE = user_black_box" for instance <VID_IN_AXI4S>.
    Set property "BOX_TYPE = user_black_box" for instance <CRESAMPLE_0>.
    Set property "BOX_TYPE = user_black_box" for instance <YUV2RGB_0>.
    Set property "BOX_TYPE = user_black_box" for instance <TPG_VDMA>.
    Set property "BOX_TYPE = user_black_box" for instance <FILTER_ENGINE>.
    Set property "BOX_TYPE = user_black_box" for instance <FILTER_VDMA>.
    Set property "BOX_TYPE = user_black_box" for instance <LOGICVC_0>.
    Set property "BOX_TYPE = user_black_box" for instance <PERF_MON_HP0_HP2>.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_GMII_TXD> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_GMII_TXD> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <GPIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_DATA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_DATA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_BUSVOLT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_DATA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_DATA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_BUSVOLT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TRACE_DATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <USB0_PORT_INDCTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <USB1_PORT_INDCTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_WID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARBURST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARLOCK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARSIZE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWBURST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWLOCK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWSIZE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARPROT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWPROT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARADDR> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWADDR> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_WDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARCACHE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARLEN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARQOS> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWCACHE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWLEN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWQOS> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_WSTRB> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP0_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP0_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP0_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP0_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP2_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP2_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP2_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP2_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA0_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA1_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA2_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA3_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FTMT_F2P_TRIGACK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FTMT_P2F_TRIG> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FTMT_P2F_DEBUG> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <EVENT_STANDBYWFE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <EVENT_STANDBYWFI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <CAN0_PHY_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <CAN1_PHY_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_GMII_TX_EN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_GMII_TX_ER> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_MDIO_MDC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_MDIO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_MDIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_SOF_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET0_SOF_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_GMII_TX_EN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_GMII_TX_ER> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_MDIO_MDC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_MDIO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_MDIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_SOF_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <ENET1_SOF_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <I2C0_SDA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <I2C0_SDA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <I2C0_SCL_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <I2C0_SCL_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <PJTAG_TD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <PJTAG_TD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_CLK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_CMD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_CMD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_LED> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO0_BUSPOW> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_CLK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_CMD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_CMD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_LED> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SDIO1_BUSPOW> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SCLK_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SCLK_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_MOSI_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_MOSI_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_MISO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_MISO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SS_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SS1_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SS2_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI0_SS_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SCLK_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SCLK_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_MOSI_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_MOSI_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_MISO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_MISO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SS_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SS1_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SS2_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <SPI1_SS_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART0_DTRN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART0_RTSN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART0_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART1_DTRN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART1_RTSN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <UART1_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC0_WAVE0_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC0_WAVE1_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC0_WAVE2_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC1_WAVE0_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC1_WAVE1_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TTC1_WAVE2_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <WDT_RST_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <TRACE_CTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <USB0_VBUS_PWRSELECT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <USB1_VBUS_PWRSELECT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_ARVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_AWVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_BREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_RREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_WLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <M_AXI_GP1_WVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP0_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_GP1_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_ACP_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP1_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP2_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <S_AXI_HP3_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA0_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA0_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA0_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA1_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA1_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA1_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA2_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA2_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA2_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA3_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA3_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <DMA3_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_CLK3> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_CLK2> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_CLK1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_RESET3_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_RESET2_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <FCLK_RESET1_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <EVENT_EVENTO> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC_ABORT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC2> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC3> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC4> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC5> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC6> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_DMAC7> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_SMC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_QSPI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_CTI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_GPIO> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_USB0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_ENET0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_ENET_WAKE0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_SDIO0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_I2C0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_SPI0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_UART0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_CAN0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_USB1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_ENET1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_ENET_WAKE1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_SDIO1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_I2C1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_SPI1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_UART1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3079: Output port <IRQ_P2F_CAN1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_BUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_RUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3756: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_BID> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_BUSER> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_RID> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_RUSER> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <M_AXI_AWREGION> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <M_AXI_AWUSER> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <M_AXI_WUSER> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <M_AXI_ARREGION> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <M_AXI_ARUSER> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ERROR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ERROR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_BID_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_RID_TARGET> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <IRQ> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_BID_ERROR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 3964: Output port <DEBUG_RID_ERROR> of the instance <axi4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_BUSER> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_RUSER> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWID> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWLEN> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWSIZE> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWBURST> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWLOCK> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWCACHE> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWPROT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWREGION> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWQOS> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_AWUSER> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_WID> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_WLAST> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_WUSER> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARID> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARLEN> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARSIZE> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARBURST> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARLOCK> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARCACHE> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARPROT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARREGION> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARQOS> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <M_AXI_ARUSER> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ERROR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ERROR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_BID_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_RID_TARGET> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <IRQ> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_BID_ERROR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4172: Output port <DEBUG_RID_ERROR> of the instance <axi4_lite> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4380: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <Peripheral_Reset> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4409: Output port <MB_Reset> of the instance <proc_sys_reset_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <intc_if> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <fsync_out> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <irq> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <vblank_out> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <hblank_out> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4508: Output port <active_chroma_out> of the instance <VTC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4553: Output port <debug_o> of the instance <HDMI_IN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4553: Output port <audio_spdif> of the instance <HDMI_IN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4566: Output port <intc_if> of the instance <TPG_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4566: Output port <irq> of the instance <TPG_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <vtd_active_video> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <vtd_vblank> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <vtd_hblank> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <vtd_vsync> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <vtd_hsync> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <wr_error> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4605: Output port <empty> of the instance <VID_IN_AXI4S> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4633: Output port <intc_if> of the instance <CRESAMPLE_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4633: Output port <irq> of the instance <CRESAMPLE_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4672: Output port <intc_if> of the instance <YUV2RGB_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4672: Output port <irq> of the instance <YUV2RGB_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_araddr> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arlen> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arsize> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arburst> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arprot> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arcache> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_araddr> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arlen> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arsize> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arburst> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arprot> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arcache> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axis_mm2s_tdata> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axis_mm2s_tkeep> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axis_mm2s_tuser> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_frame_ptr_out> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <s2mm_frame_ptr_out> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <axi_vdma_tstvec> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_arvalid> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_sg_rready> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_arvalid> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axi_mm2s_rready> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_prmry_reset_out_n> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axis_mm2s_tvalid> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <m_axis_mm2s_tlast> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_fsync_out> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_prmtr_update> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_buffer_empty> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_buffer_almost_empty> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <s2mm_buffer_full> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <s2mm_buffer_almost_full> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <s2mm_prmtr_update> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4711: Output port <mm2s_introut> of the instance <TPG_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4811: Output port <OUTPUT_STREAM_TSTRB> of the instance <FILTER_ENGINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4811: Output port <OUTPUT_STREAM_TID> of the instance <FILTER_ENGINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4811: Output port <OUTPUT_STREAM_TDEST> of the instance <FILTER_ENGINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_araddr> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arlen> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arsize> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arburst> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arprot> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arcache> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_frame_ptr_out> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_frame_ptr_out> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <axi_vdma_tstvec> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_arvalid> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <m_axi_sg_rready> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_prmry_reset_out_n> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_prmry_reset_out_n> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_fsync_out> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_prmtr_update> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_buffer_empty> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <mm2s_buffer_almost_empty> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_fsync_out> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_buffer_full> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_buffer_almost_full> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4853: Output port <s2mm_prmtr_update> of the instance <FILTER_VDMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_addr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_data> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_data_be> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_burst> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_Priority> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_TAttribute> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_Type> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_BE> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_UABus> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_ABus> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_MSize> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_size> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_WrDBus> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_DBus> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_SSize> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rdDBus> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rdWdAddr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_MBusy> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_MWrErr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_MRdErr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_MIRQ> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <itu656_data_o> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <lvds_data_out_p> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <lvds_data_out_n> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <dvi_data_p> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <dvi_data_n> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <e_next_vbuff> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <e_sw_grant> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <vcdivsel> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <vclksel> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_req> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <mem_wr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_Request> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_Abort> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_Buslock> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_LockErr> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_RNW> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_WrBurst> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <M_RdBurst> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_errAck> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_retry> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_toutSup> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_xferAck> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_addrAck> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_wait> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rearbitrate> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_wrDAck> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_wrComp> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_wrBTerm> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rdDAck> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rdComp> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <Sl_rdBTerm> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <pix_clk_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <pix_clk_n_o> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <pix_clk_n_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <d_pix_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <hsync_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <vsync_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <blank_t> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <itu656_clk_o> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <lvds_clk_out_p> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <lvds_clk_out_n> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <dvi_clk_p> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <dvi_clk_n> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <en_vdd> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <en_blight> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <v_en> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 4953: Output port <en_vee> of the instance <LOGICVC_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 5163: Output port <M_AXIS_TDATA> of the instance <PERF_MON_HP0_HP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 5163: Output port <M_AXIS_TSTRB> of the instance <PERF_MON_HP0_HP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 5163: Output port <M_AXIS_TID> of the instance <PERF_MON_HP0_HP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 5163: Output port <M_AXIS_TVALID> of the instance <PERF_MON_HP0_HP2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system.vhd" line 5163: Output port <INTERRUPT> of the instance <PERF_MON_HP0_HP2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_M_RDATA<127:64>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WDATA<127:64>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WSTRB<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_lite_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_lite_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_hdmi_in_wrapper.ngc>.
Reading core <../implementation/system_video_mux_0_wrapper.ngc>.
Reading core <../implementation/system_ps7_0_wrapper.ngc>.
Reading core <../implementation/system_vid_in_axi4s_wrapper.ngc>.
Reading core <../implementation/system_clk_detect_0_wrapper.ngc>.
Reading core <../implementation/system_vtc_0_wrapper.ngc>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <VTC_0>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_logicvc_0_wrapper.ngc>.
Reading Secure Unit <LOGICVC_0>.
Reading core <../implementation/system_axi4_lite_wrapper.ngc>.
Reading core <../implementation/system_axi4_0_wrapper.ngc>.
Reading core <../implementation/system_perf_mon_hp0_hp2_wrapper.ngc>.
Reading core <../implementation/system_axi4_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_1_wrapper.ngc>.
Reading core <../implementation/system_tpg_0_wrapper.ngc>.
Reading core <../implementation/system_cresample_0_wrapper.ngc>.
INFO:coreutil - Hardware Evaluation license for component <v_cresample> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

   The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component on: www.xilinx.com
Reading Secure Unit <CRESAMPLE_0>.
INFO:coreutil - Hardware Evaluation license for component <v_cresample> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

   The license for this core was generated for umair0722@hotmail.com on 05/17/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component on: www.xilinx.com
Reading core <../implementation/system_yuv2rgb_0_wrapper.ngc>.
Reading core <../implementation/system_tpg_swrst_wrapper.ngc>.
Reading core <../implementation/system_filter_swrst_wrapper.ngc>.
Reading core <../implementation/system_tpg_vdma_wrapper.ngc>.
Reading core <../implementation/system_filter_vdma_wrapper.ngc>.
Reading core <../implementation/system_filter_engine_wrapper.ngc>.
Reading core <../implementation/system_tpg_swrst_ff_wrapper.ngc>.
Reading core <../implementation/system_filter_swrst_ff_wrapper.ngc>.
Loading core <system_hdmi_in_wrapper> for timing and area information for instance <HDMI_IN>.
Loading core <system_video_mux_0_wrapper> for timing and area information for instance <VIDEO_MUX_0>.
Loading core <system_ps7_0_wrapper> for timing and area information for instance <ps7_0>.
Loading core <system_vid_in_axi4s_wrapper> for timing and area information for instance <VID_IN_AXI4S>.
Loading core <system_clk_detect_0_wrapper> for timing and area information for instance <CLK_DETECT_0>.
Loading core <system_vtc_0_wrapper> for timing and area information for instance <VTC_0>.
Loading core <system_logicvc_0_wrapper> for timing and area information for instance <LOGICVC_0>.
Loading core <system_axi4_lite_wrapper> for timing and area information for instance <axi4_lite>.
Loading core <system_axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <system_perf_mon_hp0_hp2_wrapper> for timing and area information for instance <PERF_MON_HP0_HP2>.
Loading core <system_axi4_1_wrapper> for timing and area information for instance <axi4_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_1_wrapper> for timing and area information for instance <proc_sys_reset_1>.
Loading core <system_tpg_0_wrapper> for timing and area information for instance <TPG_0>.
Loading core <system_cresample_0_wrapper> for timing and area information for instance <CRESAMPLE_0>.
Loading core <system_yuv2rgb_0_wrapper> for timing and area information for instance <YUV2RGB_0>.
Loading core <system_tpg_swrst_wrapper> for timing and area information for instance <TPG_SWRST>.
Loading core <system_filter_swrst_wrapper> for timing and area information for instance <FILTER_SWRST>.
Loading core <system_tpg_vdma_wrapper> for timing and area information for instance <TPG_VDMA>.
Loading core <system_filter_vdma_wrapper> for timing and area information for instance <FILTER_VDMA>.
Loading core <system_filter_engine_wrapper> for timing and area information for instance <FILTER_ENGINE>.
Loading core <system_tpg_swrst_ff_wrapper> for timing and area information for instance <TPG_SWRST_FF>.
Loading core <system_filter_swrst_ff_wrapper> for timing and area information for instance <FILTER_SWRST_FF>.
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0 in unit sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0 of type RAMB16_S9_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1 in unit sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1 of type RAMB16_S9_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2 in unit sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2 of type RAMB16_S9_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3 in unit sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3 of type RAMB16_S9_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0 in unit sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0 of type RAMB16_S4_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1 in unit sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1 of type RAMB16_S4_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2 in unit sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2 of type RAMB16_S4_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3 in unit sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3 of type RAMB16_S4_S36 has been replaced by RAMB36E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_SRSTB_pin>
   Output port PS7:PSSRSTB of instance <ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_CLK_pin>
   Output port PS7:PSCLK of instance <ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_PORB_pin>
   Output port PS7:PSPORB of instance <ps7_0/ps7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 30.
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x0> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x0_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x1> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x1_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2> in Unit <PERF_MON_HP0_HP2> is equivalent to the following 2 FFs/Latches : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2_1> <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2_2> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Enlog_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Enlog_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x3> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x3_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Incr_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Incr_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_0> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_0_1> 
INFO:Xst:2260 - The FF/Latch <TPG_0/video_cntrl/genr_control_regs_int_0_0> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/video_cntrl/genr_control_regs_int_0_0_1> 
INFO:Xst:2260 - The FF/Latch <TPG_0/tpg_top_inst/axi_control_module.axi_control/control_proc.eol_late_i> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/tpg_top_inst/axi_control_module.axi_control/control_proc.eol_late_i_1> 
INFO:Xst:2260 - The FF/Latch <YUV2RGB_0/U_VIDEO_CTRL/genr_control_regs_int_0_0> in Unit <YUV2RGB_0> is equivalent to the following FF/Latch : <YUV2RGB_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1> 
INFO:Xst:2260 - The FF/Latch <YUV2RGB_0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_1> in Unit <YUV2RGB_0> is equivalent to the following FF/Latch : <YUV2RGB_0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_1_1> 
INFO:Xst:2260 - The FF/Latch <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <TPG_VDMA> is equivalent to the following FF/Latch : <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <TPG_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <TPG_VDMA> is equivalent to the following FF/Latch : <TPG_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd2> in Unit <FILTER_ENGINE> is equivalent to the following FF/Latch : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3> in Unit <FILTER_ENGINE> is equivalent to the following 2 FFs/Latches : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1> <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd1> in Unit <FILTER_ENGINE> is equivalent to the following FF/Latch : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <CLK_DETECT_0> is equivalent to the following FF/Latch : <CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x0> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x0_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x1> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x1_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2> in Unit <PERF_MON_HP0_HP2> is equivalent to the following 2 FFs/Latches : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2_1> <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x2_2> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Enlog_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Enlog_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x3> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Addr_7downto4_is_0x3_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Incr_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Incr_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En> in Unit <PERF_MON_HP0_HP2> is equivalent to the following FF/Latch : <PERF_MON_HP0_HP2/register_module_inst/Lat_Rng_Reg_Set_Rd_En_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_ext_event1_inst/USE_MON_FIFO.async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/async_fifo_inst/U0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_0> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_0_1> 
INFO:Xst:2260 - The FF/Latch <TPG_0/tpg_top_inst/axi_control_module.axi_control/control_proc.eol_late_i> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/tpg_top_inst/axi_control_module.axi_control/control_proc.eol_late_i_1> 
INFO:Xst:2260 - The FF/Latch <TPG_0/video_cntrl/genr_control_regs_int_0_0> in Unit <TPG_0> is equivalent to the following FF/Latch : <TPG_0/video_cntrl/genr_control_regs_int_0_0_1> 
INFO:Xst:2260 - The FF/Latch <YUV2RGB_0/U_VIDEO_CTRL/genr_control_regs_int_0_0> in Unit <YUV2RGB_0> is equivalent to the following FF/Latch : <YUV2RGB_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1> 
INFO:Xst:2260 - The FF/Latch <YUV2RGB_0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_1> in Unit <YUV2RGB_0> is equivalent to the following FF/Latch : <YUV2RGB_0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_1_1> 
INFO:Xst:2260 - The FF/Latch <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <TPG_VDMA> is equivalent to the following FF/Latch : <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <TPG_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <TPG_VDMA> is equivalent to the following FF/Latch : <TPG_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> in Unit <FILTER_VDMA> is equivalent to the following FF/Latch : <FILTER_VDMA/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3> in Unit <FILTER_ENGINE> is equivalent to the following 2 FFs/Latches : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1> <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd2> in Unit <FILTER_ENGINE> is equivalent to the following FF/Latch : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd1> in Unit <FILTER_ENGINE> is equivalent to the following FF/Latch : <FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 23179
#      GND                         : 61
#      INV                         : 538
#      LUT1                        : 372
#      LUT2                        : 2348
#      LUT3                        : 3724
#      LUT4                        : 3013
#      LUT5                        : 3337
#      LUT6                        : 4540
#      MULT_AND                    : 312
#      MUXCY                       : 2601
#      MUXCY_L                     : 71
#      MUXF7                       : 154
#      MUXF8                       : 50
#      VCC                         : 43
#      XORCY                       : 2015
# FlipFlops/Latches                : 22256
#      FD                          : 2344
#      FDC                         : 607
#      FDCE                        : 1351
#      FDE                         : 7257
#      FDP                         : 364
#      FDPE                        : 38
#      FDR                         : 2082
#      FDRE                        : 7794
#      FDS                         : 264
#      FDSE                        : 155
# RAMS                             : 263
#      RAM32M                      : 102
#      RAM32X1D                    : 126
#      RAMB18E1                    : 21
#      RAMB36E1                    : 14
# Shift Registers                  : 1053
#      SRL16                       : 1
#      SRLC16E                     : 1046
#      SRLC32E                     : 6
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGCTRL                    : 1
# IO Buffers                       : 45
#      IBUF                        : 20
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 2
#      OBUF                        : 21
# DSPs                             : 6
#      DSP48E1                     : 6
# Others                           : 2
#      MMCME2_ADV                  : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:           22256  out of  106400    20%  
 Number of Slice LUTs:                19585  out of  53200    36%  
    Number used as Logic:             17872  out of  53200    33%  
    Number used as Memory:             1713  out of  17400     9%  
       Number used as RAM:              660
       Number used as SRL:             1053

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  31638
   Number with an unused Flip Flop:    9382  out of  31638    29%  
   Number with an unused LUT:         12053  out of  31638    38%  
   Number of fully used LUT-FF pairs: 10203  out of  31638    32%  
   Number of unique control sets:      1021

IO Utilization: 
 Number of IOs:                         173
 Number of bonded IOBs:                  46  out of    200    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of    140    17%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRL/BUFHCEs:         7  out of    104     6%  
 Number of DSP48E1s:                      6  out of    220     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                                                                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fmc_imageon_hdmi_in_0_clk_pin                                                                                                                                                       | IBUFG+BUFG                                                                                                                                                                                                                                                     | 113   |
VIDEO_CLK_P                                                                                                                                                                         | IBUFGDS+BUFGCTRL                                                                                                                                                                                                                                               | 2187  |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1                                                                                                                               | BUFG                                                                                                                                                                                                                                                           | 22235 |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0                                                                                                                               | BUFG                                                                                                                                                                                                                                                           | 3743  |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2)| 1     |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/N0| NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3)| 1     |
net_gnd0                                                                                                                                                                            | NONE(PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_EVENT_LOG.async_stream_fifo_inst/streaming_cs_FSM_FFd1)                                                                                                                                                             | 368   |
TPG_0/s_axi_rresp<0>                                                                                                                                                                | NONE(TPG_0/TPG_0/tpg_top_inst/intcore/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT)                                                                                                                                                 | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/N1(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/XST_VCC:P)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3)                                                                                                               | 186   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2)                                                                                                               | 108   |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/N0(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b3)                                                                                                               | 108   |
FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/Madd_indvar_next_i_fu_787_p2_lut<0>(FILTER_ENGINE/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/k_buf_0_val_2_U/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)                                                                                                             | 36    |
FILTER_ENGINE/s_axi_CONTROL_BUS_RRESP<0>(FILTER_ENGINE/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/k_buf_0_val_2_U/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)                                                                                                             | 36    |
FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_p_src_data_stream_0_V_read(FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/p_src_data_stream_0_V_read1:O)                                                                                                                                                                                                                                                                                                       | NONE(FILTER_ENGINE/FILTER_ENGINE/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/k_buf_0_val_2_U/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)                                                                                                             | 18    |
TPG_0/s_axi_rresp<0>(TPG_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | NONE(TPG_0/TPG_0/tpg_top_inst/intcore/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT)                                                                                                                                                                                                                                                                | 12    |
TPG_0/N1(TPG_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(TPG_0/TPG_0/tpg_top_inst/intcore/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT)                                                                                                                                                                                                                                                                | 8     |
VID_IN_AXI4S/N0(VID_IN_AXI4S/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                                        | 8     |
VID_IN_AXI4S/N1(VID_IN_AXI4S/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                                        | 8     |
VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/vid_in_formatter/de_3(VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/vid_in_formatter/de_3:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/in_coupler_i/in_bridge_async_fifo_2_i/Mram_fifo_ram)                                                                                                                                                                                                                                                                        | 4     |
FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                          | NONE(FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                   | 2     |
FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                            | NONE(FILTER_VDMA/FILTER_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)            | 2     |
FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)        | 2     |
FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
TPG_VDMA/TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(TPG_VDMA/TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                        | NONE(TPG_VDMA/TPG_VDMA/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                  | 2     |
TPG_VDMA/TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(TPG_VDMA/TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)            | NONE(TPG_VDMA/TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)      | 2     |
axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                    | NONE(axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                  | 2     |
axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                  | NONE(axi4_0/axi4_0/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                 | 2     |
axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                  | NONE(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                 | 2     |
axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                    | NONE(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                  | 2     |
axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                    | NONE(axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                  | 2     |
axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                  | NONE(axi4_1/axi4_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                 | 2     |
axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                    | NONE(axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                  | 2     |
axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                  | NONE(axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                 | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.587ns (Maximum Frequency: 178.987MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 1.186ns
   Maximum combinational path delay: 0.865ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fmc_imageon_hdmi_in_0_clk_pin'
  Clock period: 2.689ns (frequency: 371.885MHz)
  Total number of paths / destination ports: 702 / 96
-------------------------------------------------------------------------
Delay:               2.689ns (Levels of Logic = 4)
  Source:            HDMI_IN/HDMI_IN/video_r_14 (FF)
  Destination:       HDMI_IN/HDMI_IN/vblank (FF)
  Source Clock:      fmc_imageon_hdmi_in_0_clk_pin rising
  Destination Clock: fmc_imageon_hdmi_in_0_clk_pin rising

  Data Path: HDMI_IN/HDMI_IN/video_r_14 to HDMI_IN/HDMI_IN/vblank
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.641  HDMI_IN/video_r_14 (HDMI_IN/video_r<14>)
     LUT4:I0->O            5   0.053   0.629  HDMI_IN/eav_va_eav_vb_OR_20_o11 (HDMI_IN/eav_va_eav_vb_OR_20_o1)
     LUT6:I3->O            3   0.053   0.753  HDMI_IN/video_r[15]_PWR_7_o_equal_12_o<15>1 (HDMI_IN/sav_va_norst)
     LUT6:I0->O            1   0.053   0.000  HDMI_IN/vblank_rstpot_F (N31)
     MUXF7:I0->O           1   0.214   0.000  HDMI_IN/vblank_rstpot (HDMI_IN/vblank_rstpot)
     FD:D                      0.011          HDMI_IN/vblank
    ----------------------------------------
    Total                      2.689ns (0.666ns logic, 2.023ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VIDEO_CLK_P'
  Clock period: 3.566ns (frequency: 280.414MHz)
  Total number of paths / destination ports: 35227 / 3774
-------------------------------------------------------------------------
Delay:               3.566ns (Levels of Logic = 6)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      VIDEO_CLK_P rising
  Destination Clock: VIDEO_CLK_P rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out          149   0.282   0.917  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.635  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.217   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      3.566ns (0.775ns logic, 2.791ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1'
  Clock period: 5.294ns (frequency: 188.893MHz)
  Total number of paths / destination ports: 646023 / 53416
-------------------------------------------------------------------------
Delay:               5.294ns (Levels of Logic = 12)
  Source:            axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 (FF)
  Destination:       axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_9 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1 rising

  Data Path: axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 to axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.282   0.662  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 (DOUT<3>)
     end scope: 'axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst:DOUT<3>'
     LUT4:I0->O            1   0.053   0.413  axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I21_SW0 (N34)
     LUT6:I5->O            2   0.053   0.608  axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I21 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I21)
     LUT5:I2->O            4   0.053   0.505  axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I2 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I1)
     LUT6:I4->O           12   0.053   0.707  axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1 (axi4_0/sc_sf_rready<1>)
     begin scope: 'axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst:S_AXI_RREADY'
     LUT4:I0->O            8   0.053   0.459  U0/xst_fifo_generator/Mmux_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]_GND_9_o_mux_20_OUT_B3111 (U0/xst_fifo_generator/Mmux_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]_GND_9_o_mux_20_OUT_B311)
     LUT5:I4->O            1   0.053   0.635  U0/xst_fifo_generator/Mmux_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]_GND_9_o_mux_20_OUT_B711 (U0/xst_fifo_generator/Mmux_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]_GND_9_o_mux_20_OUT_B71)
     LUT6:I2->O            1   0.053   0.000  U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_lut<6> (U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_lut<6>)
     MUXCY:S->O            1   0.291   0.000  U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<6> (U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<7> (U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<7>)
     MUXCY:CI->O           0   0.015   0.000  U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<8> (U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_cy<8>)
     XORCY:CI->O           1   0.320   0.000  U0/xst_fifo_generator/Maccum_gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_xor<9> (U0/xst_fifo_generator/Result<9>)
     FDPE:D                    0.011          U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_9
    ----------------------------------------
    Total                      5.294ns (1.305ns logic, 3.989ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Clock period: 5.587ns (frequency: 178.987MHz)
  Total number of paths / destination ports: 67258 / 7053
-------------------------------------------------------------------------
Delay:               5.587ns (Levels of Logic = 10)
  Source:            CLK_DETECT_0/CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:       axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: CLK_DETECT_0/CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<3>)
     LUT5:I0->O            1   0.053   0.399  CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0 (N4)
     MUXF7:S->O           13   0.280   0.682  CLK_DETECT_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done (S_AXI_AWREADY)
     end scope: 'CLK_DETECT_0:S_AXI_WREADY'
     begin scope: 'axi4_lite:M_AXI_WREADY<0>'
     LUT3:I0->O            1   0.053   0.739  axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (DEBUG_MC_MP_WDATACONTROL<1>)
     LUT6:I0->O            1   0.053   0.000  axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll4 (axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.ll)
     MUXF7:I0->O           1   0.214   0.000  axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           5   0.160   0.662  axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I1->O            3   0.053   0.616  axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     LUT6:I3->O            1   0.053   0.485  axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i_rstpot_F (N171)
     LUT3:I1->O            1   0.053   0.000  axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i_rstpot1 (axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i_rstpot)
     FDR:D                     0.011          axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i
    ----------------------------------------
    Total                      5.587ns (1.265ns logic, 4.322ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'net_gnd0'
  Clock period: 2.121ns (frequency: 471.476MHz)
  Total number of paths / destination ports: 2010 / 895
-------------------------------------------------------------------------
Delay:               2.121ns (Levels of Logic = 3)
  Source:            PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3 (RAM)
  Source Clock:      net_gnd0 rising
  Destination Clock: net_gnd0 rising

  Data Path: PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.282   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FULL)
     end scope: 'PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0:FULL'
     INV:I->O              2   0.067   0.491  PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_wr_en1_INV_0 (PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/fifo_wr_en)
     begin scope: 'PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/U0:WR_EN'
     LUT2:I0->O           13   0.053   0.479  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32X1D:WE               0.350          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.121ns (0.752ns logic, 1.369ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fmc_imageon_hdmi_in_0_clk_pin'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 2)
  Source:            fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin (PAD)
  Destination:       HDMI_IN/HDMI_IN/spdif_r (FF)
  Destination Clock: fmc_imageon_hdmi_in_0_clk_pin rising

  Data Path: fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin to HDMI_IN/HDMI_IN/spdif_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin_IBUF (fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin_IBUF)
     begin scope: 'HDMI_IN:io_hdmii_spdif'
     FD:D                      0.011          HDMI_IN/spdif_r
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VIDEO_CLK_P'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.693ns (Levels of Logic = 3)
  Source:            ps7_0/ps7_0/PS7_i:EMIOGPIOO3 (PAD)
  Destination:       VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/vid_in_formatter/de_1 (FF)
  Destination Clock: VIDEO_CLK_P rising

  Data Path: ps7_0/ps7_0/PS7_i:EMIOGPIOO3 to VID_IN_AXI4S/VID_IN_AXI4S/vid_in_axi4s_top_i/vid_in_formatter/de_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOGPIOO3         5   0.000   0.000  ps7_0/PS7_i (GPIO_O<3>)
     end scope: 'ps7_0:GPIO_O<3>'
     begin scope: 'VIDEO_MUX_0:video_sel'
     LUT3:I0->O            1   0.053   0.000  VIDEO_MUX_0/Mmux_de11 (de<0>)
     end scope: 'VIDEO_MUX_0:de<0>'
     begin scope: 'VID_IN_AXI4S:vid_de'
     FD:D                      0.011          VID_IN_AXI4S/vid_in_axi4s_top_i/vid_in_formatter/de_1
    ----------------------------------------
    Total                      0.693ns (0.693ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Total number of paths / destination ports: 331 / 331
-------------------------------------------------------------------------
Offset:              1.435ns (Levels of Logic = 2)
  Source:            ps7_0/ps7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: ps7_0/ps7_0/PS7_i:MAXIGP0WVALID to axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID      5   0.000   0.000  ps7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'ps7_0:M_AXI_GP0_WVALID'
     begin scope: 'axi4_lite:S_AXI_WVALID<0>'
     LUT6:I3->O           37   0.053   0.553  axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s11 (axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.200          axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0
    ----------------------------------------
    Total                      1.435ns (0.882ns logic, 0.553ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1'
  Total number of paths / destination ports: 749 / 746
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 2)
  Source:            ps7_0/ps7_0/PS7_i:SAXIHP0WREADY (PAD)
  Destination:       axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_73 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1 rising

  Data Path: ps7_0/ps7_0/PS7_i:SAXIHP0WREADY to axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_73
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0WREADY      6   0.000   0.000  ps7_0/PS7_i (S_AXI_HP0_WREADY)
     end scope: 'ps7_0:S_AXI_HP0_WREADY'
     begin scope: 'axi4_0:M_AXI_WREADY<0>'
     LUT5:I0->O           74   0.053   0.561  axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s11 (axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.200          axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0
    ----------------------------------------
    Total                      1.572ns (1.011ns logic, 0.561ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VIDEO_CLK_P'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       HDMI_O_clk_pin (PAD)
  Source Clock:      VIDEO_CLK_P rising

  Data Path: sec_inst to HDMI_O_clk_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            1   0.607   0.399  sec_inst (sec_net)
     end scope: 'LOGICVC_0/LOGICVC_0:pix_clk_o'
     end scope: 'LOGICVC_0:pix_clk_o'
     OBUF:I->O                 0.000          HDMI_O_clk_pin_OBUF (HDMI_O_clk_pin)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1'
  Total number of paths / destination ports: 377 / 375
-------------------------------------------------------------------------
Offset:              1.186ns (Levels of Logic = 2)
  Source:            axi4_1/axi4_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 (FF)
  Destination:       ps7_0/ps7_0/PS7_i:SAXIHP2WVALID (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1 rising

  Data Path: axi4_1/axi4_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 to ps7_0/ps7_0/PS7_i:SAXIHP2WVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.282   0.432  axi4_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 (axi4_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2)
     INV:I->O              2   0.067   0.405  axi4_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_m_valid_i1_INV_0 (M_AXI_WVALID<0>)
     end scope: 'axi4_1:M_AXI_WVALID<0>'
     begin scope: 'ps7_0:S_AXI_HP2_WVALID'
    PS7:SAXIHP2WVALID          0.000          ps7_0/PS7_i
    ----------------------------------------
    Total                      1.186ns (0.349ns logic, 0.837ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Total number of paths / destination ports: 75 / 70
-------------------------------------------------------------------------
Offset:              1.174ns (Levels of Logic = 2)
  Source:            axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2 (FF)
  Destination:       ps7_0/ps7_0/PS7_i:MAXIGP0RVALID (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: axi4_lite/axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2 to ps7_0/ps7_0/PS7_i:MAXIGP0RVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.282   0.426  axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2 (axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2)
     INV:I->O              1   0.067   0.399  axi4_lite/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_m_valid_i1_INV_0 (S_AXI_RVALID<0>)
     end scope: 'axi4_lite:S_AXI_RVALID<0>'
     begin scope: 'ps7_0:M_AXI_GP0_RVALID'
    PS7:MAXIGP0RVALID          0.000          ps7_0/PS7_i
    ----------------------------------------
    Total                      1.174ns (0.349ns logic, 0.825ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 136 / 134
-------------------------------------------------------------------------
Delay:               0.865ns (Levels of Logic = 3)
  Source:            ps7_0/ps7_0/PS7_i:EMIOI2C1SDATN (PAD)
  Destination:       fmc_imageon_iic_Sda_pin (PAD)

  Data Path: ps7_0/ps7_0/PS7_i:EMIOI2C1SDATN to fmc_imageon_iic_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOI2C1SDATN      1   0.000   0.399  ps7_0/PS7_i (ps7_0/I2C1_SDA_T_n)
     INV:I->O              1   0.067   0.399  ps7_0/I2C1_SDA_T1_INV_0 (I2C1_SDA_T)
     end scope: 'ps7_0:I2C1_SDA_T'
     IOBUF:T->IO               0.000          iobuf_1 (fmc_imageon_iic_Sda_pin)
    ----------------------------------------
    Total                      0.865ns (0.067ns logic, 0.798ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock VIDEO_CLK_P
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b0/N0|    3.249|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b1/N0|    3.249|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b2/N0|    3.249|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[0].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_16vid.sp3_128mem_16vid_brams[0].video_fifo_ram_b3/N0|    3.249|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b0/N0|    3.249|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b1/N0|    2.864|         |         |         |
LOGICVC_0/LOGICVC_0/scramble_inst/u_video_fifo/universal_fifo_gen[1].fifo_gen.u_universal_fifo/fifo_brams/sp3_128mem.sp3_128mem_32vid.sp3_128mem_32vid_brams[0].video_fifo_ram_b2/N0|    3.249|         |         |         |
VIDEO_CLK_P                                                                                                                                                                         |    3.566|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0                                                                                                                               |    2.909|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1                                                                                                                               |    0.982|         |         |         |
fmc_imageon_hdmi_in_0_clk_pin                                                                                                                                                       |    0.759|         |         |         |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
VIDEO_CLK_P                                          |    0.968|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0|    5.587|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1|    3.079|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
VIDEO_CLK_P                                          |    3.346|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0|    3.317|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1|    5.294|         |         |         |
net_gnd0                                             |    1.361|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc_imageon_hdmi_in_0_clk_pin
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
fmc_imageon_hdmi_in_0_clk_pin|    2.689|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock net_gnd0
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0|    1.706|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT1|    2.078|         |         |         |
net_gnd0                                             |    2.121|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 123.00 secs
Total CPU time to Xst completion: 120.40 secs
 
--> 


Total memory usage is 683084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    : 1189 (   0 filtered)

