<stg><name>A_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="334" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
<literal name="arb_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
<literal name="arb_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1889" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1893" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1893" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1891" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="9" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_36" val="0"/>
</and_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="icmp_ln890_1890" val="1"/>
</and_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="icmp_ln890_1891" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1897" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1897" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1899" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1899" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="16" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1888" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1888" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1892" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1892" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="20" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1896" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1896" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1898" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1898" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="25" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1884" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1884" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="32" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="64">
<![CDATA[
:6 %data_split_V_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_52"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
:7 %data_split_V_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_51"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln837 = br void

]]></Node>
<StgValue><ssdm name="br_ln837"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 %add_ln691, void, i3 0, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln837 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln837"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln837 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1858

]]></Node>
<StgValue><ssdm name="specloopname_ln837"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split62:1 %br_ln838 = br void

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 %add_ln691_1979, void, i3 0, void %.split62

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_35 = phi i1 1, void, i1 %intra_trans_en, void %.split62

]]></Node>
<StgValue><ssdm name="intra_trans_en_35"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691_1979 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1979"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890_1882 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1882"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln838 = br i1 %icmp_ln890_1882, void %.split60, void

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split60:0 %specloopname_ln838 = specloopname void @_ssdm_op_SpecLoopName, void @empty_792

]]></Node>
<StgValue><ssdm name="specloopname_ln838"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split60:1 %br_ln839 = br void

]]></Node>
<StgValue><ssdm name="br_ln839"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %intra_trans_en_36 = phi i1 %intra_trans_en_35, void %.split60, i1 1, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="intra_trans_en_36"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %arb_34 = phi i1 0, void %.split60, i1 %arb, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="arb_34"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i8 0, void %.split60, i8 %c2_V_207, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %c2_V_207 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_207"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln839 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln839"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln839 = br i1 %icmp_ln839, void %.split57, void

]]></Node>
<StgValue><ssdm name="br_ln839"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln839 = specloopname void @_ssdm_op_SpecLoopName, void @empty_723

]]></Node>
<StgValue><ssdm name="specloopname_ln839"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split57:1 %br_ln843 = br i1 %arb_34, void %.preheader9.preheader, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln843"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
<literal name="arb_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln859 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="0"/>
<literal name="arb_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln909 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9:0 %c4_V_104 = phi i5 %add_ln691_1983, void, i5 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c4_V_104"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:1 %add_ln691_1983 = add i5 %c4_V_104, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1983"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:2 %shl_ln859 = shl i5 %c4_V_104, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln859"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:3 %icmp_ln890_1886 = icmp_eq  i5 %c4_V_104, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1886"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln849 = br i1 %icmp_ln890_1886, void %.split45, void %.loopexit1108

]]></Node>
<StgValue><ssdm name="br_ln849"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln849 = specloopname void @_ssdm_op_SpecLoopName, void @empty_790

]]></Node>
<StgValue><ssdm name="specloopname_ln849"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split45:1 %br_ln850 = br void

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1108:0 %br_ln868 = br i1 %intra_trans_en_36, void %.loopexit1110, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1886" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln890 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_192 = phi i2 %add_ln691_1989, void, i2 0, void %.split45

]]></Node>
<StgValue><ssdm name="c5_V_192"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1989 = add i2 %c5_V_192, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1989"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln859 = zext i2 %c5_V_192

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln859 = add i5 %shl_ln859, i5 %zext_ln859

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4 %tmp_575_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln859, i4 0

]]></Node>
<StgValue><ssdm name="tmp_575_cast"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln890_1889 = icmp_eq  i2 %c5_V_192, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1889"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln850 = br i1 %icmp_ln890_1889, void %.split43, void

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_843

]]></Node>
<StgValue><ssdm name="specloopname_ln850"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln852 = br void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_188 = phi i5 %add_ln691_1990, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c6_V_188"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1990 = add i5 %c6_V_188, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1990"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="5">
<![CDATA[
:2 %zext_ln859_1 = zext i5 %c6_V_188

]]></Node>
<StgValue><ssdm name="zext_ln859_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln859_1 = add i9 %tmp_575_cast, i9 %zext_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln859_2 = zext i9 %add_ln859_1

]]></Node>
<StgValue><ssdm name="zext_ln859_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1893 = icmp_eq  i5 %c6_V_188, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1893"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln852 = br i1 %icmp_ln890_1893, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln852"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1893" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln852 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1362

]]></Node>
<StgValue><ssdm name="specloopname_ln852"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_653 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.split41:2 %store_ln859 = store i512 %tmp_653, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0 %c5_V_194 = phi i2 %add_ln691_1992, void, i2 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c5_V_194"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:1 %add_ln691_1992 = add i2 %c5_V_194, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1992"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="2">
<![CDATA[
.preheader7:2 %zext_ln890_132 = zext i2 %c5_V_194

]]></Node>
<StgValue><ssdm name="zext_ln890_132"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:3 %icmp_ln890_1891 = icmp_eq  i2 %c5_V_194, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1891"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5 %br_ln869 = br i1 %icmp_ln890_1891, void %.split55, void %.loopexit1110.loopexit90

]]></Node>
<StgValue><ssdm name="br_ln869"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:0 %specloopname_ln869 = specloopname void @_ssdm_op_SpecLoopName, void @empty_833

]]></Node>
<StgValue><ssdm name="specloopname_ln869"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.split55:1 %br_ln870 = br void

]]></Node>
<StgValue><ssdm name="br_ln870"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit90:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5:0 %c5_V_193 = phi i2 %add_ln691_1991, void, i2 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c5_V_193"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:1 %add_ln691_1991 = add i2 %c5_V_193, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1991"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="2">
<![CDATA[
.preheader5:2 %zext_ln890_131 = zext i2 %c5_V_193

]]></Node>
<StgValue><ssdm name="zext_ln890_131"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3 %icmp_ln890_1890 = icmp_eq  i2 %c5_V_193, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1890"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln919 = br i1 %icmp_ln890_1890, void %.split39, void %.loopexit1110.loopexit

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln919 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1317

]]></Node>
<StgValue><ssdm name="specloopname_ln919"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.split39:1 %br_ln920 = br void

]]></Node>
<StgValue><ssdm name="br_ln920"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_36" val="0"/>
</and_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="icmp_ln890_1890" val="1"/>
</and_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="icmp_ln890_1891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:0 %arb = xor i1 %arb_34, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_36" val="0"/>
</and_exp><and_exp><literal name="arb_34" val="1"/>
<literal name="icmp_ln890_1890" val="1"/>
</and_exp><and_exp><literal name="arb_34" val="0"/>
<literal name="icmp_ln890_1891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_190 = phi i6 %add_ln691_1994, void, i6 0, void %.split55

]]></Node>
<StgValue><ssdm name="c6_V_190"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1994 = add i6 %c6_V_190, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1994"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1895 = icmp_eq  i6 %c6_V_190, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1895"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln870 = br i1 %icmp_ln890_1895, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln870"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln870 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1358

]]></Node>
<StgValue><ssdm name="specloopname_ln870"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split53:1 %div_i_i27 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_190, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i27"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="6">
<![CDATA[
.split53:2 %empty = trunc i6 %c6_V_190

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="1">
<![CDATA[
.split53:3 %idxprom = zext i1 %empty

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split53:4 %data_split_V_52_addr = getelementptr i256 %data_split_V_52, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="data_split_V_52_addr"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split53:5 %br_ln872 = br void

]]></Node>
<StgValue><ssdm name="br_ln872"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_116 = phi i4 %add_ln691_1996, void, i4 0, void %.split53

]]></Node>
<StgValue><ssdm name="c7_V_116"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1996 = add i4 %c7_V_116, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1996"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1897 = icmp_eq  i4 %c7_V_116, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1897"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln872 = br i1 %icmp_ln890_1897, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln872"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:0 %specloopname_ln872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1304

]]></Node>
<StgValue><ssdm name="specloopname_ln872"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.split51:1 %br_ln874 = br void

]]></Node>
<StgValue><ssdm name="br_ln874"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1897" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_52 = phi i5 %add_ln691_1999, void, i5 0, void %.split51

]]></Node>
<StgValue><ssdm name="c8_V_52"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1999 = add i5 %c8_V_52, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1999"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp_52 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_52, i1 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln880 = zext i6 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln880"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln880 = add i7 %zext_ln880, i7 %zext_ln890_132

]]></Node>
<StgValue><ssdm name="add_ln880"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_652 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln880, i4 %div_i_i27

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln880_1 = zext i11 %tmp_652

]]></Node>
<StgValue><ssdm name="zext_ln880_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_1899 = icmp_eq  i5 %c8_V_52, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1899"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln874 = br i1 %icmp_ln890_1899, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln874"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="9">
<![CDATA[
.split49:1 %in_data_V_204 = load i9 %local_A_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_204"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln874 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1326

]]></Node>
<StgValue><ssdm name="specloopname_ln874"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="9">
<![CDATA[
.split49:1 %in_data_V_204 = load i9 %local_A_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_204"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.split49:2 %br_ln881 = br void

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_52 = phi i2 %add_ln691_2000, void %.split47, i2 0, void %.split49

]]></Node>
<StgValue><ssdm name="n_V_52"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497_52, void %.split47, i512 %in_data_V_204, void %.split49

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_2000 = add i2 %n_V_52, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2000"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln878_52 = zext i2 %n_V_52

]]></Node>
<StgValue><ssdm name="zext_ln878_52"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln878_56 = icmp_eq  i2 %n_V_52, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_56"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln881 = br i1 %icmp_ln878_56, void %.split47, void

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1382

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="512">
<![CDATA[
.split47:1 %trunc_ln674_68 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674_68"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:2 %data_split_V_52_addr_1 = getelementptr i256 %data_split_V_52, i64 0, i64 %zext_ln878_52

]]></Node>
<StgValue><ssdm name="data_split_V_52_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split47:3 %store_ln882 = store i256 %trunc_ln674_68, i1 %data_split_V_52_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split47:4 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="256">
<![CDATA[
.split47:5 %zext_ln1497_52 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_52"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.split47:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_52_load = load i1 %data_split_V_52_addr

]]></Node>
<StgValue><ssdm name="data_split_V_52_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_52_load = load i1 %data_split_V_52_addr

]]></Node>
<StgValue><ssdm name="data_split_V_52_load"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_52_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V = phi i5 %add_ln691_1982, void, i5 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1 %add_ln691_1982 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1982"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2 %shl_ln909 = shl i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3 %icmp_ln890_1885 = icmp_eq  i5 %c4_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1885"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5 %br_ln899 = br i1 %icmp_ln890_1885, void %.split29, void %.loopexit1109

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_777

]]></Node>
<StgValue><ssdm name="specloopname_ln899"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.split29:1 %br_ln900 = br void

]]></Node>
<StgValue><ssdm name="br_ln900"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1109:0 %br_ln918 = br i1 %intra_trans_en_36, void %.loopexit1110, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln918"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_36" val="1"/>
<literal name="icmp_ln890_1885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_191 = phi i2 %add_ln691_1987, void, i2 0, void %.split29

]]></Node>
<StgValue><ssdm name="c5_V_191"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1987 = add i2 %c5_V_191, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1987"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln909 = zext i2 %c5_V_191

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln909 = add i5 %shl_ln909, i5 %zext_ln909

]]></Node>
<StgValue><ssdm name="add_ln909"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4 %tmp_573_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln909, i4 0

]]></Node>
<StgValue><ssdm name="tmp_573_cast"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln890_1888 = icmp_eq  i2 %c5_V_191, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1888"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln900 = br i1 %icmp_ln890_1888, void %.split27, void

]]></Node>
<StgValue><ssdm name="br_ln900"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln900 = specloopname void @_ssdm_op_SpecLoopName, void @empty_812

]]></Node>
<StgValue><ssdm name="specloopname_ln900"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.split27:1 %br_ln902 = br void

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1888" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_187 = phi i5 %add_ln691_1988, void %.split25, i5 0, void %.split27

]]></Node>
<StgValue><ssdm name="c6_V_187"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1988 = add i5 %c6_V_187, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1988"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="5">
<![CDATA[
:2 %zext_ln909_1 = zext i5 %c6_V_187

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln909_1 = add i9 %tmp_573_cast, i9 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="add_ln909_1"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln909_2 = zext i9 %add_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_2"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1892 = icmp_eq  i5 %c6_V_187, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1892"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln902 = br i1 %icmp_ln890_1892, void %.split25, void

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1892" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:0 %specloopname_ln902 = specloopname void @_ssdm_op_SpecLoopName, void @empty_708

]]></Node>
<StgValue><ssdm name="specloopname_ln902"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split25:1 %tmp_654 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.split25:2 %store_ln909 = store i512 %tmp_654, i9 %local_A_ping_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.split25:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_189 = phi i6 %add_ln691_1993, void, i6 0, void %.split39

]]></Node>
<StgValue><ssdm name="c6_V_189"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1993 = add i6 %c6_V_189, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1993"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1894 = icmp_eq  i6 %c6_V_189, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1894"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln920 = br i1 %icmp_ln890_1894, void %.split37, void

]]></Node>
<StgValue><ssdm name="br_ln920"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln920 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1303

]]></Node>
<StgValue><ssdm name="specloopname_ln920"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37:1 %div_i_i26 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_189, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i26"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="6">
<![CDATA[
.split37:2 %empty_2922 = trunc i6 %c6_V_189

]]></Node>
<StgValue><ssdm name="empty_2922"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="1">
<![CDATA[
.split37:3 %idxprom142 = zext i1 %empty_2922

]]></Node>
<StgValue><ssdm name="idxprom142"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:4 %data_split_V_51_addr = getelementptr i256 %data_split_V_51, i64 0, i64 %idxprom142

]]></Node>
<StgValue><ssdm name="data_split_V_51_addr"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.split37:5 %br_ln922 = br void

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1894" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_115 = phi i4 %add_ln691_1995, void, i4 0, void %.split37

]]></Node>
<StgValue><ssdm name="c7_V_115"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1995 = add i4 %c7_V_115, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1995"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1896 = icmp_eq  i4 %c7_V_115, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1896"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln922 = br i1 %icmp_ln890_1896, void %.split35, void

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_874

]]></Node>
<StgValue><ssdm name="specloopname_ln922"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln924 = br void

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_51 = phi i5 %add_ln691_1997, void, i5 0, void %.split35

]]></Node>
<StgValue><ssdm name="c8_V_51"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1997 = add i5 %c8_V_51, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1997"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_51, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln930 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln930"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln930 = add i7 %zext_ln930, i7 %zext_ln890_131

]]></Node>
<StgValue><ssdm name="add_ln930"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_651 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln930, i4 %div_i_i26

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln930_1 = zext i11 %tmp_651

]]></Node>
<StgValue><ssdm name="zext_ln930_1"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_1898 = icmp_eq  i5 %c8_V_51, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1898"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln924 = br i1 %icmp_ln890_1898, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="9">
<![CDATA[
.split33:1 %in_data_V_203 = load i9 %local_A_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_203"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="250" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1345

]]></Node>
<StgValue><ssdm name="specloopname_ln924"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="9">
<![CDATA[
.split33:1 %in_data_V_203 = load i9 %local_A_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_203"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.split33:2 %br_ln931 = br void

]]></Node>
<StgValue><ssdm name="br_ln931"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_51 = phi i2 %add_ln691_1998, void %.split31, i2 0, void %.split33

]]></Node>
<StgValue><ssdm name="n_V_51"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_105 = phi i512 %zext_ln1497_51, void %.split31, i512 %in_data_V_203, void %.split33

]]></Node>
<StgValue><ssdm name="p_Val2_105"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1998 = add i2 %n_V_51, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1998"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln878_51 = zext i2 %n_V_51

]]></Node>
<StgValue><ssdm name="zext_ln878_51"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln878_55 = icmp_eq  i2 %n_V_51, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_55"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln931 = br i1 %icmp_ln878_55, void %.split31, void

]]></Node>
<StgValue><ssdm name="br_ln931"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1346

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="512">
<![CDATA[
.split31:1 %trunc_ln674_67 = trunc i512 %p_Val2_105

]]></Node>
<StgValue><ssdm name="trunc_ln674_67"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:2 %data_split_V_51_addr_1 = getelementptr i256 %data_split_V_51, i64 0, i64 %zext_ln878_51

]]></Node>
<StgValue><ssdm name="data_split_V_51_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split31:3 %store_ln932 = store i256 %trunc_ln674_67, i1 %data_split_V_51_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split31:4 %r_94 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_105, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_94"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="256">
<![CDATA[
.split31:5 %zext_ln1497_51 = zext i256 %r_94

]]></Node>
<StgValue><ssdm name="zext_ln1497_51"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.split31:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_51_load = load i1 %data_split_V_51_addr

]]></Node>
<StgValue><ssdm name="data_split_V_51_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="268" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_51_load = load i1 %data_split_V_51_addr

]]></Node>
<StgValue><ssdm name="data_split_V_51_load"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_51_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V = phi i2 %add_ln691_1978, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln691_1978 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1978"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln890 = zext i2 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln890_1881 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1881"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln956 = br i1 %icmp_ln890_1881, void %.split13, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln956"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln956 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1359

]]></Node>
<StgValue><ssdm name="specloopname_ln956"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln957 = br void

]]></Node>
<StgValue><ssdm name="br_ln957"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0">
<![CDATA[
.loopexit:0 %ret_ln1011 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1011"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 %add_ln691_1980, void, i6 0, void %.split13

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1980 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1980"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1883 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1883"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln957 = br i1 %icmp_ln890_1883, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln957"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln957 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1306

]]></Node>
<StgValue><ssdm name="specloopname_ln957"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:1 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="6">
<![CDATA[
.split11:2 %empty_2923 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2923"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="1">
<![CDATA[
.split11:3 %idxprom195 = zext i1 %empty_2923

]]></Node>
<StgValue><ssdm name="idxprom195"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:4 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %idxprom195

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.split11:5 %br_ln959 = br void

]]></Node>
<StgValue><ssdm name="br_ln959"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 %add_ln691_1981, void, i4 0, void %.split11

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1981 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1981"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1884 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1884"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln959 = br i1 %icmp_ln890_1884, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln959"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln959 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1360

]]></Node>
<StgValue><ssdm name="specloopname_ln959"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln961 = br void

]]></Node>
<StgValue><ssdm name="br_ln961"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1884" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 %add_ln691_1984, void, i5 0, void %.split9

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1984 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1984"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln967 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln967 = add i7 %zext_ln967, i7 %zext_ln890

]]></Node>
<StgValue><ssdm name="add_ln967"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_648 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln967, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln967_1 = zext i11 %tmp_648

]]></Node>
<StgValue><ssdm name="zext_ln967_1"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln967_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_1887 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1887"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln961 = br i1 %icmp_ln890_1887, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln961"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="512" op_0_bw="9">
<![CDATA[
.split7:1 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_831

]]></Node>
<StgValue><ssdm name="specloopname_ln961"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="512" op_0_bw="9">
<![CDATA[
.split7:1 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.split7:2 %br_ln968 = br void

]]></Node>
<StgValue><ssdm name="br_ln968"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 %add_ln691_1985, void %.split, i2 0, void %.split7

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_106 = phi i512 %zext_ln1497, void %.split, i512 %in_data_V, void %.split7

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1985 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1985"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln878 = zext i2 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln968 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln968"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1302

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="512">
<![CDATA[
.split:1 %trunc_ln674 = trunc i512 %p_Val2_106

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %data_split_V_addr_354 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_354"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:3 %store_ln969 = store i256 %trunc_ln674, i1 %data_split_V_addr_354

]]></Node>
<StgValue><ssdm name="store_ln969"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %r_95 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_106, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_95"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="256">
<![CDATA[
.split:5 %zext_ln1497 = zext i256 %r_95

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_load = load i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="331" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="256" op_0_bw="1">
<![CDATA[
:0 %data_split_V_load = load i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
