

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2'
================================================================
* Date:           Thu Sep  7 08:24:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1_VITIS_LOOP_94_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v43 = alloca i32 1"   --->   Operation 5 'alloca' 'v43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v42 = alloca i32 1"   --->   Operation 6 'alloca' 'v42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v42"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v43"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [bert_layer.cpp:93]   --->   Operation 12 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln93 = icmp_eq  i8 %indvar_flatten9_load, i8 144" [bert_layer.cpp:93]   --->   Operation 13 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%add_ln93_1 = add i8 %indvar_flatten9_load, i8 1" [bert_layer.cpp:93]   --->   Operation 14 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc15.i, void %for.end17.i.exitStub" [bert_layer.cpp:93]   --->   Operation 15 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v43_load = load i4 %v43" [bert_layer.cpp:94]   --->   Operation 16 'load' 'v43_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v42_load = load i4 %v42" [bert_layer.cpp:93]   --->   Operation 17 'load' 'v42_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln93 = add i4 %v42_load, i4 1" [bert_layer.cpp:93]   --->   Operation 18 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln94 = icmp_eq  i4 %v43_load, i4 12" [bert_layer.cpp:94]   --->   Operation 19 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i4 0, i4 %v43_load" [bert_layer.cpp:93]   --->   Operation 20 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i4 %add_ln93, i4 %v42_load" [bert_layer.cpp:93]   --->   Operation 21 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast7_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln93_1, i32 2, i32 3" [bert_layer.cpp:93]   --->   Operation 22 'partselect' 'p_cast7_mid2_v' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i4 %select_ln93_1" [bert_layer.cpp:93]   --->   Operation 23 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.95ns)   --->   "%switch_ln96 = switch i2 %trunc_ln93, void %arrayidx143.i.case.3, i2 0, void %arrayidx143.i.case.0, i2 1, void %arrayidx143.i.case.1, i2 2, void %arrayidx143.i.case.2" [bert_layer.cpp:96]   --->   Operation 24 'switch' 'switch_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.95>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln94 = add i4 %select_ln93, i4 1" [bert_layer.cpp:94]   --->   Operation 25 'add' 'add_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln94 = store i8 %add_ln93_1, i8 %indvar_flatten9" [bert_layer.cpp:94]   --->   Operation 26 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 %select_ln93_1, i4 %v42" [bert_layer.cpp:94]   --->   Operation 27 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 %add_ln94, i4 %v43" [bert_layer.cpp:94]   --->   Operation 28 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [bert_layer.cpp:94]   --->   Operation 29 'br' 'br_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_1_VITIS_LOOP_94_2_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast7_mid2_v, i4 0" [bert_layer.cpp:96]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast7_mid2_v, i2 0" [bert_layer.cpp:96]   --->   Operation 33 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %tmp_28" [bert_layer.cpp:96]   --->   Operation 34 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln96 = sub i6 %tmp_s, i6 %zext_ln96" [bert_layer.cpp:96]   --->   Operation 35 'sub' 'sub_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i4 %select_ln93" [bert_layer.cpp:96]   --->   Operation 36 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln96 = add i6 %sub_ln96, i6 %zext_ln96_1" [bert_layer.cpp:96]   --->   Operation 37 'add' 'add_ln96' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i6 %add_ln96" [bert_layer.cpp:96]   --->   Operation 38 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp1_V_addr = getelementptr i24 %acc_outp1_V, i64 0, i64 %zext_ln96_2" [bert_layer.cpp:96]   --->   Operation 39 'getelementptr' 'acc_outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp1_V_1_addr = getelementptr i24 %acc_outp1_V_1, i64 0, i64 %zext_ln96_2" [bert_layer.cpp:96]   --->   Operation 40 'getelementptr' 'acc_outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp1_V_2_addr = getelementptr i24 %acc_outp1_V_2, i64 0, i64 %zext_ln96_2" [bert_layer.cpp:96]   --->   Operation 41 'getelementptr' 'acc_outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp1_V_3_addr = getelementptr i24 %acc_outp1_V_3, i64 0, i64 %zext_ln96_2" [bert_layer.cpp:96]   --->   Operation 42 'getelementptr' 'acc_outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:95]   --->   Operation 43 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [bert_layer.cpp:94]   --->   Operation 44 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln96 = store i24 0, i6 %acc_outp1_V_2_addr" [bert_layer.cpp:96]   --->   Operation 45 'store' 'store_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx143.i.exit" [bert_layer.cpp:96]   --->   Operation 46 'br' 'br_ln96' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln96 = store i24 0, i6 %acc_outp1_V_1_addr" [bert_layer.cpp:96]   --->   Operation 47 'store' 'store_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx143.i.exit" [bert_layer.cpp:96]   --->   Operation 48 'br' 'br_ln96' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln96 = store i24 0, i6 %acc_outp1_V_addr" [bert_layer.cpp:96]   --->   Operation 49 'store' 'store_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx143.i.exit" [bert_layer.cpp:96]   --->   Operation 50 'br' 'br_ln96' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln96 = store i24 0, i6 %acc_outp1_V_3_addr" [bert_layer.cpp:96]   --->   Operation 51 'store' 'store_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln96 = br void %arrayidx143.i.exit" [bert_layer.cpp:96]   --->   Operation 52 'br' 'br_ln96' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('v43') [5]  (0 ns)
	'load' operation ('v43_load', bert_layer.cpp:94) on local variable 'v43' [18]  (0 ns)
	'icmp' operation ('icmp_ln94', bert_layer.cpp:94) [23]  (1.3 ns)
	'select' operation ('select_ln93', bert_layer.cpp:93) [24]  (1.02 ns)
	'add' operation ('add_ln94', bert_layer.cpp:94) [55]  (1.74 ns)
	'store' operation ('store_ln94', bert_layer.cpp:94) of variable 'add_ln94', bert_layer.cpp:94 on local variable 'v43' [58]  (1.59 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln96', bert_layer.cpp:96) [30]  (0 ns)
	'add' operation ('add_ln96', bert_layer.cpp:96) [33]  (3.49 ns)
	'getelementptr' operation ('acc_outp1_V_2_addr', bert_layer.cpp:96) [37]  (0 ns)
	'store' operation ('store_ln96', bert_layer.cpp:96) of constant 0 on array 'acc_outp1_V_2' [43]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
