{
  "module_name": "dcore0_edma0_core_ctx_regs.h",
  "hash_id": "93087f298710e6ae7454d9a0dcf170b16c961eeddd35fa7fdbff95a61d05837e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_edma0_core_ctx_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_EDMA0_CORE_CTX_REGS_H_\n#define ASIC_REG_DCORE0_EDMA0_CORE_CTX_REGS_H_\n\n \n\n#define mmDCORE0_EDMA0_CORE_CTX_RATE_LIM_TKN 0x41CB860\n\n#define mmDCORE0_EDMA0_CORE_CTX_PWRLP 0x41CB864\n\n#define mmDCORE0_EDMA0_CORE_CTX_TE_NUMROWS 0x41CB868\n\n#define mmDCORE0_EDMA0_CORE_CTX_IDX 0x41CB86C\n\n#define mmDCORE0_EDMA0_CORE_CTX_IDX_INC 0x41CB870\n\n#define mmDCORE0_EDMA0_CORE_CTX_CTRL 0x41CB874\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_0 0x41CB878\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_1 0x41CB87C\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_1 0x41CB880\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_2 0x41CB884\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_2 0x41CB888\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_3 0x41CB88C\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_3 0x41CB890\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_4 0x41CB894\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_4 0x41CB898\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_1 0x41CB89C\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_1 0x41CB8A0\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_2 0x41CB8A4\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_2 0x41CB8A8\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_3 0x41CB8AC\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_3 0x41CB8B0\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_4 0x41CB8B4\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_4 0x41CB8B8\n\n#define mmDCORE0_EDMA0_CORE_CTX_WR_COMP_ADDR_HI 0x41CB8BC\n\n#define mmDCORE0_EDMA0_CORE_CTX_WR_COMP_ADDR_LO 0x41CB8C0\n\n#define mmDCORE0_EDMA0_CORE_CTX_WR_COMP_WDATA 0x41CB8C4\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_OFFSET_LO 0x41CB8C8\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_OFFSET_HI 0x41CB8CC\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_OFFSET_LO 0x41CB8D0\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_OFFSET_HI 0x41CB8D4\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_BASE_LO 0x41CB8D8\n\n#define mmDCORE0_EDMA0_CORE_CTX_SRC_BASE_HI 0x41CB8DC\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_BASE_LO 0x41CB8E0\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_BASE_HI 0x41CB8E4\n\n#define mmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_0 0x41CB8E8\n\n#define mmDCORE0_EDMA0_CORE_CTX_COMMIT 0x41CB8EC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}