

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0'
================================================================
* Date:           Tue Oct 31 15:29:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     128|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      8|     664|     196|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       9|
|Register         |        -|      -|     385|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      8|    1049|     333|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |myproject_mul_32s_14s_46_3_0_U89   |myproject_mul_32s_14s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U87  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U88   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U90   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |Total                              |                               |        0|      8|  664| 196|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |res_V_write_assign_fu_223_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_214_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_209_p2                |     +    |      0|  0|  32|          32|          13|
    |tmp_fu_219_p2                 |     +    |      0|  0|  32|          32|          32|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 128|         128|         109|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_ce_reg                |   1|   0|    1|          0|
    |ap_return_int_reg        |  32|   0|   32|          0|
    |data_0_V_read_3_reg_233  |  32|   0|   32|          0|
    |data_0_V_read_int_reg    |  32|   0|   32|          0|
    |data_1_V_read_3_reg_228  |  32|   0|   32|          0|
    |data_1_V_read_int_reg    |  32|   0|   32|          0|
    |data_2_V_read_int_reg    |  32|   0|   32|          0|
    |data_3_V_read_int_reg    |  32|   0|   32|          0|
    |tmp1_reg_278             |  32|   0|   32|          0|
    |tmp_5_1_reg_273          |  32|   0|   32|          0|
    |tmp_5_2_reg_258          |  32|   0|   32|          0|
    |tmp_5_3_reg_263          |  32|   0|   32|          0|
    |tmp_5_reg_268            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 385|   0|  385|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 | return value |
|ap_return      | out |   32| ap_ctrl_hs | dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0 | return value |
|data_0_V_read  |  in |   32|   ap_none  |                                   data_0_V_read                                  |    scalar    |
|data_1_V_read  |  in |   32|   ap_none  |                                   data_1_V_read                                  |    scalar    |
|data_2_V_read  |  in |   32|   ap_none  |                                   data_2_V_read                                  |    scalar    |
|data_3_V_read  |  in |   32|   ap_none  |                                   data_3_V_read                                  |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

