|main
clk_0 => vga640480:u1.clk_0
clk_0 => r:rom1.clock
clk_0 => g:rom2.clock
clk_0 => b:rom3.clock
clk_0 => c_r:c_rom1.clock
clk_0 => c_g:c_rom2.clock
clk_0 => c_b:c_rom3.clock
clk_0 => drawpoint:mouse.clk100
clk_0 => gameControlUnit:gc.clk_100M
clk_0 => boxCollector:bc.clk_100M
reset => vga640480:u1.reset
reset => drawpoint:mouse.reset_in
hs <= vga640480:u1.hs
vs <= vga640480:u1.vs
rr[0] <= vga640480:u1.r[0]
rr[1] <= vga640480:u1.r[1]
rr[2] <= vga640480:u1.r[2]
gg[0] <= vga640480:u1.g[0]
gg[1] <= vga640480:u1.g[1]
gg[2] <= vga640480:u1.g[2]
bb[0] <= vga640480:u1.b[0]
bb[1] <= vga640480:u1.b[1]
bb[2] <= vga640480:u1.b[2]
ps2clk <> drawpoint:mouse.ps2_clk
ps2data <> drawpoint:mouse.ps2_data
px[0] << screenCoordinate:sc.px[0]
px[1] << screenCoordinate:sc.px[1]
px[2] << screenCoordinate:sc.px[2]
px[3] << screenCoordinate:sc.px[3]
px[4] << screenCoordinate:sc.px[4]
px[5] << screenCoordinate:sc.px[5]
px[6] << screenCoordinate:sc.px[6]
px[7] << screenCoordinate:sc.px[7]
px[8] << screenCoordinate:sc.px[8]
px[9] << screenCoordinate:sc.px[9]
px[10] << screenCoordinate:sc.px[10]
px[11] << screenCoordinate:sc.px[11]
px[12] << screenCoordinate:sc.px[12]
px[13] << screenCoordinate:sc.px[13]
px[14] << screenCoordinate:sc.px[14]
px[15] << screenCoordinate:sc.px[15]
py[0] << screenCoordinate:sc.py[0]
py[1] << screenCoordinate:sc.py[1]
py[2] << screenCoordinate:sc.py[2]
py[3] << screenCoordinate:sc.py[3]
py[4] << screenCoordinate:sc.py[4]
py[5] << screenCoordinate:sc.py[5]
py[6] << screenCoordinate:sc.py[6]
py[7] << screenCoordinate:sc.py[7]
py[8] << screenCoordinate:sc.py[8]
py[9] << screenCoordinate:sc.py[9]
py[10] << screenCoordinate:sc.py[10]
py[11] << screenCoordinate:sc.py[11]
py[12] << screenCoordinate:sc.py[12]
py[13] << screenCoordinate:sc.py[13]
py[14] << screenCoordinate:sc.py[14]
py[15] << screenCoordinate:sc.py[15]
lx[0] << screenCoordinate:sc.lx[0]
lx[1] << screenCoordinate:sc.lx[1]
lx[2] << screenCoordinate:sc.lx[2]
lx[3] << screenCoordinate:sc.lx[3]
lx[4] << screenCoordinate:sc.lx[4]
lx[5] << screenCoordinate:sc.lx[5]
lx[6] << screenCoordinate:sc.lx[6]
lx[7] << screenCoordinate:sc.lx[7]
lx[8] << screenCoordinate:sc.lx[8]
lx[9] << screenCoordinate:sc.lx[9]
lx[10] << screenCoordinate:sc.lx[10]
lx[11] << screenCoordinate:sc.lx[11]
lx[12] << screenCoordinate:sc.lx[12]
lx[13] << screenCoordinate:sc.lx[13]
lx[14] << screenCoordinate:sc.lx[14]
lx[15] << screenCoordinate:sc.lx[15]
ly[0] << screenCoordinate:sc.ly[0]
ly[1] << screenCoordinate:sc.ly[1]
ly[2] << screenCoordinate:sc.ly[2]
ly[3] << screenCoordinate:sc.ly[3]
ly[4] << screenCoordinate:sc.ly[4]
ly[5] << screenCoordinate:sc.ly[5]
ly[6] << screenCoordinate:sc.ly[6]
ly[7] << screenCoordinate:sc.ly[7]
ly[8] << screenCoordinate:sc.ly[8]
ly[9] << screenCoordinate:sc.ly[9]
ly[10] << screenCoordinate:sc.ly[10]
ly[11] << screenCoordinate:sc.ly[11]
ly[12] << screenCoordinate:sc.ly[12]
ly[13] << screenCoordinate:sc.ly[13]
ly[14] << screenCoordinate:sc.ly[14]
ly[15] << screenCoordinate:sc.ly[15]
rx[0] << screenCoordinate:sc.rx[0]
rx[1] << screenCoordinate:sc.rx[1]
rx[2] << screenCoordinate:sc.rx[2]
rx[3] << screenCoordinate:sc.rx[3]
rx[4] << screenCoordinate:sc.rx[4]
rx[5] << screenCoordinate:sc.rx[5]
rx[6] << screenCoordinate:sc.rx[6]
rx[7] << screenCoordinate:sc.rx[7]
rx[8] << screenCoordinate:sc.rx[8]
rx[9] << screenCoordinate:sc.rx[9]
rx[10] << screenCoordinate:sc.rx[10]
rx[11] << screenCoordinate:sc.rx[11]
rx[12] << screenCoordinate:sc.rx[12]
rx[13] << screenCoordinate:sc.rx[13]
rx[14] << screenCoordinate:sc.rx[14]
rx[15] << screenCoordinate:sc.rx[15]
ry[0] << screenCoordinate:sc.ry[0]
ry[1] << screenCoordinate:sc.ry[1]
ry[2] << screenCoordinate:sc.ry[2]
ry[3] << screenCoordinate:sc.ry[3]
ry[4] << screenCoordinate:sc.ry[4]
ry[5] << screenCoordinate:sc.ry[5]
ry[6] << screenCoordinate:sc.ry[6]
ry[7] << screenCoordinate:sc.ry[7]
ry[8] << screenCoordinate:sc.ry[8]
ry[9] << screenCoordinate:sc.ry[9]
ry[10] << screenCoordinate:sc.ry[10]
ry[11] << screenCoordinate:sc.ry[11]
ry[12] << screenCoordinate:sc.ry[12]
ry[13] << screenCoordinate:sc.ry[13]
ry[14] << screenCoordinate:sc.ry[14]
ry[15] << screenCoordinate:sc.ry[15]
drawbutton => drawpoint:mouse.drawbutton
w => ~NO_FANOUT~
a => ~NO_FANOUT~
d => ~NO_FANOUT~


|main|vga640480:u1
rx[0] => Add2.IN10
rx[1] => Add2.IN9
rx[2] => Add2.IN8
rx[3] => Add2.IN7
rx[4] => Add2.IN6
rx[5] => Add2.IN5
rx[6] => Add2.IN4
rx[7] => Add2.IN3
rx[8] => Add2.IN2
rx[9] => Add2.IN1
ry[0] => Add3.IN11
ry[1] => Add3.IN10
ry[2] => Add3.IN9
ry[3] => Add3.IN8
ry[4] => Add3.IN7
ry[5] => Add3.IN6
ry[6] => Add3.IN5
ry[7] => Add3.IN4
ry[8] => Add3.IN3
ry[9] => Add3.IN2
mx[0] => Add4.IN10
mx[1] => Add4.IN9
mx[2] => Add4.IN8
mx[3] => Add4.IN7
mx[4] => Add4.IN6
mx[5] => Add4.IN5
mx[6] => Add4.IN4
mx[7] => Add4.IN3
mx[8] => Add4.IN2
mx[9] => Add4.IN1
my[0] => Add5.IN11
my[1] => Add5.IN10
my[2] => Add5.IN9
my[3] => Add5.IN8
my[4] => Add5.IN7
my[5] => Add5.IN6
my[6] => Add5.IN5
my[7] => Add5.IN4
my[8] => Add5.IN3
my[9] => Add5.IN2
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[0] <= c_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[1] <= c_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[2] <= c_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[3] <= c_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[4] <= c_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[5] <= c_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[6] <= c_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[7] <= c_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[8] <= c_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[9] <= c_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[10] <= c_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_address[11] <= c_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => b1[0].ACLR
reset => b1[1].ACLR
reset => b1[2].ACLR
reset => g1[0].ACLR
reset => g1[1].ACLR
reset => g1[2].ACLR
reset => r1[0].ACLR
reset => r1[1].ACLR
reset => r1[2].ACLR
reset => hs~reg0.ACLR
reset => vs~reg0.ACLR
reset => vector_x[0].ACLR
reset => vector_x[1].ACLR
reset => vector_x[2].ACLR
reset => vector_x[3].ACLR
reset => vector_x[4].ACLR
reset => vector_x[5].ACLR
reset => vector_x[6].ACLR
reset => vector_x[7].ACLR
reset => vector_x[8].ACLR
reset => vector_x[9].ACLR
reset => vector_y[0].ACLR
reset => vector_y[1].ACLR
reset => vector_y[2].ACLR
reset => vector_y[3].ACLR
reset => vector_y[4].ACLR
reset => vector_y[5].ACLR
reset => vector_y[6].ACLR
reset => vector_y[7].ACLR
reset => vector_y[8].ACLR
reset => hs1.PRESET
reset => vs1.PRESET
reset => address[0]~reg0.ENA
reset => c_address[11]~reg0.ENA
reset => c_address[10]~reg0.ENA
reset => c_address[9]~reg0.ENA
reset => c_address[8]~reg0.ENA
reset => c_address[7]~reg0.ENA
reset => c_address[6]~reg0.ENA
reset => c_address[5]~reg0.ENA
reset => c_address[4]~reg0.ENA
reset => c_address[3]~reg0.ENA
reset => c_address[2]~reg0.ENA
reset => c_address[1]~reg0.ENA
reset => c_address[0]~reg0.ENA
reset => address[11]~reg0.ENA
reset => address[10]~reg0.ENA
reset => address[9]~reg0.ENA
reset => address[8]~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
clk25 <= clk.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Equal2.IN17
q[0] => r1.DATAA
q[1] => Equal2.IN16
q[1] => r1.DATAA
q[2] => Equal2.IN15
q[2] => r1.DATAA
q[3] => Equal2.IN14
q[3] => g1.DATAA
q[4] => Equal2.IN13
q[4] => g1.DATAA
q[5] => Equal2.IN12
q[5] => g1.DATAA
q[6] => Equal2.IN11
q[6] => b1.DATAA
q[7] => Equal2.IN10
q[7] => b1.DATAA
q[8] => Equal2.IN9
q[8] => b1.DATAA
c_q[0] => Equal1.IN17
c_q[0] => r1.DATAB
c_q[1] => Equal1.IN16
c_q[1] => r1.DATAB
c_q[2] => Equal1.IN15
c_q[2] => r1.DATAB
c_q[3] => Equal1.IN14
c_q[3] => g1.DATAB
c_q[4] => Equal1.IN13
c_q[4] => g1.DATAB
c_q[5] => Equal1.IN12
c_q[5] => g1.DATAB
c_q[6] => Equal1.IN11
c_q[6] => b1.DATAB
c_q[7] => Equal1.IN10
c_q[7] => b1.DATAB
c_q[8] => Equal1.IN9
c_q[8] => b1.DATAB
clk_0 => clk_50.CLK
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE


|main|r:rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|r:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n581:auto_generated.address_a[0]
address_a[1] => altsyncram_n581:auto_generated.address_a[1]
address_a[2] => altsyncram_n581:auto_generated.address_a[2]
address_a[3] => altsyncram_n581:auto_generated.address_a[3]
address_a[4] => altsyncram_n581:auto_generated.address_a[4]
address_a[5] => altsyncram_n581:auto_generated.address_a[5]
address_a[6] => altsyncram_n581:auto_generated.address_a[6]
address_a[7] => altsyncram_n581:auto_generated.address_a[7]
address_a[8] => altsyncram_n581:auto_generated.address_a[8]
address_a[9] => altsyncram_n581:auto_generated.address_a[9]
address_a[10] => altsyncram_n581:auto_generated.address_a[10]
address_a[11] => altsyncram_n581:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n581:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n581:auto_generated.q_a[0]
q_a[1] <= altsyncram_n581:auto_generated.q_a[1]
q_a[2] <= altsyncram_n581:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|r:rom1|altsyncram:altsyncram_component|altsyncram_n581:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|g:rom2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|g:rom2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c581:auto_generated.address_a[0]
address_a[1] => altsyncram_c581:auto_generated.address_a[1]
address_a[2] => altsyncram_c581:auto_generated.address_a[2]
address_a[3] => altsyncram_c581:auto_generated.address_a[3]
address_a[4] => altsyncram_c581:auto_generated.address_a[4]
address_a[5] => altsyncram_c581:auto_generated.address_a[5]
address_a[6] => altsyncram_c581:auto_generated.address_a[6]
address_a[7] => altsyncram_c581:auto_generated.address_a[7]
address_a[8] => altsyncram_c581:auto_generated.address_a[8]
address_a[9] => altsyncram_c581:auto_generated.address_a[9]
address_a[10] => altsyncram_c581:auto_generated.address_a[10]
address_a[11] => altsyncram_c581:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c581:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c581:auto_generated.q_a[0]
q_a[1] <= altsyncram_c581:auto_generated.q_a[1]
q_a[2] <= altsyncram_c581:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|g:rom2|altsyncram:altsyncram_component|altsyncram_c581:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|b:rom3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|b:rom3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7581:auto_generated.address_a[0]
address_a[1] => altsyncram_7581:auto_generated.address_a[1]
address_a[2] => altsyncram_7581:auto_generated.address_a[2]
address_a[3] => altsyncram_7581:auto_generated.address_a[3]
address_a[4] => altsyncram_7581:auto_generated.address_a[4]
address_a[5] => altsyncram_7581:auto_generated.address_a[5]
address_a[6] => altsyncram_7581:auto_generated.address_a[6]
address_a[7] => altsyncram_7581:auto_generated.address_a[7]
address_a[8] => altsyncram_7581:auto_generated.address_a[8]
address_a[9] => altsyncram_7581:auto_generated.address_a[9]
address_a[10] => altsyncram_7581:auto_generated.address_a[10]
address_a[11] => altsyncram_7581:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7581:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7581:auto_generated.q_a[0]
q_a[1] <= altsyncram_7581:auto_generated.q_a[1]
q_a[2] <= altsyncram_7581:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|b:rom3|altsyncram:altsyncram_component|altsyncram_7581:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|c_r:c_rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|c_r:c_rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gq71:auto_generated.address_a[0]
address_a[1] => altsyncram_gq71:auto_generated.address_a[1]
address_a[2] => altsyncram_gq71:auto_generated.address_a[2]
address_a[3] => altsyncram_gq71:auto_generated.address_a[3]
address_a[4] => altsyncram_gq71:auto_generated.address_a[4]
address_a[5] => altsyncram_gq71:auto_generated.address_a[5]
address_a[6] => altsyncram_gq71:auto_generated.address_a[6]
address_a[7] => altsyncram_gq71:auto_generated.address_a[7]
address_a[8] => altsyncram_gq71:auto_generated.address_a[8]
address_a[9] => altsyncram_gq71:auto_generated.address_a[9]
address_a[10] => altsyncram_gq71:auto_generated.address_a[10]
address_a[11] => altsyncram_gq71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gq71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gq71:auto_generated.q_a[0]
q_a[1] <= altsyncram_gq71:auto_generated.q_a[1]
q_a[2] <= altsyncram_gq71:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|c_r:c_rom1|altsyncram:altsyncram_component|altsyncram_gq71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|c_g:c_rom2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|c_g:c_rom2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5q71:auto_generated.address_a[0]
address_a[1] => altsyncram_5q71:auto_generated.address_a[1]
address_a[2] => altsyncram_5q71:auto_generated.address_a[2]
address_a[3] => altsyncram_5q71:auto_generated.address_a[3]
address_a[4] => altsyncram_5q71:auto_generated.address_a[4]
address_a[5] => altsyncram_5q71:auto_generated.address_a[5]
address_a[6] => altsyncram_5q71:auto_generated.address_a[6]
address_a[7] => altsyncram_5q71:auto_generated.address_a[7]
address_a[8] => altsyncram_5q71:auto_generated.address_a[8]
address_a[9] => altsyncram_5q71:auto_generated.address_a[9]
address_a[10] => altsyncram_5q71:auto_generated.address_a[10]
address_a[11] => altsyncram_5q71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5q71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5q71:auto_generated.q_a[0]
q_a[1] <= altsyncram_5q71:auto_generated.q_a[1]
q_a[2] <= altsyncram_5q71:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|c_g:c_rom2|altsyncram:altsyncram_component|altsyncram_5q71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|c_b:c_rom3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|main|c_b:c_rom3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0q71:auto_generated.address_a[0]
address_a[1] => altsyncram_0q71:auto_generated.address_a[1]
address_a[2] => altsyncram_0q71:auto_generated.address_a[2]
address_a[3] => altsyncram_0q71:auto_generated.address_a[3]
address_a[4] => altsyncram_0q71:auto_generated.address_a[4]
address_a[5] => altsyncram_0q71:auto_generated.address_a[5]
address_a[6] => altsyncram_0q71:auto_generated.address_a[6]
address_a[7] => altsyncram_0q71:auto_generated.address_a[7]
address_a[8] => altsyncram_0q71:auto_generated.address_a[8]
address_a[9] => altsyncram_0q71:auto_generated.address_a[9]
address_a[10] => altsyncram_0q71:auto_generated.address_a[10]
address_a[11] => altsyncram_0q71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0q71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0q71:auto_generated.q_a[0]
q_a[1] <= altsyncram_0q71:auto_generated.q_a[1]
q_a[2] <= altsyncram_0q71:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|c_b:c_rom3|altsyncram:altsyncram_component|altsyncram_0q71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|main|drawpoint:mouse
clk100 => ps2_mouse:mouse.clk_in
reset_in => ps2_mouse:mouse.reset_in
x1[0] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[1] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[2] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[3] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[4] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[5] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[6] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[7] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[8] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[9] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x1[10] <= x1.DB_MAX_OUTPUT_PORT_TYPE
x2[0] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[1] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[2] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[3] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[4] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[5] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[6] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[7] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[8] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[9] <= x2.DB_MAX_OUTPUT_PORT_TYPE
x2[10] <= x2.DB_MAX_OUTPUT_PORT_TYPE
y1[0] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[1] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[2] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[3] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[4] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[5] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[6] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[7] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[8] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[9] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y1[10] <= y1.DB_MAX_OUTPUT_PORT_TYPE
y2[0] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[1] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[2] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[3] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[4] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[5] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[6] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[7] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[8] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[9] <= y2.DB_MAX_OUTPUT_PORT_TYPE
y2[10] <= y2.DB_MAX_OUTPUT_PORT_TYPE
mousex[0] <= mousex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[1] <= mousex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[2] <= mousex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[3] <= mousex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[4] <= mousex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[5] <= mousex[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[6] <= mousex[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[7] <= mousex[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[8] <= mousex[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousex[9] <= mousex[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[0] <= mousey[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[1] <= mousey[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[2] <= mousey[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[3] <= mousey[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[4] <= mousey[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[5] <= mousey[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[6] <= mousey[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[7] <= mousey[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[8] <= mousey[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mousey[9] <= mousey[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
drawbutton => yr[0].CLK
drawbutton => yr[1].CLK
drawbutton => yr[2].CLK
drawbutton => yr[3].CLK
drawbutton => yr[4].CLK
drawbutton => yr[5].CLK
drawbutton => yr[6].CLK
drawbutton => yr[7].CLK
drawbutton => yr[8].CLK
drawbutton => yr[9].CLK
drawbutton => yr[10].CLK
drawbutton => xr[0].CLK
drawbutton => xr[1].CLK
drawbutton => xr[2].CLK
drawbutton => xr[3].CLK
drawbutton => xr[4].CLK
drawbutton => xr[5].CLK
drawbutton => xr[6].CLK
drawbutton => xr[7].CLK
drawbutton => xr[8].CLK
drawbutton => xr[9].CLK
drawbutton => xr[10].CLK
drawbutton => ys[0].CLK
drawbutton => ys[1].CLK
drawbutton => ys[2].CLK
drawbutton => ys[3].CLK
drawbutton => ys[4].CLK
drawbutton => ys[5].CLK
drawbutton => ys[6].CLK
drawbutton => ys[7].CLK
drawbutton => ys[8].CLK
drawbutton => ys[9].CLK
drawbutton => ys[10].CLK
drawbutton => xs[0].CLK
drawbutton => xs[1].CLK
drawbutton => xs[2].CLK
drawbutton => xs[3].CLK
drawbutton => xs[4].CLK
drawbutton => xs[5].CLK
drawbutton => xs[6].CLK
drawbutton => xs[7].CLK
drawbutton => xs[8].CLK
drawbutton => xs[9].CLK
drawbutton => xs[10].CLK
left_button <= ps2_mouse:mouse.left_button
right_button <= ps2_mouse:mouse.right_button
middle_button <= ps2_mouse:mouse.middle_button
ps2_clk <> ps2_mouse:mouse.ps2_clk
ps2_data <> ps2_mouse:mouse.ps2_data


|main|drawpoint:mouse|ps2_mouse:mouse
clk_in => clk.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
reset_in => watchcount.IN1
reset_in => mousey[0]~reg0.ACLR
reset_in => mousey[1]~reg0.ACLR
reset_in => mousey[2]~reg0.PRESET
reset_in => mousey[3]~reg0.PRESET
reset_in => mousey[4]~reg0.ACLR
reset_in => mousey[5]~reg0.PRESET
reset_in => mousey[6]~reg0.ACLR
reset_in => mousey[7]~reg0.ACLR
reset_in => mousey[8]~reg0.PRESET
reset_in => mousey[9]~reg0.ACLR
reset_in => mousex[0]~reg0.ACLR
reset_in => mousex[1]~reg0.ACLR
reset_in => mousex[2]~reg0.ACLR
reset_in => mousex[3]~reg0.ACLR
reset_in => mousex[4]~reg0.PRESET
reset_in => mousex[5]~reg0.ACLR
reset_in => mousex[6]~reg0.ACLR
reset_in => mousex[7]~reg0.PRESET
reset_in => mousex[8]~reg0.PRESET
reset_in => mousex[9]~reg0.ACLR
reset_in => middle_button~reg0.ACLR
reset_in => right_button~reg0.ACLR
reset_in => left_button~reg0.ACLR
reset_in => q[1].ACLR
reset_in => q[2].ACLR
reset_in => q[3].ACLR
reset_in => q[4].ACLR
reset_in => q[5].ACLR
reset_in => q[6].ACLR
reset_in => q[7].ACLR
reset_in => q[8].ACLR
reset_in => q[9].ACLR
reset_in => q[10].ACLR
reset_in => q[11].ACLR
reset_in => q[12].ACLR
reset_in => q[13].ACLR
reset_in => q[14].ACLR
reset_in => q[15].ACLR
reset_in => q[16].ACLR
reset_in => q[17].ACLR
reset_in => q[18].ACLR
reset_in => q[19].ACLR
reset_in => q[20].ACLR
reset_in => q[21].ACLR
reset_in => q[22].ACLR
reset_in => q[23].ACLR
reset_in => q[24].ACLR
reset_in => q[25].ACLR
reset_in => q[26].ACLR
reset_in => q[27].ACLR
reset_in => q[28].ACLR
reset_in => q[29].ACLR
reset_in => q[30].ACLR
reset_in => q[31].ACLR
reset_in => q[32].ACLR
reset_in => bitcount[0].ACLR
reset_in => bitcount[1].ACLR
reset_in => bitcount[2].ACLR
reset_in => bitcount[3].ACLR
reset_in => bitcount[4].ACLR
reset_in => bitcount[5].ACLR
reset_in => fall.ACLR
reset_in => rise.ACLR
reset_in => clk.ACLR
reset_in => count[0].ACLR
reset_in => count[1].ACLR
reset_in => count[2].ACLR
reset_in => count[3].ACLR
reset_in => count[4].ACLR
reset_in => count[5].ACLR
reset_in => count[6].ACLR
reset_in => count[7].ACLR
reset_in => count[8].ACLR
reset_in => count[9].ACLR
reset_in => count[10].ACLR
reset_in => count[11].ACLR
reset_in => count[12].ACLR
reset_in => count[13].ACLR
reset_in => count[14].ACLR
reset_in => count[15].ACLR
reset_in => count[16].ACLR
reset_in => count[17].ACLR
reset_in => count[18].ACLR
reset_in => count[19].ACLR
reset_in => count[20].ACLR
reset_in => m2_state~3.DATAIN
reset_in => m1_state~3.DATAIN
ps2_clk <> ps2_clk
ps2_data <> ps2_data
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_button <= middle_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[0] <= mousex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[1] <= mousex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[2] <= mousex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[3] <= mousex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[4] <= mousex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[5] <= mousex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[6] <= mousex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[7] <= mousex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[8] <= mousex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousex[9] <= mousex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[0] <= mousey[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[1] <= mousey[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[2] <= mousey[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[3] <= mousey[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[4] <= mousey[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[5] <= mousey[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[6] <= mousey[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[7] <= mousey[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[8] <= mousey[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mousey[9] <= mousey[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_no_ack <= error_no_ack.DB_MAX_OUTPUT_PORT_TYPE


|main|gameControlUnit:gc
clk_25M => fp:u2.clk
clk_25M => endFor.CLK
clk_25M => addressOfBox[0].CLK
clk_25M => addressOfBox[1].CLK
clk_25M => addressOfBox[2].CLK
clk_25M => addressOfBox[3].CLK
clk_25M => addressOfBox[4].CLK
clk_25M => addressOfBox[5].CLK
clk_25M => addressOfBox[6].CLK
clk_25M => addressOfBox[7].CLK
clk_25M => addressOfBox[8].CLK
clk_25M => fallToGround.CLK
clk_25M => jumpToBottle.CLK
clk_25M => onGround.CLK
clk_25M => FCS.CLK
clk_25M => minv[0].CLK
clk_25M => minv[1].CLK
clk_25M => minv[2].CLK
clk_25M => minv[3].CLK
clk_25M => minv[4].CLK
clk_25M => minv[5].CLK
clk_25M => minv[6].CLK
clk_25M => minv[7].CLK
clk_25M => minv[8].CLK
clk_25M => minv[9].CLK
clk_25M => minv[10].CLK
clk_25M => minv[11].CLK
clk_25M => minv[12].CLK
clk_25M => minv[13].CLK
clk_25M => minv[14].CLK
clk_25M => minv[15].CLK
clk_25M => mins[0].CLK
clk_25M => mins[1].CLK
clk_25M => mins[2].CLK
clk_25M => mins[3].CLK
clk_25M => mins[4].CLK
clk_25M => mins[5].CLK
clk_25M => mins[6].CLK
clk_25M => mins[7].CLK
clk_25M => mins[8].CLK
clk_25M => mins[9].CLK
clk_25M => mins[10].CLK
clk_25M => mins[11].CLK
clk_25M => mins[12].CLK
clk_25M => mins[13].CLK
clk_25M => mins[14].CLK
clk_25M => mins[15].CLK
clk_100M => romOfBox:u1.clock
moveL => process_0.IN0
moveR => process_0.IN1
moveR => dir.DATAB
jump => GPS.OUTPUTSELECT
jump => GPS.OUTPUTSELECT
jump => GPS.OUTPUTSELECT
jump => PS.OUTPUTSELECT
jump => process_0.IN1
jump => PS.OUTPUTSELECT
jump => PS.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => jump_v.OUTPUTSELECT
jump => CCS.OUTPUTSELECT
jump => CCS.OUTPUTSELECT
jump => CUS.OUTPUTSELECT
player_x[0] <= player_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[1] <= player_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[2] <= player_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[3] <= player_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[4] <= player_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[5] <= player_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[6] <= player_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[7] <= player_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[8] <= player_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[9] <= player_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[10] <= player_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[11] <= player_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[12] <= player_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[13] <= player_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[14] <= player_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_x[15] <= player_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[7] <= player_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[8] <= player_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[9] <= player_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[10] <= player_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[11] <= player_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[12] <= player_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[13] <= player_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[14] <= player_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[15] <= player_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|gameControlUnit:gc|romOfBox:u1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]
q[52] <= altsyncram:altsyncram_component.q_a[52]
q[53] <= altsyncram:altsyncram_component.q_a[53]
q[54] <= altsyncram:altsyncram_component.q_a[54]
q[55] <= altsyncram:altsyncram_component.q_a[55]
q[56] <= altsyncram:altsyncram_component.q_a[56]
q[57] <= altsyncram:altsyncram_component.q_a[57]
q[58] <= altsyncram:altsyncram_component.q_a[58]
q[59] <= altsyncram:altsyncram_component.q_a[59]
q[60] <= altsyncram:altsyncram_component.q_a[60]
q[61] <= altsyncram:altsyncram_component.q_a[61]
q[62] <= altsyncram:altsyncram_component.q_a[62]
q[63] <= altsyncram:altsyncram_component.q_a[63]


|main|gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d981:auto_generated.address_a[0]
address_a[1] => altsyncram_d981:auto_generated.address_a[1]
address_a[2] => altsyncram_d981:auto_generated.address_a[2]
address_a[3] => altsyncram_d981:auto_generated.address_a[3]
address_a[4] => altsyncram_d981:auto_generated.address_a[4]
address_a[5] => altsyncram_d981:auto_generated.address_a[5]
address_a[6] => altsyncram_d981:auto_generated.address_a[6]
address_a[7] => altsyncram_d981:auto_generated.address_a[7]
address_a[8] => altsyncram_d981:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d981:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d981:auto_generated.q_a[0]
q_a[1] <= altsyncram_d981:auto_generated.q_a[1]
q_a[2] <= altsyncram_d981:auto_generated.q_a[2]
q_a[3] <= altsyncram_d981:auto_generated.q_a[3]
q_a[4] <= altsyncram_d981:auto_generated.q_a[4]
q_a[5] <= altsyncram_d981:auto_generated.q_a[5]
q_a[6] <= altsyncram_d981:auto_generated.q_a[6]
q_a[7] <= altsyncram_d981:auto_generated.q_a[7]
q_a[8] <= altsyncram_d981:auto_generated.q_a[8]
q_a[9] <= altsyncram_d981:auto_generated.q_a[9]
q_a[10] <= altsyncram_d981:auto_generated.q_a[10]
q_a[11] <= altsyncram_d981:auto_generated.q_a[11]
q_a[12] <= altsyncram_d981:auto_generated.q_a[12]
q_a[13] <= altsyncram_d981:auto_generated.q_a[13]
q_a[14] <= altsyncram_d981:auto_generated.q_a[14]
q_a[15] <= altsyncram_d981:auto_generated.q_a[15]
q_a[16] <= altsyncram_d981:auto_generated.q_a[16]
q_a[17] <= altsyncram_d981:auto_generated.q_a[17]
q_a[18] <= altsyncram_d981:auto_generated.q_a[18]
q_a[19] <= altsyncram_d981:auto_generated.q_a[19]
q_a[20] <= altsyncram_d981:auto_generated.q_a[20]
q_a[21] <= altsyncram_d981:auto_generated.q_a[21]
q_a[22] <= altsyncram_d981:auto_generated.q_a[22]
q_a[23] <= altsyncram_d981:auto_generated.q_a[23]
q_a[24] <= altsyncram_d981:auto_generated.q_a[24]
q_a[25] <= altsyncram_d981:auto_generated.q_a[25]
q_a[26] <= altsyncram_d981:auto_generated.q_a[26]
q_a[27] <= altsyncram_d981:auto_generated.q_a[27]
q_a[28] <= altsyncram_d981:auto_generated.q_a[28]
q_a[29] <= altsyncram_d981:auto_generated.q_a[29]
q_a[30] <= altsyncram_d981:auto_generated.q_a[30]
q_a[31] <= altsyncram_d981:auto_generated.q_a[31]
q_a[32] <= altsyncram_d981:auto_generated.q_a[32]
q_a[33] <= altsyncram_d981:auto_generated.q_a[33]
q_a[34] <= altsyncram_d981:auto_generated.q_a[34]
q_a[35] <= altsyncram_d981:auto_generated.q_a[35]
q_a[36] <= altsyncram_d981:auto_generated.q_a[36]
q_a[37] <= altsyncram_d981:auto_generated.q_a[37]
q_a[38] <= altsyncram_d981:auto_generated.q_a[38]
q_a[39] <= altsyncram_d981:auto_generated.q_a[39]
q_a[40] <= altsyncram_d981:auto_generated.q_a[40]
q_a[41] <= altsyncram_d981:auto_generated.q_a[41]
q_a[42] <= altsyncram_d981:auto_generated.q_a[42]
q_a[43] <= altsyncram_d981:auto_generated.q_a[43]
q_a[44] <= altsyncram_d981:auto_generated.q_a[44]
q_a[45] <= altsyncram_d981:auto_generated.q_a[45]
q_a[46] <= altsyncram_d981:auto_generated.q_a[46]
q_a[47] <= altsyncram_d981:auto_generated.q_a[47]
q_a[48] <= altsyncram_d981:auto_generated.q_a[48]
q_a[49] <= altsyncram_d981:auto_generated.q_a[49]
q_a[50] <= altsyncram_d981:auto_generated.q_a[50]
q_a[51] <= altsyncram_d981:auto_generated.q_a[51]
q_a[52] <= altsyncram_d981:auto_generated.q_a[52]
q_a[53] <= altsyncram_d981:auto_generated.q_a[53]
q_a[54] <= altsyncram_d981:auto_generated.q_a[54]
q_a[55] <= altsyncram_d981:auto_generated.q_a[55]
q_a[56] <= altsyncram_d981:auto_generated.q_a[56]
q_a[57] <= altsyncram_d981:auto_generated.q_a[57]
q_a[58] <= altsyncram_d981:auto_generated.q_a[58]
q_a[59] <= altsyncram_d981:auto_generated.q_a[59]
q_a[60] <= altsyncram_d981:auto_generated.q_a[60]
q_a[61] <= altsyncram_d981:auto_generated.q_a[61]
q_a[62] <= altsyncram_d981:auto_generated.q_a[62]
q_a[63] <= altsyncram_d981:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|gameControlUnit:gc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|main|gameControlUnit:gc|fp:u2
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
o <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE


|main|screenCoordinate:sc
clk => ry[0]~reg0.CLK
clk => ry[1]~reg0.CLK
clk => ry[2]~reg0.CLK
clk => ry[3]~reg0.CLK
clk => ry[4]~reg0.CLK
clk => ry[5]~reg0.CLK
clk => ry[6]~reg0.CLK
clk => ry[7]~reg0.CLK
clk => ry[8]~reg0.CLK
clk => ry[9]~reg0.CLK
clk => ry[10]~reg0.CLK
clk => ry[11]~reg0.CLK
clk => ry[12]~reg0.CLK
clk => ry[13]~reg0.CLK
clk => ry[14]~reg0.CLK
clk => ry[15]~reg0.CLK
clk => ly[0]~reg0.CLK
clk => ly[1]~reg0.CLK
clk => ly[2]~reg0.CLK
clk => ly[3]~reg0.CLK
clk => ly[4]~reg0.CLK
clk => ly[5]~reg0.CLK
clk => ly[6]~reg0.CLK
clk => ly[7]~reg0.CLK
clk => ly[8]~reg0.CLK
clk => ly[9]~reg0.CLK
clk => ly[10]~reg0.CLK
clk => ly[11]~reg0.CLK
clk => ly[12]~reg0.CLK
clk => ly[13]~reg0.CLK
clk => ly[14]~reg0.CLK
clk => ly[15]~reg0.CLK
clk => py[0]~reg0.CLK
clk => py[1]~reg0.CLK
clk => py[2]~reg0.CLK
clk => py[3]~reg0.CLK
clk => py[4]~reg0.CLK
clk => py[5]~reg0.CLK
clk => py[6]~reg0.CLK
clk => py[7]~reg0.CLK
clk => py[8]~reg0.CLK
clk => py[9]~reg0.CLK
clk => py[10]~reg0.CLK
clk => py[11]~reg0.CLK
clk => py[12]~reg0.CLK
clk => py[13]~reg0.CLK
clk => py[14]~reg0.CLK
clk => py[15]~reg0.CLK
clk => rx[0]~reg0.CLK
clk => rx[1]~reg0.CLK
clk => rx[2]~reg0.CLK
clk => rx[3]~reg0.CLK
clk => rx[4]~reg0.CLK
clk => rx[5]~reg0.CLK
clk => rx[6]~reg0.CLK
clk => rx[7]~reg0.CLK
clk => rx[8]~reg0.CLK
clk => rx[9]~reg0.CLK
clk => rx[10]~reg0.CLK
clk => rx[11]~reg0.CLK
clk => rx[12]~reg0.CLK
clk => rx[13]~reg0.CLK
clk => rx[14]~reg0.CLK
clk => rx[15]~reg0.CLK
clk => lx[0]~reg0.CLK
clk => lx[1]~reg0.CLK
clk => lx[2]~reg0.CLK
clk => lx[3]~reg0.CLK
clk => lx[4]~reg0.CLK
clk => lx[5]~reg0.CLK
clk => lx[6]~reg0.CLK
clk => lx[7]~reg0.CLK
clk => lx[8]~reg0.CLK
clk => lx[9]~reg0.CLK
clk => lx[10]~reg0.CLK
clk => lx[11]~reg0.CLK
clk => lx[12]~reg0.CLK
clk => lx[13]~reg0.CLK
clk => lx[14]~reg0.CLK
clk => lx[15]~reg0.CLK
clk => px[0]~reg0.CLK
clk => px[1]~reg0.CLK
clk => px[2]~reg0.CLK
clk => px[3]~reg0.CLK
clk => px[4]~reg0.CLK
clk => px[5]~reg0.CLK
clk => px[6]~reg0.CLK
clk => px[7]~reg0.CLK
clk => px[8]~reg0.CLK
clk => px[9]~reg0.CLK
clk => px[10]~reg0.CLK
clk => px[11]~reg0.CLK
clk => px[12]~reg0.CLK
clk => px[13]~reg0.CLK
clk => px[14]~reg0.CLK
clk => px[15]~reg0.CLK
x[0] => LessThan0.IN32
x[0] => px.DATAA
x[0] => lx.DATAB
x[1] => LessThan0.IN31
x[1] => px.DATAA
x[1] => lx.DATAB
x[2] => LessThan0.IN30
x[2] => px.DATAA
x[2] => lx.DATAB
x[3] => LessThan0.IN29
x[3] => px.DATAA
x[3] => lx.DATAB
x[4] => LessThan0.IN28
x[4] => px.DATAA
x[4] => lx.DATAB
x[5] => LessThan0.IN27
x[5] => px.DATAA
x[5] => lx.DATAB
x[6] => LessThan0.IN26
x[6] => Add0.IN20
x[6] => Add1.IN20
x[6] => px.DATAA
x[7] => LessThan0.IN25
x[7] => Add0.IN19
x[7] => Add1.IN19
x[7] => px.DATAA
x[8] => LessThan0.IN24
x[8] => Add0.IN18
x[8] => Add1.IN18
x[8] => px.DATAA
x[9] => LessThan0.IN23
x[9] => Add0.IN17
x[9] => Add1.IN17
x[9] => px.DATAA
x[10] => LessThan0.IN22
x[10] => Add0.IN16
x[10] => Add1.IN16
x[10] => px.DATAA
x[11] => LessThan0.IN21
x[11] => Add0.IN15
x[11] => Add1.IN15
x[11] => px.DATAA
x[12] => LessThan0.IN20
x[12] => Add0.IN14
x[12] => Add1.IN14
x[12] => px.DATAA
x[13] => LessThan0.IN19
x[13] => Add0.IN13
x[13] => Add1.IN13
x[13] => px.DATAA
x[14] => LessThan0.IN18
x[14] => Add0.IN12
x[14] => Add1.IN12
x[14] => px.DATAA
x[15] => LessThan0.IN17
x[15] => Add0.IN11
x[15] => Add1.IN11
x[15] => px.DATAA
y[0] => py[0]~reg0.DATAIN
y[1] => py[1]~reg0.DATAIN
y[2] => py[2]~reg0.DATAIN
y[3] => py[3]~reg0.DATAIN
y[4] => py[4]~reg0.DATAIN
y[5] => py[5]~reg0.DATAIN
y[6] => py[6]~reg0.DATAIN
y[7] => py[7]~reg0.DATAIN
y[8] => py[8]~reg0.DATAIN
y[9] => py[9]~reg0.DATAIN
y[10] => py[10]~reg0.DATAIN
y[11] => py[11]~reg0.DATAIN
y[12] => py[12]~reg0.DATAIN
y[13] => py[13]~reg0.DATAIN
y[14] => py[14]~reg0.DATAIN
y[15] => py[15]~reg0.DATAIN
lx[0] <= lx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[1] <= lx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[2] <= lx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[3] <= lx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[4] <= lx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[5] <= lx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[6] <= lx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[7] <= lx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[8] <= lx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[9] <= lx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[10] <= lx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[11] <= lx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[12] <= lx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[13] <= lx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[14] <= lx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lx[15] <= lx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[0] <= ly[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[1] <= ly[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[2] <= ly[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[3] <= ly[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[4] <= ly[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[5] <= ly[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[6] <= ly[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[7] <= ly[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[8] <= ly[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[9] <= ly[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[10] <= ly[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[11] <= ly[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[12] <= ly[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[13] <= ly[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[14] <= ly[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ly[15] <= ly[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[0] <= rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[0] <= ry[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[1] <= ry[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[2] <= ry[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[3] <= ry[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[4] <= ry[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[5] <= ry[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[6] <= ry[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[7] <= ry[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[8] <= ry[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[9] <= ry[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[10] <= ry[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[11] <= ry[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[12] <= ry[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[13] <= ry[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[14] <= ry[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ry[15] <= ry[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[0] <= px[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[1] <= px[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[2] <= px[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[3] <= px[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[4] <= px[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[5] <= px[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[6] <= px[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[7] <= px[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[8] <= px[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[9] <= px[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[10] <= px[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[11] <= px[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[12] <= px[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[13] <= px[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[14] <= px[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
px[15] <= px[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[0] <= py[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[1] <= py[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[2] <= py[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[3] <= py[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[4] <= py[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[5] <= py[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[6] <= py[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[7] <= py[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[8] <= py[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[9] <= py[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[10] <= py[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[11] <= py[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[12] <= py[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[13] <= py[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[14] <= py[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
py[15] <= py[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|boxCollector:bc
clk_25M => boxes[38]~reg0.CLK
clk_25M => boxes[37]~reg0.CLK
clk_25M => boxes[36]~reg0.CLK
clk_25M => boxes[35]~reg0.CLK
clk_25M => boxes[34]~reg0.CLK
clk_25M => boxes[33]~reg0.CLK
clk_25M => boxes[32]~reg0.CLK
clk_25M => boxes[31]~reg0.CLK
clk_25M => boxes[30]~reg0.CLK
clk_25M => boxes[29]~reg0.CLK
clk_25M => boxes[28]~reg0.CLK
clk_25M => boxes[27]~reg0.CLK
clk_25M => boxes[26]~reg0.CLK
clk_25M => boxes[25]~reg0.CLK
clk_25M => boxes[24]~reg0.CLK
clk_25M => boxes[23]~reg0.CLK
clk_25M => boxes[22]~reg0.CLK
clk_25M => boxes[21]~reg0.CLK
clk_25M => boxes[20]~reg0.CLK
clk_25M => boxes[19]~reg0.CLK
clk_25M => boxes[18]~reg0.CLK
clk_25M => boxes[17]~reg0.CLK
clk_25M => boxes[16]~reg0.CLK
clk_25M => boxes[15]~reg0.CLK
clk_25M => boxes[14]~reg0.CLK
clk_25M => boxes[13]~reg0.CLK
clk_25M => boxes[12]~reg0.CLK
clk_25M => boxes[11]~reg0.CLK
clk_25M => boxes[10]~reg0.CLK
clk_25M => boxes[9]~reg0.CLK
clk_25M => boxes[8]~reg0.CLK
clk_25M => boxes[7]~reg0.CLK
clk_25M => boxes[6]~reg0.CLK
clk_25M => boxes[5]~reg0.CLK
clk_25M => boxes[4]~reg0.CLK
clk_25M => boxes[3]~reg0.CLK
clk_25M => boxes[2]~reg0.CLK
clk_25M => boxes[1]~reg0.CLK
clk_25M => total[0]~reg0.CLK
clk_25M => total[1]~reg0.CLK
clk_25M => total[2]~reg0.CLK
clk_25M => total[3]~reg0.CLK
clk_25M => total[4]~reg0.CLK
clk_25M => finish~reg0.CLK
clk_25M => address[0].CLK
clk_25M => address[1].CLK
clk_25M => address[2].CLK
clk_25M => address[3].CLK
clk_25M => address[4].CLK
clk_25M => address[5].CLK
clk_25M => address[6].CLK
clk_25M => address[7].CLK
clk_25M => address[8].CLK
clk_100M => romOfBox:u1.clock
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => finish.OUTPUTSELECT
enable => total.OUTPUTSELECT
enable => total.OUTPUTSELECT
enable => total.OUTPUTSELECT
enable => total.OUTPUTSELECT
enable => total.OUTPUTSELECT
enable => boxes[2]~reg0.ENA
enable => boxes[3]~reg0.ENA
enable => boxes[4]~reg0.ENA
enable => boxes[5]~reg0.ENA
enable => boxes[6]~reg0.ENA
enable => boxes[7]~reg0.ENA
enable => boxes[8]~reg0.ENA
enable => boxes[9]~reg0.ENA
enable => boxes[10]~reg0.ENA
enable => boxes[11]~reg0.ENA
enable => boxes[12]~reg0.ENA
enable => boxes[13]~reg0.ENA
enable => boxes[14]~reg0.ENA
enable => boxes[15]~reg0.ENA
enable => boxes[16]~reg0.ENA
enable => boxes[17]~reg0.ENA
enable => boxes[18]~reg0.ENA
enable => boxes[19]~reg0.ENA
enable => boxes[20]~reg0.ENA
enable => boxes[21]~reg0.ENA
enable => boxes[22]~reg0.ENA
enable => boxes[23]~reg0.ENA
enable => boxes[24]~reg0.ENA
enable => boxes[25]~reg0.ENA
enable => boxes[26]~reg0.ENA
enable => boxes[27]~reg0.ENA
enable => boxes[28]~reg0.ENA
enable => boxes[29]~reg0.ENA
enable => boxes[30]~reg0.ENA
enable => boxes[31]~reg0.ENA
enable => boxes[32]~reg0.ENA
enable => boxes[33]~reg0.ENA
enable => boxes[34]~reg0.ENA
enable => boxes[35]~reg0.ENA
enable => boxes[36]~reg0.ENA
enable => boxes[37]~reg0.ENA
enable => boxes[38]~reg0.ENA
enable => boxes[1]~reg0.ENA
lx[0] => LessThan0.IN16
lx[0] => max.DATAA
lx[0] => Add0.IN32
lx[0] => Add1.IN32
lx[1] => LessThan0.IN15
lx[1] => max.DATAA
lx[1] => Add0.IN31
lx[1] => Add1.IN31
lx[2] => LessThan0.IN14
lx[2] => max.DATAA
lx[2] => Add0.IN30
lx[2] => Add1.IN30
lx[3] => LessThan0.IN13
lx[3] => max.DATAA
lx[3] => Add0.IN29
lx[3] => Add1.IN29
lx[4] => LessThan0.IN12
lx[4] => max.DATAA
lx[4] => Add0.IN28
lx[4] => Add1.IN28
lx[5] => LessThan0.IN11
lx[5] => max.DATAA
lx[5] => Add0.IN27
lx[5] => Add1.IN27
lx[6] => LessThan0.IN10
lx[6] => max.DATAA
lx[6] => Add0.IN26
lx[6] => Add1.IN26
lx[7] => LessThan0.IN9
lx[7] => max.DATAA
lx[7] => Add0.IN25
lx[7] => Add1.IN25
lx[8] => LessThan0.IN8
lx[8] => max.DATAA
lx[8] => Add0.IN24
lx[8] => Add1.IN24
lx[9] => LessThan0.IN7
lx[9] => max.DATAA
lx[9] => Add0.IN23
lx[9] => Add1.IN23
lx[10] => LessThan0.IN6
lx[10] => max.DATAA
lx[10] => Add0.IN22
lx[10] => Add1.IN22
lx[11] => LessThan0.IN5
lx[11] => max.DATAA
lx[11] => Add0.IN21
lx[11] => Add1.IN21
lx[12] => LessThan0.IN4
lx[12] => max.DATAA
lx[12] => Add0.IN20
lx[12] => Add1.IN20
lx[13] => LessThan0.IN3
lx[13] => max.DATAA
lx[13] => Add0.IN19
lx[13] => Add1.IN19
lx[14] => LessThan0.IN2
lx[14] => max.DATAA
lx[14] => Add0.IN18
lx[14] => Add1.IN18
lx[15] => LessThan0.IN1
lx[15] => max.DATAA
lx[15] => Add0.IN17
lx[15] => Add1.IN17
ly[0] => LessThan2.IN16
ly[0] => max.DATAA
ly[0] => Add2.IN32
ly[0] => Add3.IN32
ly[1] => LessThan2.IN15
ly[1] => max.DATAA
ly[1] => Add2.IN31
ly[1] => Add3.IN31
ly[2] => LessThan2.IN14
ly[2] => max.DATAA
ly[2] => Add2.IN30
ly[2] => Add3.IN30
ly[3] => LessThan2.IN13
ly[3] => max.DATAA
ly[3] => Add2.IN29
ly[3] => Add3.IN29
ly[4] => LessThan2.IN12
ly[4] => max.DATAA
ly[4] => Add2.IN28
ly[4] => Add3.IN28
ly[5] => LessThan2.IN11
ly[5] => max.DATAA
ly[5] => Add2.IN27
ly[5] => Add3.IN27
ly[6] => LessThan2.IN10
ly[6] => max.DATAA
ly[6] => Add2.IN26
ly[6] => Add3.IN26
ly[7] => LessThan2.IN9
ly[7] => max.DATAA
ly[7] => Add2.IN25
ly[7] => Add3.IN25
ly[8] => LessThan2.IN8
ly[8] => max.DATAA
ly[8] => Add2.IN24
ly[8] => Add3.IN24
ly[9] => LessThan2.IN7
ly[9] => max.DATAA
ly[9] => Add2.IN23
ly[9] => Add3.IN23
ly[10] => LessThan2.IN6
ly[10] => max.DATAA
ly[10] => Add2.IN22
ly[10] => Add3.IN22
ly[11] => LessThan2.IN5
ly[11] => max.DATAA
ly[11] => Add2.IN21
ly[11] => Add3.IN21
ly[12] => LessThan2.IN4
ly[12] => max.DATAA
ly[12] => Add2.IN20
ly[12] => Add3.IN20
ly[13] => LessThan2.IN3
ly[13] => max.DATAA
ly[13] => Add2.IN19
ly[13] => Add3.IN19
ly[14] => LessThan2.IN2
ly[14] => max.DATAA
ly[14] => Add2.IN18
ly[14] => Add3.IN18
ly[15] => LessThan2.IN1
ly[15] => max.DATAA
ly[15] => Add2.IN17
ly[15] => Add3.IN17
rx[0] => LessThan1.IN16
rx[0] => min.DATAB
rx[1] => LessThan1.IN15
rx[1] => min.DATAB
rx[2] => LessThan1.IN14
rx[2] => min.DATAB
rx[3] => LessThan1.IN13
rx[3] => min.DATAB
rx[4] => LessThan1.IN12
rx[4] => min.DATAB
rx[5] => LessThan1.IN11
rx[5] => min.DATAB
rx[6] => LessThan1.IN10
rx[6] => min.DATAB
rx[7] => LessThan1.IN9
rx[7] => min.DATAB
rx[8] => LessThan1.IN8
rx[8] => min.DATAB
rx[9] => LessThan1.IN7
rx[9] => min.DATAB
rx[10] => LessThan1.IN6
rx[10] => min.DATAB
rx[11] => LessThan1.IN5
rx[11] => min.DATAB
rx[12] => LessThan1.IN4
rx[12] => min.DATAB
rx[13] => LessThan1.IN3
rx[13] => min.DATAB
rx[14] => LessThan1.IN2
rx[14] => min.DATAB
rx[15] => LessThan1.IN1
rx[15] => min.DATAB
ry[0] => LessThan3.IN16
ry[0] => min.DATAB
ry[1] => LessThan3.IN15
ry[1] => min.DATAB
ry[2] => LessThan3.IN14
ry[2] => min.DATAB
ry[3] => LessThan3.IN13
ry[3] => min.DATAB
ry[4] => LessThan3.IN12
ry[4] => min.DATAB
ry[5] => LessThan3.IN11
ry[5] => min.DATAB
ry[6] => LessThan3.IN10
ry[6] => min.DATAB
ry[7] => LessThan3.IN9
ry[7] => min.DATAB
ry[8] => LessThan3.IN8
ry[8] => min.DATAB
ry[9] => LessThan3.IN7
ry[9] => min.DATAB
ry[10] => LessThan3.IN6
ry[10] => min.DATAB
ry[11] => LessThan3.IN5
ry[11] => min.DATAB
ry[12] => LessThan3.IN4
ry[12] => min.DATAB
ry[13] => LessThan3.IN3
ry[13] => min.DATAB
ry[14] => LessThan3.IN2
ry[14] => min.DATAB
ry[15] => LessThan3.IN1
ry[15] => min.DATAB
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
total[0] <= total[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total[1] <= total[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total[2] <= total[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total[3] <= total[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total[4] <= total[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[760] <= <GND>
boxes[759] <= <GND>
boxes[758] <= <GND>
boxes[757] <= <GND>
boxes[756] <= <GND>
boxes[755] <= <GND>
boxes[754] <= <GND>
boxes[753] <= <GND>
boxes[752] <= <GND>
boxes[751] <= <GND>
boxes[750] <= <GND>
boxes[749] <= <GND>
boxes[748] <= <GND>
boxes[747] <= <GND>
boxes[746] <= <GND>
boxes[745] <= <GND>
boxes[744] <= <GND>
boxes[743] <= <GND>
boxes[742] <= <GND>
boxes[741] <= <GND>
boxes[740] <= <GND>
boxes[739] <= <GND>
boxes[738] <= <GND>
boxes[737] <= <GND>
boxes[736] <= <GND>
boxes[735] <= <GND>
boxes[734] <= <GND>
boxes[733] <= <GND>
boxes[732] <= <GND>
boxes[731] <= <GND>
boxes[730] <= <GND>
boxes[729] <= <GND>
boxes[728] <= <GND>
boxes[727] <= <GND>
boxes[726] <= <GND>
boxes[725] <= <GND>
boxes[724] <= <GND>
boxes[723] <= <GND>
boxes[722] <= <GND>
boxes[721] <= <GND>
boxes[720] <= <GND>
boxes[719] <= <GND>
boxes[718] <= <GND>
boxes[717] <= <GND>
boxes[716] <= <GND>
boxes[715] <= <GND>
boxes[714] <= <GND>
boxes[713] <= <GND>
boxes[712] <= <GND>
boxes[711] <= <GND>
boxes[710] <= <GND>
boxes[709] <= <GND>
boxes[708] <= <GND>
boxes[707] <= <GND>
boxes[706] <= <GND>
boxes[705] <= <GND>
boxes[704] <= <GND>
boxes[703] <= <GND>
boxes[702] <= <GND>
boxes[701] <= <GND>
boxes[700] <= <GND>
boxes[699] <= <GND>
boxes[698] <= <GND>
boxes[697] <= <GND>
boxes[696] <= <GND>
boxes[695] <= <GND>
boxes[694] <= <GND>
boxes[693] <= <GND>
boxes[692] <= <GND>
boxes[691] <= <GND>
boxes[690] <= <GND>
boxes[689] <= <GND>
boxes[688] <= <GND>
boxes[687] <= <GND>
boxes[686] <= <GND>
boxes[685] <= <GND>
boxes[684] <= <GND>
boxes[683] <= <GND>
boxes[682] <= <GND>
boxes[681] <= <GND>
boxes[680] <= <GND>
boxes[679] <= <GND>
boxes[678] <= <GND>
boxes[677] <= <GND>
boxes[676] <= <GND>
boxes[675] <= <GND>
boxes[674] <= <GND>
boxes[673] <= <GND>
boxes[672] <= <GND>
boxes[671] <= <GND>
boxes[670] <= <GND>
boxes[669] <= <GND>
boxes[668] <= <GND>
boxes[667] <= <GND>
boxes[666] <= <GND>
boxes[665] <= <GND>
boxes[664] <= <GND>
boxes[663] <= <GND>
boxes[662] <= <GND>
boxes[661] <= <GND>
boxes[660] <= <GND>
boxes[659] <= <GND>
boxes[658] <= <GND>
boxes[657] <= <GND>
boxes[656] <= <GND>
boxes[655] <= <GND>
boxes[654] <= <GND>
boxes[653] <= <GND>
boxes[652] <= <GND>
boxes[651] <= <GND>
boxes[650] <= <GND>
boxes[649] <= <GND>
boxes[648] <= <GND>
boxes[647] <= <GND>
boxes[646] <= <GND>
boxes[645] <= <GND>
boxes[644] <= <GND>
boxes[643] <= <GND>
boxes[642] <= <GND>
boxes[641] <= <GND>
boxes[640] <= <GND>
boxes[639] <= <GND>
boxes[638] <= <GND>
boxes[637] <= <GND>
boxes[636] <= <GND>
boxes[635] <= <GND>
boxes[634] <= <GND>
boxes[633] <= <GND>
boxes[632] <= <GND>
boxes[631] <= <GND>
boxes[630] <= <GND>
boxes[629] <= <GND>
boxes[628] <= <GND>
boxes[627] <= <GND>
boxes[626] <= <GND>
boxes[625] <= <GND>
boxes[624] <= <GND>
boxes[623] <= <GND>
boxes[622] <= <GND>
boxes[621] <= <GND>
boxes[620] <= <GND>
boxes[619] <= <GND>
boxes[618] <= <GND>
boxes[617] <= <GND>
boxes[616] <= <GND>
boxes[615] <= <GND>
boxes[614] <= <GND>
boxes[613] <= <GND>
boxes[612] <= <GND>
boxes[611] <= <GND>
boxes[610] <= <GND>
boxes[609] <= <GND>
boxes[608] <= <GND>
boxes[607] <= <GND>
boxes[606] <= <GND>
boxes[605] <= <GND>
boxes[604] <= <GND>
boxes[603] <= <GND>
boxes[602] <= <GND>
boxes[601] <= <GND>
boxes[600] <= <GND>
boxes[599] <= <GND>
boxes[598] <= <GND>
boxes[597] <= <GND>
boxes[596] <= <GND>
boxes[595] <= <GND>
boxes[594] <= <GND>
boxes[593] <= <GND>
boxes[592] <= <GND>
boxes[591] <= <GND>
boxes[590] <= <GND>
boxes[589] <= <GND>
boxes[588] <= <GND>
boxes[587] <= <GND>
boxes[586] <= <GND>
boxes[585] <= <GND>
boxes[584] <= <GND>
boxes[583] <= <GND>
boxes[582] <= <GND>
boxes[581] <= <GND>
boxes[580] <= <GND>
boxes[579] <= <GND>
boxes[578] <= <GND>
boxes[577] <= <GND>
boxes[576] <= <GND>
boxes[575] <= <GND>
boxes[574] <= <GND>
boxes[573] <= <GND>
boxes[572] <= <GND>
boxes[571] <= <GND>
boxes[570] <= <GND>
boxes[569] <= <GND>
boxes[568] <= <GND>
boxes[567] <= <GND>
boxes[566] <= <GND>
boxes[565] <= <GND>
boxes[564] <= <GND>
boxes[563] <= <GND>
boxes[562] <= <GND>
boxes[561] <= <GND>
boxes[560] <= <GND>
boxes[559] <= <GND>
boxes[558] <= <GND>
boxes[557] <= <GND>
boxes[556] <= <GND>
boxes[555] <= <GND>
boxes[554] <= <GND>
boxes[553] <= <GND>
boxes[552] <= <GND>
boxes[551] <= <GND>
boxes[550] <= <GND>
boxes[549] <= <GND>
boxes[548] <= <GND>
boxes[547] <= <GND>
boxes[546] <= <GND>
boxes[545] <= <GND>
boxes[544] <= <GND>
boxes[543] <= <GND>
boxes[542] <= <GND>
boxes[541] <= <GND>
boxes[540] <= <GND>
boxes[539] <= <GND>
boxes[538] <= <GND>
boxes[537] <= <GND>
boxes[536] <= <GND>
boxes[535] <= <GND>
boxes[534] <= <GND>
boxes[533] <= <GND>
boxes[532] <= <GND>
boxes[531] <= <GND>
boxes[530] <= <GND>
boxes[529] <= <GND>
boxes[528] <= <GND>
boxes[527] <= <GND>
boxes[526] <= <GND>
boxes[525] <= <GND>
boxes[524] <= <GND>
boxes[523] <= <GND>
boxes[522] <= <GND>
boxes[521] <= <GND>
boxes[520] <= <GND>
boxes[519] <= <GND>
boxes[518] <= <GND>
boxes[517] <= <GND>
boxes[516] <= <GND>
boxes[515] <= <GND>
boxes[514] <= <GND>
boxes[513] <= <GND>
boxes[512] <= <GND>
boxes[511] <= <GND>
boxes[510] <= <GND>
boxes[509] <= <GND>
boxes[508] <= <GND>
boxes[507] <= <GND>
boxes[506] <= <GND>
boxes[505] <= <GND>
boxes[504] <= <GND>
boxes[503] <= <GND>
boxes[502] <= <GND>
boxes[501] <= <GND>
boxes[500] <= <GND>
boxes[499] <= <GND>
boxes[498] <= <GND>
boxes[497] <= <GND>
boxes[496] <= <GND>
boxes[495] <= <GND>
boxes[494] <= <GND>
boxes[493] <= <GND>
boxes[492] <= <GND>
boxes[491] <= <GND>
boxes[490] <= <GND>
boxes[489] <= <GND>
boxes[488] <= <GND>
boxes[487] <= <GND>
boxes[486] <= <GND>
boxes[485] <= <GND>
boxes[484] <= <GND>
boxes[483] <= <GND>
boxes[482] <= <GND>
boxes[481] <= <GND>
boxes[480] <= <GND>
boxes[479] <= <GND>
boxes[478] <= <GND>
boxes[477] <= <GND>
boxes[476] <= <GND>
boxes[475] <= <GND>
boxes[474] <= <GND>
boxes[473] <= <GND>
boxes[472] <= <GND>
boxes[471] <= <GND>
boxes[470] <= <GND>
boxes[469] <= <GND>
boxes[468] <= <GND>
boxes[467] <= <GND>
boxes[466] <= <GND>
boxes[465] <= <GND>
boxes[464] <= <GND>
boxes[463] <= <GND>
boxes[462] <= <GND>
boxes[461] <= <GND>
boxes[460] <= <GND>
boxes[459] <= <GND>
boxes[458] <= <GND>
boxes[457] <= <GND>
boxes[456] <= <GND>
boxes[455] <= <GND>
boxes[454] <= <GND>
boxes[453] <= <GND>
boxes[452] <= <GND>
boxes[451] <= <GND>
boxes[450] <= <GND>
boxes[449] <= <GND>
boxes[448] <= <GND>
boxes[447] <= <GND>
boxes[446] <= <GND>
boxes[445] <= <GND>
boxes[444] <= <GND>
boxes[443] <= <GND>
boxes[442] <= <GND>
boxes[441] <= <GND>
boxes[440] <= <GND>
boxes[439] <= <GND>
boxes[438] <= <GND>
boxes[437] <= <GND>
boxes[436] <= <GND>
boxes[435] <= <GND>
boxes[434] <= <GND>
boxes[433] <= <GND>
boxes[432] <= <GND>
boxes[431] <= <GND>
boxes[430] <= <GND>
boxes[429] <= <GND>
boxes[428] <= <GND>
boxes[427] <= <GND>
boxes[426] <= <GND>
boxes[425] <= <GND>
boxes[424] <= <GND>
boxes[423] <= <GND>
boxes[422] <= <GND>
boxes[421] <= <GND>
boxes[420] <= <GND>
boxes[419] <= <GND>
boxes[418] <= <GND>
boxes[417] <= <GND>
boxes[416] <= <GND>
boxes[415] <= <GND>
boxes[414] <= <GND>
boxes[413] <= <GND>
boxes[412] <= <GND>
boxes[411] <= <GND>
boxes[410] <= <GND>
boxes[409] <= <GND>
boxes[408] <= <GND>
boxes[407] <= <GND>
boxes[406] <= <GND>
boxes[405] <= <GND>
boxes[404] <= <GND>
boxes[403] <= <GND>
boxes[402] <= <GND>
boxes[401] <= <GND>
boxes[400] <= <GND>
boxes[399] <= <GND>
boxes[398] <= <GND>
boxes[397] <= <GND>
boxes[396] <= <GND>
boxes[395] <= <GND>
boxes[394] <= <GND>
boxes[393] <= <GND>
boxes[392] <= <GND>
boxes[391] <= <GND>
boxes[390] <= <GND>
boxes[389] <= <GND>
boxes[388] <= <GND>
boxes[387] <= <GND>
boxes[386] <= <GND>
boxes[385] <= <GND>
boxes[384] <= <GND>
boxes[383] <= <GND>
boxes[382] <= <GND>
boxes[381] <= <GND>
boxes[380] <= <GND>
boxes[379] <= <GND>
boxes[378] <= <GND>
boxes[377] <= <GND>
boxes[376] <= <GND>
boxes[375] <= <GND>
boxes[374] <= <GND>
boxes[373] <= <GND>
boxes[372] <= <GND>
boxes[371] <= <GND>
boxes[370] <= <GND>
boxes[369] <= <GND>
boxes[368] <= <GND>
boxes[367] <= <GND>
boxes[366] <= <GND>
boxes[365] <= <GND>
boxes[364] <= <GND>
boxes[363] <= <GND>
boxes[362] <= <GND>
boxes[361] <= <GND>
boxes[360] <= <GND>
boxes[359] <= <GND>
boxes[358] <= <GND>
boxes[357] <= <GND>
boxes[356] <= <GND>
boxes[355] <= <GND>
boxes[354] <= <GND>
boxes[353] <= <GND>
boxes[352] <= <GND>
boxes[351] <= <GND>
boxes[350] <= <GND>
boxes[349] <= <GND>
boxes[348] <= <GND>
boxes[347] <= <GND>
boxes[346] <= <GND>
boxes[345] <= <GND>
boxes[344] <= <GND>
boxes[343] <= <GND>
boxes[342] <= <GND>
boxes[341] <= <GND>
boxes[340] <= <GND>
boxes[339] <= <GND>
boxes[338] <= <GND>
boxes[337] <= <GND>
boxes[336] <= <GND>
boxes[335] <= <GND>
boxes[334] <= <GND>
boxes[333] <= <GND>
boxes[332] <= <GND>
boxes[331] <= <GND>
boxes[330] <= <GND>
boxes[329] <= <GND>
boxes[328] <= <GND>
boxes[327] <= <GND>
boxes[326] <= <GND>
boxes[325] <= <GND>
boxes[324] <= <GND>
boxes[323] <= <GND>
boxes[322] <= <GND>
boxes[321] <= <GND>
boxes[320] <= <GND>
boxes[319] <= <GND>
boxes[318] <= <GND>
boxes[317] <= <GND>
boxes[316] <= <GND>
boxes[315] <= <GND>
boxes[314] <= <GND>
boxes[313] <= <GND>
boxes[312] <= <GND>
boxes[311] <= <GND>
boxes[310] <= <GND>
boxes[309] <= <GND>
boxes[308] <= <GND>
boxes[307] <= <GND>
boxes[306] <= <GND>
boxes[305] <= <GND>
boxes[304] <= <GND>
boxes[303] <= <GND>
boxes[302] <= <GND>
boxes[301] <= <GND>
boxes[300] <= <GND>
boxes[299] <= <GND>
boxes[298] <= <GND>
boxes[297] <= <GND>
boxes[296] <= <GND>
boxes[295] <= <GND>
boxes[294] <= <GND>
boxes[293] <= <GND>
boxes[292] <= <GND>
boxes[291] <= <GND>
boxes[290] <= <GND>
boxes[289] <= <GND>
boxes[288] <= <GND>
boxes[287] <= <GND>
boxes[286] <= <GND>
boxes[285] <= <GND>
boxes[284] <= <GND>
boxes[283] <= <GND>
boxes[282] <= <GND>
boxes[281] <= <GND>
boxes[280] <= <GND>
boxes[279] <= <GND>
boxes[278] <= <GND>
boxes[277] <= <GND>
boxes[276] <= <GND>
boxes[275] <= <GND>
boxes[274] <= <GND>
boxes[273] <= <GND>
boxes[272] <= <GND>
boxes[271] <= <GND>
boxes[270] <= <GND>
boxes[269] <= <GND>
boxes[268] <= <GND>
boxes[267] <= <GND>
boxes[266] <= <GND>
boxes[265] <= <GND>
boxes[264] <= <GND>
boxes[263] <= <GND>
boxes[262] <= <GND>
boxes[261] <= <GND>
boxes[260] <= <GND>
boxes[259] <= <GND>
boxes[258] <= <GND>
boxes[257] <= <GND>
boxes[256] <= <GND>
boxes[255] <= <GND>
boxes[254] <= <GND>
boxes[253] <= <GND>
boxes[252] <= <GND>
boxes[251] <= <GND>
boxes[250] <= <GND>
boxes[249] <= <GND>
boxes[248] <= <GND>
boxes[247] <= <GND>
boxes[246] <= <GND>
boxes[245] <= <GND>
boxes[244] <= <GND>
boxes[243] <= <GND>
boxes[242] <= <GND>
boxes[241] <= <GND>
boxes[240] <= <GND>
boxes[239] <= <GND>
boxes[238] <= <GND>
boxes[237] <= <GND>
boxes[236] <= <GND>
boxes[235] <= <GND>
boxes[234] <= <GND>
boxes[233] <= <GND>
boxes[232] <= <GND>
boxes[231] <= <GND>
boxes[230] <= <GND>
boxes[229] <= <GND>
boxes[228] <= <GND>
boxes[227] <= <GND>
boxes[226] <= <GND>
boxes[225] <= <GND>
boxes[224] <= <GND>
boxes[223] <= <GND>
boxes[222] <= <GND>
boxes[221] <= <GND>
boxes[220] <= <GND>
boxes[219] <= <GND>
boxes[218] <= <GND>
boxes[217] <= <GND>
boxes[216] <= <GND>
boxes[215] <= <GND>
boxes[214] <= <GND>
boxes[213] <= <GND>
boxes[212] <= <GND>
boxes[211] <= <GND>
boxes[210] <= <GND>
boxes[209] <= <GND>
boxes[208] <= <GND>
boxes[207] <= <GND>
boxes[206] <= <GND>
boxes[205] <= <GND>
boxes[204] <= <GND>
boxes[203] <= <GND>
boxes[202] <= <GND>
boxes[201] <= <GND>
boxes[200] <= <GND>
boxes[199] <= <GND>
boxes[198] <= <GND>
boxes[197] <= <GND>
boxes[196] <= <GND>
boxes[195] <= <GND>
boxes[194] <= <GND>
boxes[193] <= <GND>
boxes[192] <= <GND>
boxes[191] <= <GND>
boxes[190] <= <GND>
boxes[189] <= <GND>
boxes[188] <= <GND>
boxes[187] <= <GND>
boxes[186] <= <GND>
boxes[185] <= <GND>
boxes[184] <= <GND>
boxes[183] <= <GND>
boxes[182] <= <GND>
boxes[181] <= <GND>
boxes[180] <= <GND>
boxes[179] <= <GND>
boxes[178] <= <GND>
boxes[177] <= <GND>
boxes[176] <= <GND>
boxes[175] <= <GND>
boxes[174] <= <GND>
boxes[173] <= <GND>
boxes[172] <= <GND>
boxes[171] <= <GND>
boxes[170] <= <GND>
boxes[169] <= <GND>
boxes[168] <= <GND>
boxes[167] <= <GND>
boxes[166] <= <GND>
boxes[165] <= <GND>
boxes[164] <= <GND>
boxes[163] <= <GND>
boxes[162] <= <GND>
boxes[161] <= <GND>
boxes[160] <= <GND>
boxes[159] <= <GND>
boxes[158] <= <GND>
boxes[157] <= <GND>
boxes[156] <= <GND>
boxes[155] <= <GND>
boxes[154] <= <GND>
boxes[153] <= <GND>
boxes[152] <= <GND>
boxes[151] <= <GND>
boxes[150] <= <GND>
boxes[149] <= <GND>
boxes[148] <= <GND>
boxes[147] <= <GND>
boxes[146] <= <GND>
boxes[145] <= <GND>
boxes[144] <= <GND>
boxes[143] <= <GND>
boxes[142] <= <GND>
boxes[141] <= <GND>
boxes[140] <= <GND>
boxes[139] <= <GND>
boxes[138] <= <GND>
boxes[137] <= <GND>
boxes[136] <= <GND>
boxes[135] <= <GND>
boxes[134] <= <GND>
boxes[133] <= <GND>
boxes[132] <= <GND>
boxes[131] <= <GND>
boxes[130] <= <GND>
boxes[129] <= <GND>
boxes[128] <= <GND>
boxes[127] <= <GND>
boxes[126] <= <GND>
boxes[125] <= <GND>
boxes[124] <= <GND>
boxes[123] <= <GND>
boxes[122] <= <GND>
boxes[121] <= <GND>
boxes[120] <= <GND>
boxes[119] <= <GND>
boxes[118] <= <GND>
boxes[117] <= <GND>
boxes[116] <= <GND>
boxes[115] <= <GND>
boxes[114] <= <GND>
boxes[113] <= <GND>
boxes[112] <= <GND>
boxes[111] <= <GND>
boxes[110] <= <GND>
boxes[109] <= <GND>
boxes[108] <= <GND>
boxes[107] <= <GND>
boxes[106] <= <GND>
boxes[105] <= <GND>
boxes[104] <= <GND>
boxes[103] <= <GND>
boxes[102] <= <GND>
boxes[101] <= <GND>
boxes[100] <= <GND>
boxes[99] <= <GND>
boxes[98] <= <GND>
boxes[97] <= <GND>
boxes[96] <= <GND>
boxes[95] <= <GND>
boxes[94] <= <GND>
boxes[93] <= <GND>
boxes[92] <= <GND>
boxes[91] <= <GND>
boxes[90] <= <GND>
boxes[89] <= <GND>
boxes[88] <= <GND>
boxes[87] <= <GND>
boxes[86] <= <GND>
boxes[85] <= <GND>
boxes[84] <= <GND>
boxes[83] <= <GND>
boxes[82] <= <GND>
boxes[81] <= <GND>
boxes[80] <= <GND>
boxes[79] <= <GND>
boxes[78] <= <GND>
boxes[77] <= <GND>
boxes[76] <= <GND>
boxes[75] <= <GND>
boxes[74] <= <GND>
boxes[73] <= <GND>
boxes[72] <= <GND>
boxes[71] <= <GND>
boxes[70] <= <GND>
boxes[69] <= <GND>
boxes[68] <= <GND>
boxes[67] <= <GND>
boxes[66] <= <GND>
boxes[65] <= <GND>
boxes[64] <= <GND>
boxes[63] <= <GND>
boxes[62] <= <GND>
boxes[61] <= <GND>
boxes[60] <= <GND>
boxes[59] <= <GND>
boxes[58] <= <GND>
boxes[57] <= <GND>
boxes[56] <= <GND>
boxes[55] <= <GND>
boxes[54] <= <GND>
boxes[53] <= <GND>
boxes[52] <= <GND>
boxes[51] <= <GND>
boxes[50] <= <GND>
boxes[49] <= <GND>
boxes[48] <= <GND>
boxes[47] <= <GND>
boxes[46] <= <GND>
boxes[45] <= <GND>
boxes[44] <= <GND>
boxes[43] <= <GND>
boxes[42] <= <GND>
boxes[41] <= <GND>
boxes[40] <= <GND>
boxes[39] <= <GND>
boxes[38] <= boxes[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[37] <= boxes[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[36] <= boxes[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[35] <= boxes[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[34] <= boxes[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[33] <= boxes[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[32] <= boxes[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[31] <= boxes[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[30] <= boxes[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[29] <= boxes[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[28] <= boxes[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[27] <= boxes[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[26] <= boxes[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[25] <= boxes[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[24] <= boxes[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[23] <= boxes[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[22] <= boxes[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[21] <= boxes[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[20] <= boxes[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[19] <= boxes[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[18] <= boxes[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[17] <= boxes[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[16] <= boxes[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[15] <= boxes[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[14] <= boxes[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[13] <= boxes[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[12] <= boxes[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[11] <= boxes[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[10] <= boxes[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[9] <= boxes[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[8] <= boxes[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[7] <= boxes[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[6] <= boxes[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[5] <= boxes[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[4] <= boxes[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[3] <= boxes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[2] <= boxes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
boxes[1] <= boxes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|boxCollector:bc|romOfBox:u1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]
q[52] <= altsyncram:altsyncram_component.q_a[52]
q[53] <= altsyncram:altsyncram_component.q_a[53]
q[54] <= altsyncram:altsyncram_component.q_a[54]
q[55] <= altsyncram:altsyncram_component.q_a[55]
q[56] <= altsyncram:altsyncram_component.q_a[56]
q[57] <= altsyncram:altsyncram_component.q_a[57]
q[58] <= altsyncram:altsyncram_component.q_a[58]
q[59] <= altsyncram:altsyncram_component.q_a[59]
q[60] <= altsyncram:altsyncram_component.q_a[60]
q[61] <= altsyncram:altsyncram_component.q_a[61]
q[62] <= altsyncram:altsyncram_component.q_a[62]
q[63] <= altsyncram:altsyncram_component.q_a[63]


|main|boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d981:auto_generated.address_a[0]
address_a[1] => altsyncram_d981:auto_generated.address_a[1]
address_a[2] => altsyncram_d981:auto_generated.address_a[2]
address_a[3] => altsyncram_d981:auto_generated.address_a[3]
address_a[4] => altsyncram_d981:auto_generated.address_a[4]
address_a[5] => altsyncram_d981:auto_generated.address_a[5]
address_a[6] => altsyncram_d981:auto_generated.address_a[6]
address_a[7] => altsyncram_d981:auto_generated.address_a[7]
address_a[8] => altsyncram_d981:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d981:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d981:auto_generated.q_a[0]
q_a[1] <= altsyncram_d981:auto_generated.q_a[1]
q_a[2] <= altsyncram_d981:auto_generated.q_a[2]
q_a[3] <= altsyncram_d981:auto_generated.q_a[3]
q_a[4] <= altsyncram_d981:auto_generated.q_a[4]
q_a[5] <= altsyncram_d981:auto_generated.q_a[5]
q_a[6] <= altsyncram_d981:auto_generated.q_a[6]
q_a[7] <= altsyncram_d981:auto_generated.q_a[7]
q_a[8] <= altsyncram_d981:auto_generated.q_a[8]
q_a[9] <= altsyncram_d981:auto_generated.q_a[9]
q_a[10] <= altsyncram_d981:auto_generated.q_a[10]
q_a[11] <= altsyncram_d981:auto_generated.q_a[11]
q_a[12] <= altsyncram_d981:auto_generated.q_a[12]
q_a[13] <= altsyncram_d981:auto_generated.q_a[13]
q_a[14] <= altsyncram_d981:auto_generated.q_a[14]
q_a[15] <= altsyncram_d981:auto_generated.q_a[15]
q_a[16] <= altsyncram_d981:auto_generated.q_a[16]
q_a[17] <= altsyncram_d981:auto_generated.q_a[17]
q_a[18] <= altsyncram_d981:auto_generated.q_a[18]
q_a[19] <= altsyncram_d981:auto_generated.q_a[19]
q_a[20] <= altsyncram_d981:auto_generated.q_a[20]
q_a[21] <= altsyncram_d981:auto_generated.q_a[21]
q_a[22] <= altsyncram_d981:auto_generated.q_a[22]
q_a[23] <= altsyncram_d981:auto_generated.q_a[23]
q_a[24] <= altsyncram_d981:auto_generated.q_a[24]
q_a[25] <= altsyncram_d981:auto_generated.q_a[25]
q_a[26] <= altsyncram_d981:auto_generated.q_a[26]
q_a[27] <= altsyncram_d981:auto_generated.q_a[27]
q_a[28] <= altsyncram_d981:auto_generated.q_a[28]
q_a[29] <= altsyncram_d981:auto_generated.q_a[29]
q_a[30] <= altsyncram_d981:auto_generated.q_a[30]
q_a[31] <= altsyncram_d981:auto_generated.q_a[31]
q_a[32] <= altsyncram_d981:auto_generated.q_a[32]
q_a[33] <= altsyncram_d981:auto_generated.q_a[33]
q_a[34] <= altsyncram_d981:auto_generated.q_a[34]
q_a[35] <= altsyncram_d981:auto_generated.q_a[35]
q_a[36] <= altsyncram_d981:auto_generated.q_a[36]
q_a[37] <= altsyncram_d981:auto_generated.q_a[37]
q_a[38] <= altsyncram_d981:auto_generated.q_a[38]
q_a[39] <= altsyncram_d981:auto_generated.q_a[39]
q_a[40] <= altsyncram_d981:auto_generated.q_a[40]
q_a[41] <= altsyncram_d981:auto_generated.q_a[41]
q_a[42] <= altsyncram_d981:auto_generated.q_a[42]
q_a[43] <= altsyncram_d981:auto_generated.q_a[43]
q_a[44] <= altsyncram_d981:auto_generated.q_a[44]
q_a[45] <= altsyncram_d981:auto_generated.q_a[45]
q_a[46] <= altsyncram_d981:auto_generated.q_a[46]
q_a[47] <= altsyncram_d981:auto_generated.q_a[47]
q_a[48] <= altsyncram_d981:auto_generated.q_a[48]
q_a[49] <= altsyncram_d981:auto_generated.q_a[49]
q_a[50] <= altsyncram_d981:auto_generated.q_a[50]
q_a[51] <= altsyncram_d981:auto_generated.q_a[51]
q_a[52] <= altsyncram_d981:auto_generated.q_a[52]
q_a[53] <= altsyncram_d981:auto_generated.q_a[53]
q_a[54] <= altsyncram_d981:auto_generated.q_a[54]
q_a[55] <= altsyncram_d981:auto_generated.q_a[55]
q_a[56] <= altsyncram_d981:auto_generated.q_a[56]
q_a[57] <= altsyncram_d981:auto_generated.q_a[57]
q_a[58] <= altsyncram_d981:auto_generated.q_a[58]
q_a[59] <= altsyncram_d981:auto_generated.q_a[59]
q_a[60] <= altsyncram_d981:auto_generated.q_a[60]
q_a[61] <= altsyncram_d981:auto_generated.q_a[61]
q_a[62] <= altsyncram_d981:auto_generated.q_a[62]
q_a[63] <= altsyncram_d981:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|boxCollector:bc|romOfBox:u1|altsyncram:altsyncram_component|altsyncram_d981:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


