Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Jun  4 18:48:29 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CNT60_ALL_timing_summary_routed.rpt -pb CNT60_ALL_timing_summary_routed.pb -rpx CNT60_ALL_timing_summary_routed.rpx -warn_on_violation
| Design       : CNT60_ALL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.438        0.000                      0                   60        0.234        0.000                      0                   60       41.160        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.438        0.000                      0                   60        0.234        0.000                      0                   60       41.160        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.438ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.214ns (44.785%)  route 2.730ns (55.215%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  i4/tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    i4/tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.038 r  i4/tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.038    i4/tmp_count_reg[20]_i_1_n_6
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    88.131    i4/CLK_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[21]/C
                         clock pessimism              0.271    88.403    
                         clock uncertainty           -0.035    88.367    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.109    88.476    i4/tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 78.438    

Slack (MET) :             78.446ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 2.206ns (44.696%)  route 2.730ns (55.305%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  i4/tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    i4/tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.030 r  i4/tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.030    i4/tmp_count_reg[20]_i_1_n_4
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    88.131    i4/CLK_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[23]/C
                         clock pessimism              0.271    88.403    
                         clock uncertainty           -0.035    88.367    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.109    88.476    i4/tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 78.446    

Slack (MET) :             78.522ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.130ns (43.831%)  route 2.730ns (56.169%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  i4/tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    i4/tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.954 r  i4/tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.954    i4/tmp_count_reg[20]_i_1_n_5
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    88.131    i4/CLK_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[22]/C
                         clock pessimism              0.271    88.403    
                         clock uncertainty           -0.035    88.367    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.109    88.476    i4/tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                 78.522    

Slack (MET) :             78.542ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.110ns (43.598%)  route 2.730ns (56.402%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  i4/tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    i4/tmp_count_reg[16]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  i4/tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.934    i4/tmp_count_reg[20]_i_1_n_7
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.437    88.131    i4/CLK_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  i4/tmp_count_reg[20]/C
                         clock pessimism              0.271    88.403    
                         clock uncertainty           -0.035    88.367    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)        0.109    88.476    i4/tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                 78.542    

Slack (MET) :             78.554ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 2.097ns (43.447%)  route 2.730ns (56.553%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  i4/tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.921    i4/tmp_count_reg[16]_i_1_n_6
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[17]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 78.554    

Slack (MET) :             78.562ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.089ns (43.353%)  route 2.730ns (56.647%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.913 r  i4/tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.913    i4/tmp_count_reg[16]_i_1_n_4
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[19]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 78.562    

Slack (MET) :             78.638ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.013ns (42.445%)  route 2.730ns (57.555%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.837 r  i4/tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.837    i4/tmp_count_reg[16]_i_1_n_5
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[18]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 78.638    

Slack (MET) :             78.658ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.993ns (42.201%)  route 2.730ns (57.799%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i4/tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    i4/tmp_count_reg[12]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  i4/tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.817    i4/tmp_count_reg[16]_i_1_n_7
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  i4/tmp_count_reg[16]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                 78.658    

Slack (MET) :             78.671ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.980ns (42.042%)  route 2.730ns (57.958%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 r  i4/tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.804    i4/tmp_count_reg[12]_i_1_n_6
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[13]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 78.671    

Slack (MET) :             78.679ns  (required time - arrival time)
  Source:                 i4/tmp_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.972ns (41.943%)  route 2.730ns (58.057%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551     5.095    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     5.613 f  i4/tmp_count_reg[6]/Q
                         net (fo=3, routed)           0.856     6.469    i4/tmp_count_reg[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  i4/CNT10[3]_i_5/O
                         net (fo=1, routed)           0.812     7.405    i4/CNT10[3]_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  i4/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.061     8.590    i4/ENABLE
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.714 r  i4/tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.714    i4/tmp_count[0]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.247 r  i4/tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    i4/tmp_count_reg[0]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i4/tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.364    i4/tmp_count_reg[4]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i4/tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    i4/tmp_count_reg[8]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.796 r  i4/tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.796    i4/tmp_count_reg[12]_i_1_n_4
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.436    88.130    i4/CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[15]/C
                         clock pessimism              0.271    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)        0.109    88.475    i4/tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                 78.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.372%)  route 0.156ns (45.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  i0/CNT6_reg[0]/Q
                         net (fo=10, routed)          0.156     1.761    i0/CNT6[0]
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  i0/L_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    i3/D[0]
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i3/CLK_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.092     1.572    i3/L_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.875%)  route 0.159ns (46.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  i0/CNT6_reg[1]/Q
                         net (fo=9, routed)           0.159     1.764    i0/CNT6[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  i0/L_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    i3/D[5]
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i3/CLK_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.092     1.572    i3/L_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.719%)  route 0.160ns (46.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  i0/CNT6_reg[1]/Q
                         net (fo=9, routed)           0.160     1.765    i0/CNT6[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  i0/L_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    i3/D[2]
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i3/CLK_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  i3/L_tmp_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.091     1.571    i3/L_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.607%)  route 0.182ns (49.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  i0/CNT6_reg[2]/Q
                         net (fo=9, routed)           0.182     1.786    i0/CNT6[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  i0/CNT6[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    i0/CNT6[1]_i_1_n_0
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[1]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X45Y89         FDCE (Hold_fdce_C_D)         0.092     1.556    i0/CNT6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i3/CLK_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=17, routed)          0.209     1.814    i3/sa_count_tmp_reg[2]_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I1_O)        0.042     1.856 r  i3/sa_count_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    i3/sa_count_tmp[2]_i_1_n_0
    SLICE_X44Y89         FDRE                                         r  i3/sa_count_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i3/CLK_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  i3/sa_count_tmp_reg[2]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.107     1.571    i3/sa_count_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i4/tmp_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i4/CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  i4/tmp_count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.776    i4/tmp_count_reg[15]
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  i4/tmp_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.821    i4/tmp_count[12]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  i4/tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    i4/tmp_count_reg[12]_i_1_n_4
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i4/CLK_IBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i4/tmp_count_reg[15]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X46Y89         FDCE (Hold_fdce_C_D)         0.134     1.598    i4/tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i4/tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.462    i4/CLK_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  i4/tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  i4/tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.774    i4/tmp_count_reg[3]
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  i4/tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    i4/tmp_count[0]_i_3_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  i4/tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    i4/tmp_count_reg[0]_i_1_n_4
    SLICE_X46Y86         FDCE                                         r  i4/tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.976    i4/CLK_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  i4/tmp_count_reg[3]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.134     1.596    i4/tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i4/tmp_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  i4/tmp_count_reg[7]/Q
                         net (fo=3, routed)           0.148     1.775    i4/tmp_count_reg[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  i4/tmp_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.820    i4/tmp_count[4]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  i4/tmp_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    i4/tmp_count_reg[4]_i_1_n_4
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.977    i4/CLK_IBUF_BUFG
    SLICE_X46Y87         FDCE                                         r  i4/tmp_count_reg[7]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X46Y87         FDCE (Hold_fdce_C_D)         0.134     1.597    i4/tmp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  i0/CNT6_reg[2]/Q
                         net (fo=9, routed)           0.193     1.797    i0/CNT6[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  i0/CNT6[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    i0/CNT6[2]_i_1_n_0
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i0/CLK_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i0/CNT6_reg[2]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X45Y89         FDCE (Hold_fdce_C_D)         0.091     1.555    i0/CNT6_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i4/tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i4/tmp_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.464    i4/CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  i4/tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  i4/tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.149     1.777    i4/tmp_count_reg[11]
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  i4/tmp_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.822    i4/tmp_count[8]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  i4/tmp_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i4/tmp_count_reg[8]_i_1_n_4
    SLICE_X46Y88         FDCE                                         r  i4/tmp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.979    i4/CLK_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  i4/tmp_count_reg[11]/C
                         clock pessimism             -0.515     1.464    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.134     1.598    i4/tmp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X47Y90   i0/CNT10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y89   i0/CNT10_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y89   i0/CNT10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y89   i0/CNT10_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y89   i0/CNT6_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y89   i0/CNT6_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X45Y89   i0/CNT6_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y88   i3/L_tmp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y91   i3/L_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X47Y90   i0/CNT10_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y89   i0/CNT6_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y89   i0/CNT6_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X45Y89   i0/CNT6_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y89   i3/sa_count_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y89   i3/sa_count_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y89   i3/sa_count_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X46Y86   i4/tmp_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X46Y89   i4/tmp_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X46Y89   i4/tmp_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y89   i0/CNT10_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y89   i0/CNT6_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y89   i0/CNT6_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X45Y89   i0/CNT6_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y88   i3/L_tmp_reg[1]/C



