// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "11/17/2017 01:27:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module toplevel (
	ADC_CS_N,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	DIALL,
	DIALR,
	LEDRINGn,
	LCD_R,
	LCD_G,
	LCD_B,
	LCD_HSYNC,
	LCD_VSYNC,
	LCD_DEN,
	LCD_DCLK,
	LCD_ON,
	LCD_BACKLIGHT,
	SHIFT_CLKIN,
	SHIFT_LOAD,
	SHIFT_OUT,
	TOUCH_WAKE,
	DISPLAY_SDA,
	DISPLAY_SCL);
inout 	ADC_CS_N;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
inout 	[35:0] GPIO_0;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	[1:0] DIALL;
input 	[1:0] DIALR;
output 	LEDRINGn;
output 	[7:0] LCD_R;
output 	[7:0] LCD_G;
output 	[7:0] LCD_B;
output 	LCD_HSYNC;
output 	LCD_VSYNC;
output 	LCD_DEN;
output 	LCD_DCLK;
output 	LCD_ON;
output 	LCD_BACKLIGHT;
output 	SHIFT_CLKIN;
output 	SHIFT_LOAD;
input 	SHIFT_OUT;
output 	TOUCH_WAKE;
inout 	DISPLAY_SDA;
inout 	DISPLAY_SCL;

// Design Ports Information
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FAN_CTRL	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DIALR[0]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIALR[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDRINGn	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_R[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[2]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[4]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[5]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[6]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_R[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[2]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[3]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[4]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[5]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_G[7]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[2]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[3]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[4]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[5]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[6]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_B[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_HSYNC	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_VSYNC	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_DEN	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_DCLK	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_ON	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LCD_BACKLIGHT	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SHIFT_CLKIN	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SHIFT_LOAD	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// TOUCH_WAKE	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS_N	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DISPLAY_SDA	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// DISPLAY_SCL	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SHIFT_OUT	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIALL[1]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIALL[0]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \DIALR[0]~input_o ;
wire \DIALR[1]~input_o ;
wire \ADC_CS_N~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \DISPLAY_SDA~input_o ;
wire \DISPLAY_SCL~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \rot|debounce_1|Add0~29_sumout ;
wire \DIALL[1]~input_o ;
wire \rot|debounce_1|dosync|metastable~feeder_combout ;
wire \rot|debounce_1|dosync|metastable~q ;
wire \rot|debounce_1|dosync|sync~feeder_combout ;
wire \rot|debounce_1|dosync|sync~q ;
wire \rot|debounce_1|prev_syncbouncy~q ;
wire \rot|debounce_1|always0~0_combout ;
wire \rot|debounce_1|Add0~42 ;
wire \rot|debounce_1|Add0~45_sumout ;
wire \rot|debounce_1|Add0~46 ;
wire \rot|debounce_1|Add0~49_sumout ;
wire \rot|debounce_1|Add0~50 ;
wire \rot|debounce_1|Add0~53_sumout ;
wire \rot|debounce_1|Add0~54 ;
wire \rot|debounce_1|Add0~57_sumout ;
wire \rot|debounce_1|Add0~58 ;
wire \rot|debounce_1|Add0~1_sumout ;
wire \rot|debounce_1|Add0~2 ;
wire \rot|debounce_1|Add0~5_sumout ;
wire \rot|debounce_1|Add0~6 ;
wire \rot|debounce_1|Add0~9_sumout ;
wire \rot|debounce_1|Add0~10 ;
wire \rot|debounce_1|Add0~13_sumout ;
wire \rot|debounce_1|Add0~14 ;
wire \rot|debounce_1|Add0~17_sumout ;
wire \rot|debounce_1|Add0~18 ;
wire \rot|debounce_1|Add0~21_sumout ;
wire \rot|debounce_1|clean_out~0_combout ;
wire \rot|debounce_1|Add0~22 ;
wire \rot|debounce_1|Add0~25_sumout ;
wire \rot|debounce_1|clean_out~1_combout ;
wire \rot|debounce_1|clean_out~4_combout ;
wire \rot|debounce_1|counter[0]~DUPLICATE_q ;
wire \rot|debounce_1|Add0~30 ;
wire \rot|debounce_1|Add0~33_sumout ;
wire \rot|debounce_1|counter[1]~DUPLICATE_q ;
wire \rot|debounce_1|Add0~34 ;
wire \rot|debounce_1|Add0~37_sumout ;
wire \rot|debounce_1|counter[2]~DUPLICATE_q ;
wire \rot|debounce_1|Add0~38 ;
wire \rot|debounce_1|Add0~41_sumout ;
wire \rot|debounce_1|clean_out~2_combout ;
wire \rot|debounce_1|clean_out~3_combout ;
wire \rot|debounce_1|clean_out~q ;
wire \rot|state~0_combout ;
wire \rot|debounce_0|Add0~17_sumout ;
wire \DIALL[0]~input_o ;
wire \rot|debounce_0|dosync|metastable~feeder_combout ;
wire \rot|debounce_0|dosync|metastable~q ;
wire \rot|debounce_0|dosync|sync~feeder_combout ;
wire \rot|debounce_0|dosync|sync~q ;
wire \rot|debounce_0|prev_syncbouncy~q ;
wire \rot|debounce_0|always0~0_combout ;
wire \rot|debounce_0|clean_out~1_combout ;
wire \rot|debounce_0|clean_out~2_combout ;
wire \rot|debounce_0|clean_out~4_combout ;
wire \rot|debounce_0|Add0~18 ;
wire \rot|debounce_0|Add0~13_sumout ;
wire \rot|debounce_0|Add0~14 ;
wire \rot|debounce_0|Add0~9_sumout ;
wire \rot|debounce_0|Add0~10 ;
wire \rot|debounce_0|Add0~5_sumout ;
wire \rot|debounce_0|Add0~6 ;
wire \rot|debounce_0|Add0~1_sumout ;
wire \rot|debounce_0|Add0~2 ;
wire \rot|debounce_0|Add0~57_sumout ;
wire \rot|debounce_0|Add0~58 ;
wire \rot|debounce_0|Add0~53_sumout ;
wire \rot|debounce_0|Add0~54 ;
wire \rot|debounce_0|Add0~49_sumout ;
wire \rot|debounce_0|Add0~50 ;
wire \rot|debounce_0|Add0~45_sumout ;
wire \rot|debounce_0|Add0~46 ;
wire \rot|debounce_0|Add0~41_sumout ;
wire \rot|debounce_0|Add0~42 ;
wire \rot|debounce_0|Add0~37_sumout ;
wire \rot|debounce_0|Add0~38 ;
wire \rot|debounce_0|Add0~33_sumout ;
wire \rot|debounce_0|Add0~34 ;
wire \rot|debounce_0|Add0~25_sumout ;
wire \rot|debounce_0|Add0~26 ;
wire \rot|debounce_0|Add0~29_sumout ;
wire \rot|debounce_0|Add0~30 ;
wire \rot|debounce_0|Add0~21_sumout ;
wire \rot|debounce_0|clean_out~0_combout ;
wire \rot|debounce_0|clean_out~3_combout ;
wire \rot|debounce_0|clean_out~q ;
wire \rot|state~1_combout ;
wire \rot|Add0~17_sumout ;
wire \rot|rotary_pos[3]~0_combout ;
wire \rot|Add0~18 ;
wire \rot|Add0~21_sumout ;
wire \rot|Add0~22 ;
wire \rot|Add0~25_sumout ;
wire \rot|Add0~26 ;
wire \rot|Add0~29_sumout ;
wire \rot|Add0~30 ;
wire \rot|Add0~1_sumout ;
wire \rot|Add0~2 ;
wire \rot|Add0~5_sumout ;
wire \rot|Add0~6 ;
wire \rot|Add0~9_sumout ;
wire \rot|Add0~10 ;
wire \rot|Add0~13_sumout ;
wire \left|WideOr6~0_combout ;
wire \left|WideOr5~0_combout ;
wire \left|WideOr4~0_combout ;
wire \left|WideOr3~0_combout ;
wire \left|WideOr2~0_combout ;
wire \left|WideOr1~0_combout ;
wire \left|WideOr0~0_combout ;
wire \right|WideOr6~0_combout ;
wire \right|WideOr5~0_combout ;
wire \right|WideOr4~0_combout ;
wire \right|WideOr3~0_combout ;
wire \right|WideOr2~0_combout ;
wire \right|WideOr1~0_combout ;
wire \right|WideOr0~0_combout ;
wire \shift|clk_div[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \shift|Add0~29_sumout ;
wire \shift|Add0~30 ;
wire \shift|Add0~25_sumout ;
wire \shift|Add0~26 ;
wire \shift|Add0~21_sumout ;
wire \shift|Add0~22 ;
wire \shift|Add0~17_sumout ;
wire \shift|Add0~18 ;
wire \shift|Add0~13_sumout ;
wire \shift|Add0~14 ;
wire \shift|Add0~9_sumout ;
wire \shift|Add0~10 ;
wire \shift|Add0~5_sumout ;
wire \shift|Add0~6 ;
wire \shift|Add0~1_sumout ;
wire \shift|clk~q ;
wire \shift|last_clk~q ;
wire \shift|always1~0_combout ;
wire \shift|state~4_combout ;
wire \shift|state[0]~1_combout ;
wire \shift|state~3_combout ;
wire \shift|state~0_combout ;
wire \shift|state~5_combout ;
wire \shift|state~2_combout ;
wire \SHIFT_OUT~input_o ;
wire \shift|tmp~0_combout ;
wire \shift|tmp~1_combout ;
wire \shift|tmp~2_combout ;
wire \shift|Equal3~0_combout ;
wire \shift|buttons[12]~0_combout ;
wire \shift|Equal2~1_combout ;
wire \shift|tmp~3_combout ;
wire \shift|tmp~4_combout ;
wire \shift|tmp~5_combout ;
wire \shift|tmp~6_combout ;
wire \shift|tmp~7_combout ;
wire \shift|Add1~0_combout ;
wire \shift|tmp~8_combout ;
wire \shift|tmp~9_combout ;
wire \shift|tmp~10_combout ;
wire \shift|tmp~11_combout ;
wire \shift|tmp~13_combout ;
wire \shift|tmp~12_combout ;
wire \shift|tmp~14_combout ;
wire \shift|tmp~15_combout ;
wire \shift|tmp~16_combout ;
wire \shift|tmp~17_combout ;
wire \shift|tmp~18_combout ;
wire \shift|tmp~19_combout ;
wire \shift|shiftreg_clk~0_combout ;
wire \shift|Equal2~0_combout ;
wire [8:0] \shift|clk_div ;
wire [1:0] \rot|state ;
wire [15:0] \shift|buttons ;
wire [14:0] \rot|debounce_0|counter ;
wire [14:0] \rot|debounce_1|counter ;
wire [15:0] \shift|tmp ;
wire [4:0] \shift|state ;
wire [7:0] \rot|rotary_pos ;


// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\left|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\left|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\left|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\left|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\left|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\left|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\left|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\left|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\left|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\left|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\left|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\left|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\left|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\left|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\right|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\right|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\right|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\right|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\right|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\right|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\right|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\right|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\right|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\right|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\right|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\right|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\right|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\right|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\shift|buttons [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\shift|buttons [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\shift|buttons [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\shift|buttons [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\shift|buttons [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\shift|buttons [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\shift|buttons [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\shift|buttons [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDRINGn~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDRINGn),
	.obar());
// synopsys translate_off
defparam \LEDRINGn~output .bus_hold = "false";
defparam \LEDRINGn~output .open_drain_output = "false";
defparam \LEDRINGn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \LCD_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[0]),
	.obar());
// synopsys translate_off
defparam \LCD_R[0]~output .bus_hold = "false";
defparam \LCD_R[0]~output .open_drain_output = "false";
defparam \LCD_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \LCD_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[1]),
	.obar());
// synopsys translate_off
defparam \LCD_R[1]~output .bus_hold = "false";
defparam \LCD_R[1]~output .open_drain_output = "false";
defparam \LCD_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LCD_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[2]),
	.obar());
// synopsys translate_off
defparam \LCD_R[2]~output .bus_hold = "false";
defparam \LCD_R[2]~output .open_drain_output = "false";
defparam \LCD_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \LCD_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[3]),
	.obar());
// synopsys translate_off
defparam \LCD_R[3]~output .bus_hold = "false";
defparam \LCD_R[3]~output .open_drain_output = "false";
defparam \LCD_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \LCD_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[4]),
	.obar());
// synopsys translate_off
defparam \LCD_R[4]~output .bus_hold = "false";
defparam \LCD_R[4]~output .open_drain_output = "false";
defparam \LCD_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \LCD_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[5]),
	.obar());
// synopsys translate_off
defparam \LCD_R[5]~output .bus_hold = "false";
defparam \LCD_R[5]~output .open_drain_output = "false";
defparam \LCD_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \LCD_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[6]),
	.obar());
// synopsys translate_off
defparam \LCD_R[6]~output .bus_hold = "false";
defparam \LCD_R[6]~output .open_drain_output = "false";
defparam \LCD_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LCD_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[7]),
	.obar());
// synopsys translate_off
defparam \LCD_R[7]~output .bus_hold = "false";
defparam \LCD_R[7]~output .open_drain_output = "false";
defparam \LCD_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \LCD_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[0]),
	.obar());
// synopsys translate_off
defparam \LCD_G[0]~output .bus_hold = "false";
defparam \LCD_G[0]~output .open_drain_output = "false";
defparam \LCD_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \LCD_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[1]),
	.obar());
// synopsys translate_off
defparam \LCD_G[1]~output .bus_hold = "false";
defparam \LCD_G[1]~output .open_drain_output = "false";
defparam \LCD_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \LCD_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[2]),
	.obar());
// synopsys translate_off
defparam \LCD_G[2]~output .bus_hold = "false";
defparam \LCD_G[2]~output .open_drain_output = "false";
defparam \LCD_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \LCD_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[3]),
	.obar());
// synopsys translate_off
defparam \LCD_G[3]~output .bus_hold = "false";
defparam \LCD_G[3]~output .open_drain_output = "false";
defparam \LCD_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \LCD_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[4]),
	.obar());
// synopsys translate_off
defparam \LCD_G[4]~output .bus_hold = "false";
defparam \LCD_G[4]~output .open_drain_output = "false";
defparam \LCD_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \LCD_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[5]),
	.obar());
// synopsys translate_off
defparam \LCD_G[5]~output .bus_hold = "false";
defparam \LCD_G[5]~output .open_drain_output = "false";
defparam \LCD_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \LCD_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[6]),
	.obar());
// synopsys translate_off
defparam \LCD_G[6]~output .bus_hold = "false";
defparam \LCD_G[6]~output .open_drain_output = "false";
defparam \LCD_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \LCD_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[7]),
	.obar());
// synopsys translate_off
defparam \LCD_G[7]~output .bus_hold = "false";
defparam \LCD_G[7]~output .open_drain_output = "false";
defparam \LCD_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \LCD_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[0]),
	.obar());
// synopsys translate_off
defparam \LCD_B[0]~output .bus_hold = "false";
defparam \LCD_B[0]~output .open_drain_output = "false";
defparam \LCD_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \LCD_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[1]),
	.obar());
// synopsys translate_off
defparam \LCD_B[1]~output .bus_hold = "false";
defparam \LCD_B[1]~output .open_drain_output = "false";
defparam \LCD_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \LCD_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[2]),
	.obar());
// synopsys translate_off
defparam \LCD_B[2]~output .bus_hold = "false";
defparam \LCD_B[2]~output .open_drain_output = "false";
defparam \LCD_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \LCD_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[3]),
	.obar());
// synopsys translate_off
defparam \LCD_B[3]~output .bus_hold = "false";
defparam \LCD_B[3]~output .open_drain_output = "false";
defparam \LCD_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \LCD_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[4]),
	.obar());
// synopsys translate_off
defparam \LCD_B[4]~output .bus_hold = "false";
defparam \LCD_B[4]~output .open_drain_output = "false";
defparam \LCD_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \LCD_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[5]),
	.obar());
// synopsys translate_off
defparam \LCD_B[5]~output .bus_hold = "false";
defparam \LCD_B[5]~output .open_drain_output = "false";
defparam \LCD_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \LCD_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[6]),
	.obar());
// synopsys translate_off
defparam \LCD_B[6]~output .bus_hold = "false";
defparam \LCD_B[6]~output .open_drain_output = "false";
defparam \LCD_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \LCD_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[7]),
	.obar());
// synopsys translate_off
defparam \LCD_B[7]~output .bus_hold = "false";
defparam \LCD_B[7]~output .open_drain_output = "false";
defparam \LCD_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \LCD_HSYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_HSYNC),
	.obar());
// synopsys translate_off
defparam \LCD_HSYNC~output .bus_hold = "false";
defparam \LCD_HSYNC~output .open_drain_output = "false";
defparam \LCD_HSYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \LCD_VSYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_VSYNC),
	.obar());
// synopsys translate_off
defparam \LCD_VSYNC~output .bus_hold = "false";
defparam \LCD_VSYNC~output .open_drain_output = "false";
defparam \LCD_VSYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \LCD_DEN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DEN),
	.obar());
// synopsys translate_off
defparam \LCD_DEN~output .bus_hold = "false";
defparam \LCD_DEN~output .open_drain_output = "false";
defparam \LCD_DEN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \LCD_DCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DCLK),
	.obar());
// synopsys translate_off
defparam \LCD_DCLK~output .bus_hold = "false";
defparam \LCD_DCLK~output .open_drain_output = "false";
defparam \LCD_DCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
defparam \LCD_ON~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \LCD_BACKLIGHT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BACKLIGHT),
	.obar());
// synopsys translate_off
defparam \LCD_BACKLIGHT~output .bus_hold = "false";
defparam \LCD_BACKLIGHT~output .open_drain_output = "false";
defparam \LCD_BACKLIGHT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \SHIFT_CLKIN~output (
	.i(\shift|shiftreg_clk~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SHIFT_CLKIN),
	.obar());
// synopsys translate_off
defparam \SHIFT_CLKIN~output .bus_hold = "false";
defparam \SHIFT_CLKIN~output .open_drain_output = "false";
defparam \SHIFT_CLKIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \SHIFT_LOAD~output (
	.i(!\shift|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SHIFT_LOAD),
	.obar());
// synopsys translate_off
defparam \SHIFT_LOAD~output .bus_hold = "false";
defparam \SHIFT_LOAD~output .open_drain_output = "false";
defparam \SHIFT_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \TOUCH_WAKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TOUCH_WAKE),
	.obar());
// synopsys translate_off
defparam \TOUCH_WAKE~output .bus_hold = "false";
defparam \TOUCH_WAKE~output .open_drain_output = "false";
defparam \TOUCH_WAKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "true";
defparam \ADC_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \DISPLAY_SDA~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISPLAY_SDA),
	.obar());
// synopsys translate_off
defparam \DISPLAY_SDA~output .bus_hold = "false";
defparam \DISPLAY_SDA~output .open_drain_output = "true";
defparam \DISPLAY_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \DISPLAY_SCL~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISPLAY_SCL),
	.obar());
// synopsys translate_off
defparam \DISPLAY_SCL~output .bus_hold = "false";
defparam \DISPLAY_SCL~output .open_drain_output = "true";
defparam \DISPLAY_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \rot|debounce_1|Add0~29 (
// Equation(s):
// \rot|debounce_1|Add0~29_sumout  = SUM(( \rot|debounce_1|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \rot|debounce_1|Add0~30  = CARRY(( \rot|debounce_1|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~29_sumout ),
	.cout(\rot|debounce_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~29 .extended_lut = "off";
defparam \rot|debounce_1|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \rot|debounce_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \DIALL[1]~input (
	.i(DIALL[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIALL[1]~input_o ));
// synopsys translate_off
defparam \DIALL[1]~input .bus_hold = "false";
defparam \DIALL[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \rot|debounce_1|dosync|metastable~feeder (
// Equation(s):
// \rot|debounce_1|dosync|metastable~feeder_combout  = ( \DIALL[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DIALL[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|dosync|metastable~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|dosync|metastable~feeder .extended_lut = "off";
defparam \rot|debounce_1|dosync|metastable~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rot|debounce_1|dosync|metastable~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N41
dffeas \rot|debounce_1|dosync|metastable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|dosync|metastable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|dosync|metastable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|dosync|metastable .is_wysiwyg = "true";
defparam \rot|debounce_1|dosync|metastable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \rot|debounce_1|dosync|sync~feeder (
// Equation(s):
// \rot|debounce_1|dosync|sync~feeder_combout  = \rot|debounce_1|dosync|metastable~q 

	.dataa(gnd),
	.datab(!\rot|debounce_1|dosync|metastable~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|dosync|sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|dosync|sync~feeder .extended_lut = "off";
defparam \rot|debounce_1|dosync|sync~feeder .lut_mask = 64'h3333333333333333;
defparam \rot|debounce_1|dosync|sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N38
dffeas \rot|debounce_1|dosync|sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|dosync|sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|dosync|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|dosync|sync .is_wysiwyg = "true";
defparam \rot|debounce_1|dosync|sync .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \rot|debounce_1|prev_syncbouncy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rot|debounce_1|dosync|sync~q ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|prev_syncbouncy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|prev_syncbouncy .is_wysiwyg = "true";
defparam \rot|debounce_1|prev_syncbouncy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \rot|debounce_1|always0~0 (
// Equation(s):
// \rot|debounce_1|always0~0_combout  = ( \rot|debounce_1|dosync|sync~q  & ( !\rot|debounce_1|prev_syncbouncy~q  ) ) # ( !\rot|debounce_1|dosync|sync~q  & ( \rot|debounce_1|prev_syncbouncy~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|prev_syncbouncy~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|debounce_1|dosync|sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|always0~0 .extended_lut = "off";
defparam \rot|debounce_1|always0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \rot|debounce_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \rot|debounce_1|Add0~41 (
// Equation(s):
// \rot|debounce_1|Add0~41_sumout  = SUM(( \rot|debounce_1|counter [3] ) + ( GND ) + ( \rot|debounce_1|Add0~38  ))
// \rot|debounce_1|Add0~42  = CARRY(( \rot|debounce_1|counter [3] ) + ( GND ) + ( \rot|debounce_1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~41_sumout ),
	.cout(\rot|debounce_1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~41 .extended_lut = "off";
defparam \rot|debounce_1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \rot|debounce_1|Add0~45 (
// Equation(s):
// \rot|debounce_1|Add0~45_sumout  = SUM(( \rot|debounce_1|counter [4] ) + ( GND ) + ( \rot|debounce_1|Add0~42  ))
// \rot|debounce_1|Add0~46  = CARRY(( \rot|debounce_1|counter [4] ) + ( GND ) + ( \rot|debounce_1|Add0~42  ))

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~45_sumout ),
	.cout(\rot|debounce_1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~45 .extended_lut = "off";
defparam \rot|debounce_1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \rot|debounce_1|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[4] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N15
cyclonev_lcell_comb \rot|debounce_1|Add0~49 (
// Equation(s):
// \rot|debounce_1|Add0~49_sumout  = SUM(( \rot|debounce_1|counter [5] ) + ( GND ) + ( \rot|debounce_1|Add0~46  ))
// \rot|debounce_1|Add0~50  = CARRY(( \rot|debounce_1|counter [5] ) + ( GND ) + ( \rot|debounce_1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~49_sumout ),
	.cout(\rot|debounce_1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~49 .extended_lut = "off";
defparam \rot|debounce_1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N17
dffeas \rot|debounce_1|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[5] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \rot|debounce_1|Add0~53 (
// Equation(s):
// \rot|debounce_1|Add0~53_sumout  = SUM(( \rot|debounce_1|counter [6] ) + ( GND ) + ( \rot|debounce_1|Add0~50  ))
// \rot|debounce_1|Add0~54  = CARRY(( \rot|debounce_1|counter [6] ) + ( GND ) + ( \rot|debounce_1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~53_sumout ),
	.cout(\rot|debounce_1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~53 .extended_lut = "off";
defparam \rot|debounce_1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \rot|debounce_1|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[6] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \rot|debounce_1|Add0~57 (
// Equation(s):
// \rot|debounce_1|Add0~57_sumout  = SUM(( \rot|debounce_1|counter [7] ) + ( GND ) + ( \rot|debounce_1|Add0~54  ))
// \rot|debounce_1|Add0~58  = CARRY(( \rot|debounce_1|counter [7] ) + ( GND ) + ( \rot|debounce_1|Add0~54  ))

	.dataa(!\rot|debounce_1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~57_sumout ),
	.cout(\rot|debounce_1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~57 .extended_lut = "off";
defparam \rot|debounce_1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N23
dffeas \rot|debounce_1|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[7] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \rot|debounce_1|Add0~1 (
// Equation(s):
// \rot|debounce_1|Add0~1_sumout  = SUM(( \rot|debounce_1|counter [8] ) + ( GND ) + ( \rot|debounce_1|Add0~58  ))
// \rot|debounce_1|Add0~2  = CARRY(( \rot|debounce_1|counter [8] ) + ( GND ) + ( \rot|debounce_1|Add0~58  ))

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~1_sumout ),
	.cout(\rot|debounce_1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~1 .extended_lut = "off";
defparam \rot|debounce_1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N25
dffeas \rot|debounce_1|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[8] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \rot|debounce_1|Add0~5 (
// Equation(s):
// \rot|debounce_1|Add0~5_sumout  = SUM(( \rot|debounce_1|counter [9] ) + ( GND ) + ( \rot|debounce_1|Add0~2  ))
// \rot|debounce_1|Add0~6  = CARRY(( \rot|debounce_1|counter [9] ) + ( GND ) + ( \rot|debounce_1|Add0~2  ))

	.dataa(!\rot|debounce_1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~5_sumout ),
	.cout(\rot|debounce_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~5 .extended_lut = "off";
defparam \rot|debounce_1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N29
dffeas \rot|debounce_1|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[9] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \rot|debounce_1|Add0~9 (
// Equation(s):
// \rot|debounce_1|Add0~9_sumout  = SUM(( \rot|debounce_1|counter [10] ) + ( GND ) + ( \rot|debounce_1|Add0~6  ))
// \rot|debounce_1|Add0~10  = CARRY(( \rot|debounce_1|counter [10] ) + ( GND ) + ( \rot|debounce_1|Add0~6  ))

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~9_sumout ),
	.cout(\rot|debounce_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~9 .extended_lut = "off";
defparam \rot|debounce_1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N32
dffeas \rot|debounce_1|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[10] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \rot|debounce_1|Add0~13 (
// Equation(s):
// \rot|debounce_1|Add0~13_sumout  = SUM(( \rot|debounce_1|counter [11] ) + ( GND ) + ( \rot|debounce_1|Add0~10  ))
// \rot|debounce_1|Add0~14  = CARRY(( \rot|debounce_1|counter [11] ) + ( GND ) + ( \rot|debounce_1|Add0~10  ))

	.dataa(!\rot|debounce_1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~13_sumout ),
	.cout(\rot|debounce_1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~13 .extended_lut = "off";
defparam \rot|debounce_1|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \rot|debounce_1|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[11] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \rot|debounce_1|Add0~17 (
// Equation(s):
// \rot|debounce_1|Add0~17_sumout  = SUM(( \rot|debounce_1|counter [12] ) + ( GND ) + ( \rot|debounce_1|Add0~14  ))
// \rot|debounce_1|Add0~18  = CARRY(( \rot|debounce_1|counter [12] ) + ( GND ) + ( \rot|debounce_1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~17_sumout ),
	.cout(\rot|debounce_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~17 .extended_lut = "off";
defparam \rot|debounce_1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \rot|debounce_1|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[12] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N39
cyclonev_lcell_comb \rot|debounce_1|Add0~21 (
// Equation(s):
// \rot|debounce_1|Add0~21_sumout  = SUM(( \rot|debounce_1|counter [13] ) + ( GND ) + ( \rot|debounce_1|Add0~18  ))
// \rot|debounce_1|Add0~22  = CARRY(( \rot|debounce_1|counter [13] ) + ( GND ) + ( \rot|debounce_1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_1|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~21_sumout ),
	.cout(\rot|debounce_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~21 .extended_lut = "off";
defparam \rot|debounce_1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N41
dffeas \rot|debounce_1|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[13] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \rot|debounce_1|clean_out~0 (
// Equation(s):
// \rot|debounce_1|clean_out~0_combout  = ( \rot|debounce_1|counter [12] & ( (\rot|debounce_1|counter [9] & (\rot|debounce_1|counter [13] & (\rot|debounce_1|counter [11] & \rot|debounce_1|counter [10]))) ) )

	.dataa(!\rot|debounce_1|counter [9]),
	.datab(!\rot|debounce_1|counter [13]),
	.datac(!\rot|debounce_1|counter [11]),
	.datad(!\rot|debounce_1|counter [10]),
	.datae(!\rot|debounce_1|counter [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|clean_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|clean_out~0 .extended_lut = "off";
defparam \rot|debounce_1|clean_out~0 .lut_mask = 64'h0000000100000001;
defparam \rot|debounce_1|clean_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N1
dffeas \rot|debounce_1|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[0] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N7
dffeas \rot|debounce_1|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[2] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N4
dffeas \rot|debounce_1|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[1] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \rot|debounce_1|Add0~25 (
// Equation(s):
// \rot|debounce_1|Add0~25_sumout  = SUM(( \rot|debounce_1|counter [14] ) + ( GND ) + ( \rot|debounce_1|Add0~22  ))

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~25 .extended_lut = "off";
defparam \rot|debounce_1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N43
dffeas \rot|debounce_1|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[14] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \rot|debounce_1|clean_out~1 (
// Equation(s):
// \rot|debounce_1|clean_out~1_combout  = ( \rot|debounce_1|counter [14] & ( \rot|debounce_1|prev_syncbouncy~q  & ( (\rot|debounce_1|dosync|sync~q  & (\rot|debounce_1|counter [0] & (\rot|debounce_1|counter [2] & \rot|debounce_1|counter [1]))) ) ) ) # ( 
// \rot|debounce_1|counter [14] & ( !\rot|debounce_1|prev_syncbouncy~q  & ( (!\rot|debounce_1|dosync|sync~q  & (\rot|debounce_1|counter [0] & (\rot|debounce_1|counter [2] & \rot|debounce_1|counter [1]))) ) ) )

	.dataa(!\rot|debounce_1|dosync|sync~q ),
	.datab(!\rot|debounce_1|counter [0]),
	.datac(!\rot|debounce_1|counter [2]),
	.datad(!\rot|debounce_1|counter [1]),
	.datae(!\rot|debounce_1|counter [14]),
	.dataf(!\rot|debounce_1|prev_syncbouncy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|clean_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|clean_out~1 .extended_lut = "off";
defparam \rot|debounce_1|clean_out~1 .lut_mask = 64'h0000000200000001;
defparam \rot|debounce_1|clean_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \rot|debounce_1|clean_out~4 (
// Equation(s):
// \rot|debounce_1|clean_out~4_combout  = ( \rot|debounce_1|clean_out~1_combout  & ( (!\rot|debounce_1|clean_out~0_combout ) # ((!\rot|debounce_1|counter [8]) # (!\rot|debounce_1|clean_out~2_combout )) ) ) # ( !\rot|debounce_1|clean_out~1_combout  )

	.dataa(!\rot|debounce_1|clean_out~0_combout ),
	.datab(!\rot|debounce_1|counter [8]),
	.datac(!\rot|debounce_1|clean_out~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|debounce_1|clean_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|clean_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|clean_out~4 .extended_lut = "off";
defparam \rot|debounce_1|clean_out~4 .lut_mask = 64'hFFFFFFFFFEFEFEFE;
defparam \rot|debounce_1|clean_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \rot|debounce_1|counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \rot|debounce_1|Add0~33 (
// Equation(s):
// \rot|debounce_1|Add0~33_sumout  = SUM(( \rot|debounce_1|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \rot|debounce_1|Add0~30  ))
// \rot|debounce_1|Add0~34  = CARRY(( \rot|debounce_1|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \rot|debounce_1|Add0~30  ))

	.dataa(!\rot|debounce_1|counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~33_sumout ),
	.cout(\rot|debounce_1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~33 .extended_lut = "off";
defparam \rot|debounce_1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \rot|debounce_1|counter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \rot|debounce_1|Add0~37 (
// Equation(s):
// \rot|debounce_1|Add0~37_sumout  = SUM(( \rot|debounce_1|counter[2]~DUPLICATE_q  ) + ( GND ) + ( \rot|debounce_1|Add0~34  ))
// \rot|debounce_1|Add0~38  = CARRY(( \rot|debounce_1|counter[2]~DUPLICATE_q  ) + ( GND ) + ( \rot|debounce_1|Add0~34  ))

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_1|Add0~37_sumout ),
	.cout(\rot|debounce_1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|Add0~37 .extended_lut = "off";
defparam \rot|debounce_1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \rot|debounce_1|counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \rot|debounce_1|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_1|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_1|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|counter[3] .is_wysiwyg = "true";
defparam \rot|debounce_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \rot|debounce_1|clean_out~2 (
// Equation(s):
// \rot|debounce_1|clean_out~2_combout  = ( \rot|debounce_1|counter [7] & ( \rot|debounce_1|counter [4] & ( (\rot|debounce_1|counter [3] & (\rot|debounce_1|counter [6] & \rot|debounce_1|counter [5])) ) ) )

	.dataa(gnd),
	.datab(!\rot|debounce_1|counter [3]),
	.datac(!\rot|debounce_1|counter [6]),
	.datad(!\rot|debounce_1|counter [5]),
	.datae(!\rot|debounce_1|counter [7]),
	.dataf(!\rot|debounce_1|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|clean_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|clean_out~2 .extended_lut = "off";
defparam \rot|debounce_1|clean_out~2 .lut_mask = 64'h0000000000000003;
defparam \rot|debounce_1|clean_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \rot|debounce_1|clean_out~3 (
// Equation(s):
// \rot|debounce_1|clean_out~3_combout  = ( \rot|debounce_1|clean_out~q  & ( \rot|debounce_1|counter [8] & ( (!\rot|debounce_1|clean_out~2_combout ) # ((!\rot|debounce_1|clean_out~1_combout ) # ((!\rot|debounce_1|clean_out~0_combout ) # 
// (\rot|debounce_1|dosync|sync~q ))) ) ) ) # ( !\rot|debounce_1|clean_out~q  & ( \rot|debounce_1|counter [8] & ( (\rot|debounce_1|clean_out~2_combout  & (\rot|debounce_1|clean_out~1_combout  & (\rot|debounce_1|dosync|sync~q  & 
// \rot|debounce_1|clean_out~0_combout ))) ) ) ) # ( \rot|debounce_1|clean_out~q  & ( !\rot|debounce_1|counter [8] ) )

	.dataa(!\rot|debounce_1|clean_out~2_combout ),
	.datab(!\rot|debounce_1|clean_out~1_combout ),
	.datac(!\rot|debounce_1|dosync|sync~q ),
	.datad(!\rot|debounce_1|clean_out~0_combout ),
	.datae(!\rot|debounce_1|clean_out~q ),
	.dataf(!\rot|debounce_1|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_1|clean_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_1|clean_out~3 .extended_lut = "off";
defparam \rot|debounce_1|clean_out~3 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \rot|debounce_1|clean_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N1
dffeas \rot|debounce_1|clean_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_1|clean_out~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_1|clean_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_1|clean_out .is_wysiwyg = "true";
defparam \rot|debounce_1|clean_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \rot|state~0 (
// Equation(s):
// \rot|state~0_combout  = ( \KEY[1]~input_o  & ( \rot|debounce_1|clean_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\rot|debounce_1|clean_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|state~0 .extended_lut = "off";
defparam \rot|state~0 .lut_mask = 64'h000000000000FFFF;
defparam \rot|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N32
dffeas \rot|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|state[1] .is_wysiwyg = "true";
defparam \rot|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \rot|debounce_0|Add0~17 (
// Equation(s):
// \rot|debounce_0|Add0~17_sumout  = SUM(( \rot|debounce_0|counter [0] ) + ( VCC ) + ( !VCC ))
// \rot|debounce_0|Add0~18  = CARRY(( \rot|debounce_0|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~17_sumout ),
	.cout(\rot|debounce_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~17 .extended_lut = "off";
defparam \rot|debounce_0|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \rot|debounce_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \DIALL[0]~input (
	.i(DIALL[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIALL[0]~input_o ));
// synopsys translate_off
defparam \DIALL[0]~input .bus_hold = "false";
defparam \DIALL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \rot|debounce_0|dosync|metastable~feeder (
// Equation(s):
// \rot|debounce_0|dosync|metastable~feeder_combout  = ( \DIALL[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DIALL[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|dosync|metastable~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|dosync|metastable~feeder .extended_lut = "off";
defparam \rot|debounce_0|dosync|metastable~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rot|debounce_0|dosync|metastable~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N34
dffeas \rot|debounce_0|dosync|metastable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|dosync|metastable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|dosync|metastable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|dosync|metastable .is_wysiwyg = "true";
defparam \rot|debounce_0|dosync|metastable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N6
cyclonev_lcell_comb \rot|debounce_0|dosync|sync~feeder (
// Equation(s):
// \rot|debounce_0|dosync|sync~feeder_combout  = ( \rot|debounce_0|dosync|metastable~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|debounce_0|dosync|metastable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|dosync|sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|dosync|sync~feeder .extended_lut = "off";
defparam \rot|debounce_0|dosync|sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rot|debounce_0|dosync|sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N8
dffeas \rot|debounce_0|dosync|sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|dosync|sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|dosync|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|dosync|sync .is_wysiwyg = "true";
defparam \rot|debounce_0|dosync|sync .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N44
dffeas \rot|debounce_0|prev_syncbouncy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rot|debounce_0|dosync|sync~q ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|prev_syncbouncy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|prev_syncbouncy .is_wysiwyg = "true";
defparam \rot|debounce_0|prev_syncbouncy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N51
cyclonev_lcell_comb \rot|debounce_0|always0~0 (
// Equation(s):
// \rot|debounce_0|always0~0_combout  = ( \rot|debounce_0|dosync|sync~q  & ( !\rot|debounce_0|prev_syncbouncy~q  ) ) # ( !\rot|debounce_0|dosync|sync~q  & ( \rot|debounce_0|prev_syncbouncy~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|prev_syncbouncy~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|debounce_0|dosync|sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|always0~0 .extended_lut = "off";
defparam \rot|debounce_0|always0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \rot|debounce_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \rot|debounce_0|clean_out~1 (
// Equation(s):
// \rot|debounce_0|clean_out~1_combout  = ( \rot|debounce_0|counter [13] & ( \rot|debounce_0|counter [10] & ( (\rot|debounce_0|counter [12] & (\rot|debounce_0|counter [11] & (!\rot|debounce_0|prev_syncbouncy~q  $ (\rot|debounce_0|dosync|sync~q )))) ) ) )

	.dataa(!\rot|debounce_0|counter [12]),
	.datab(!\rot|debounce_0|prev_syncbouncy~q ),
	.datac(!\rot|debounce_0|counter [11]),
	.datad(!\rot|debounce_0|dosync|sync~q ),
	.datae(!\rot|debounce_0|counter [13]),
	.dataf(!\rot|debounce_0|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|clean_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|clean_out~1 .extended_lut = "off";
defparam \rot|debounce_0|clean_out~1 .lut_mask = 64'h0000000000000401;
defparam \rot|debounce_0|clean_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \rot|debounce_0|clean_out~2 (
// Equation(s):
// \rot|debounce_0|clean_out~2_combout  = ( \rot|debounce_0|counter [7] & ( \rot|debounce_0|counter [8] & ( (\rot|debounce_0|counter [9] & (\rot|debounce_0|counter [5] & \rot|debounce_0|counter [6])) ) ) )

	.dataa(!\rot|debounce_0|counter [9]),
	.datab(!\rot|debounce_0|counter [5]),
	.datac(!\rot|debounce_0|counter [6]),
	.datad(gnd),
	.datae(!\rot|debounce_0|counter [7]),
	.dataf(!\rot|debounce_0|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|clean_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|clean_out~2 .extended_lut = "off";
defparam \rot|debounce_0|clean_out~2 .lut_mask = 64'h0000000000000101;
defparam \rot|debounce_0|clean_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N48
cyclonev_lcell_comb \rot|debounce_0|clean_out~4 (
// Equation(s):
// \rot|debounce_0|clean_out~4_combout  = ( \rot|debounce_0|counter [4] & ( (!\rot|debounce_0|clean_out~1_combout ) # ((!\rot|debounce_0|clean_out~0_combout ) # (!\rot|debounce_0|clean_out~2_combout )) ) ) # ( !\rot|debounce_0|counter [4] )

	.dataa(gnd),
	.datab(!\rot|debounce_0|clean_out~1_combout ),
	.datac(!\rot|debounce_0|clean_out~0_combout ),
	.datad(!\rot|debounce_0|clean_out~2_combout ),
	.datae(gnd),
	.dataf(!\rot|debounce_0|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|clean_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|clean_out~4 .extended_lut = "off";
defparam \rot|debounce_0|clean_out~4 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \rot|debounce_0|clean_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N2
dffeas \rot|debounce_0|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[0] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N3
cyclonev_lcell_comb \rot|debounce_0|Add0~13 (
// Equation(s):
// \rot|debounce_0|Add0~13_sumout  = SUM(( \rot|debounce_0|counter [1] ) + ( GND ) + ( \rot|debounce_0|Add0~18  ))
// \rot|debounce_0|Add0~14  = CARRY(( \rot|debounce_0|counter [1] ) + ( GND ) + ( \rot|debounce_0|Add0~18  ))

	.dataa(!\rot|debounce_0|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~13_sumout ),
	.cout(\rot|debounce_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~13 .extended_lut = "off";
defparam \rot|debounce_0|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \rot|debounce_0|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[1] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \rot|debounce_0|Add0~9 (
// Equation(s):
// \rot|debounce_0|Add0~9_sumout  = SUM(( \rot|debounce_0|counter [2] ) + ( GND ) + ( \rot|debounce_0|Add0~14  ))
// \rot|debounce_0|Add0~10  = CARRY(( \rot|debounce_0|counter [2] ) + ( GND ) + ( \rot|debounce_0|Add0~14  ))

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~9_sumout ),
	.cout(\rot|debounce_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~9 .extended_lut = "off";
defparam \rot|debounce_0|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N8
dffeas \rot|debounce_0|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[2] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \rot|debounce_0|Add0~5 (
// Equation(s):
// \rot|debounce_0|Add0~5_sumout  = SUM(( \rot|debounce_0|counter [3] ) + ( GND ) + ( \rot|debounce_0|Add0~10  ))
// \rot|debounce_0|Add0~6  = CARRY(( \rot|debounce_0|counter [3] ) + ( GND ) + ( \rot|debounce_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~5_sumout ),
	.cout(\rot|debounce_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~5 .extended_lut = "off";
defparam \rot|debounce_0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \rot|debounce_0|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[3] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \rot|debounce_0|Add0~1 (
// Equation(s):
// \rot|debounce_0|Add0~1_sumout  = SUM(( \rot|debounce_0|counter [4] ) + ( GND ) + ( \rot|debounce_0|Add0~6  ))
// \rot|debounce_0|Add0~2  = CARRY(( \rot|debounce_0|counter [4] ) + ( GND ) + ( \rot|debounce_0|Add0~6  ))

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~1_sumout ),
	.cout(\rot|debounce_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~1 .extended_lut = "off";
defparam \rot|debounce_0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \rot|debounce_0|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[4] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N15
cyclonev_lcell_comb \rot|debounce_0|Add0~57 (
// Equation(s):
// \rot|debounce_0|Add0~57_sumout  = SUM(( \rot|debounce_0|counter [5] ) + ( GND ) + ( \rot|debounce_0|Add0~2  ))
// \rot|debounce_0|Add0~58  = CARRY(( \rot|debounce_0|counter [5] ) + ( GND ) + ( \rot|debounce_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~57_sumout ),
	.cout(\rot|debounce_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~57 .extended_lut = "off";
defparam \rot|debounce_0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N17
dffeas \rot|debounce_0|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[5] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \rot|debounce_0|Add0~53 (
// Equation(s):
// \rot|debounce_0|Add0~53_sumout  = SUM(( \rot|debounce_0|counter [6] ) + ( GND ) + ( \rot|debounce_0|Add0~58  ))
// \rot|debounce_0|Add0~54  = CARRY(( \rot|debounce_0|counter [6] ) + ( GND ) + ( \rot|debounce_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~53_sumout ),
	.cout(\rot|debounce_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~53 .extended_lut = "off";
defparam \rot|debounce_0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N20
dffeas \rot|debounce_0|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[6] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N21
cyclonev_lcell_comb \rot|debounce_0|Add0~49 (
// Equation(s):
// \rot|debounce_0|Add0~49_sumout  = SUM(( \rot|debounce_0|counter [7] ) + ( GND ) + ( \rot|debounce_0|Add0~54  ))
// \rot|debounce_0|Add0~50  = CARRY(( \rot|debounce_0|counter [7] ) + ( GND ) + ( \rot|debounce_0|Add0~54  ))

	.dataa(!\rot|debounce_0|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~49_sumout ),
	.cout(\rot|debounce_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~49 .extended_lut = "off";
defparam \rot|debounce_0|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N23
dffeas \rot|debounce_0|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[7] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \rot|debounce_0|Add0~45 (
// Equation(s):
// \rot|debounce_0|Add0~45_sumout  = SUM(( \rot|debounce_0|counter [8] ) + ( GND ) + ( \rot|debounce_0|Add0~50  ))
// \rot|debounce_0|Add0~46  = CARRY(( \rot|debounce_0|counter [8] ) + ( GND ) + ( \rot|debounce_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~45_sumout ),
	.cout(\rot|debounce_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~45 .extended_lut = "off";
defparam \rot|debounce_0|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N26
dffeas \rot|debounce_0|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[8] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \rot|debounce_0|Add0~41 (
// Equation(s):
// \rot|debounce_0|Add0~41_sumout  = SUM(( \rot|debounce_0|counter [9] ) + ( GND ) + ( \rot|debounce_0|Add0~46  ))
// \rot|debounce_0|Add0~42  = CARRY(( \rot|debounce_0|counter [9] ) + ( GND ) + ( \rot|debounce_0|Add0~46  ))

	.dataa(!\rot|debounce_0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~41_sumout ),
	.cout(\rot|debounce_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~41 .extended_lut = "off";
defparam \rot|debounce_0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N29
dffeas \rot|debounce_0|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[9] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \rot|debounce_0|Add0~37 (
// Equation(s):
// \rot|debounce_0|Add0~37_sumout  = SUM(( \rot|debounce_0|counter [10] ) + ( GND ) + ( \rot|debounce_0|Add0~42  ))
// \rot|debounce_0|Add0~38  = CARRY(( \rot|debounce_0|counter [10] ) + ( GND ) + ( \rot|debounce_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~37_sumout ),
	.cout(\rot|debounce_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~37 .extended_lut = "off";
defparam \rot|debounce_0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N32
dffeas \rot|debounce_0|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[10] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \rot|debounce_0|Add0~33 (
// Equation(s):
// \rot|debounce_0|Add0~33_sumout  = SUM(( \rot|debounce_0|counter [11] ) + ( GND ) + ( \rot|debounce_0|Add0~38  ))
// \rot|debounce_0|Add0~34  = CARRY(( \rot|debounce_0|counter [11] ) + ( GND ) + ( \rot|debounce_0|Add0~38  ))

	.dataa(!\rot|debounce_0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~33_sumout ),
	.cout(\rot|debounce_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~33 .extended_lut = "off";
defparam \rot|debounce_0|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \rot|debounce_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N35
dffeas \rot|debounce_0|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[11] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \rot|debounce_0|Add0~25 (
// Equation(s):
// \rot|debounce_0|Add0~25_sumout  = SUM(( \rot|debounce_0|counter [12] ) + ( GND ) + ( \rot|debounce_0|Add0~34  ))
// \rot|debounce_0|Add0~26  = CARRY(( \rot|debounce_0|counter [12] ) + ( GND ) + ( \rot|debounce_0|Add0~34  ))

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~25_sumout ),
	.cout(\rot|debounce_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~25 .extended_lut = "off";
defparam \rot|debounce_0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N37
dffeas \rot|debounce_0|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[12] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \rot|debounce_0|Add0~29 (
// Equation(s):
// \rot|debounce_0|Add0~29_sumout  = SUM(( \rot|debounce_0|counter [13] ) + ( GND ) + ( \rot|debounce_0|Add0~26  ))
// \rot|debounce_0|Add0~30  = CARRY(( \rot|debounce_0|counter [13] ) + ( GND ) + ( \rot|debounce_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rot|debounce_0|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~29_sumout ),
	.cout(\rot|debounce_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~29 .extended_lut = "off";
defparam \rot|debounce_0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rot|debounce_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N41
dffeas \rot|debounce_0|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[13] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \rot|debounce_0|Add0~21 (
// Equation(s):
// \rot|debounce_0|Add0~21_sumout  = SUM(( \rot|debounce_0|counter [14] ) + ( GND ) + ( \rot|debounce_0|Add0~30  ))

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rot|debounce_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|debounce_0|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|Add0~21 .extended_lut = "off";
defparam \rot|debounce_0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \rot|debounce_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N44
dffeas \rot|debounce_0|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\rot|debounce_0|always0~0_combout ),
	.sload(gnd),
	.ena(\rot|debounce_0|clean_out~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|counter[14] .is_wysiwyg = "true";
defparam \rot|debounce_0|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \rot|debounce_0|clean_out~0 (
// Equation(s):
// \rot|debounce_0|clean_out~0_combout  = ( \rot|debounce_0|counter [1] & ( \rot|debounce_0|counter [3] & ( (\rot|debounce_0|counter [14] & (\rot|debounce_0|counter [0] & \rot|debounce_0|counter [2])) ) ) )

	.dataa(gnd),
	.datab(!\rot|debounce_0|counter [14]),
	.datac(!\rot|debounce_0|counter [0]),
	.datad(!\rot|debounce_0|counter [2]),
	.datae(!\rot|debounce_0|counter [1]),
	.dataf(!\rot|debounce_0|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|clean_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|clean_out~0 .extended_lut = "off";
defparam \rot|debounce_0|clean_out~0 .lut_mask = 64'h0000000000000003;
defparam \rot|debounce_0|clean_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \rot|debounce_0|clean_out~3 (
// Equation(s):
// \rot|debounce_0|clean_out~3_combout  = ( \rot|debounce_0|clean_out~q  & ( \rot|debounce_0|counter [4] & ( (!\rot|debounce_0|clean_out~0_combout ) # ((!\rot|debounce_0|clean_out~2_combout ) # ((!\rot|debounce_0|clean_out~1_combout ) # 
// (\rot|debounce_0|dosync|sync~q ))) ) ) ) # ( !\rot|debounce_0|clean_out~q  & ( \rot|debounce_0|counter [4] & ( (\rot|debounce_0|clean_out~0_combout  & (\rot|debounce_0|clean_out~2_combout  & (\rot|debounce_0|clean_out~1_combout  & 
// \rot|debounce_0|dosync|sync~q ))) ) ) ) # ( \rot|debounce_0|clean_out~q  & ( !\rot|debounce_0|counter [4] ) )

	.dataa(!\rot|debounce_0|clean_out~0_combout ),
	.datab(!\rot|debounce_0|clean_out~2_combout ),
	.datac(!\rot|debounce_0|clean_out~1_combout ),
	.datad(!\rot|debounce_0|dosync|sync~q ),
	.datae(!\rot|debounce_0|clean_out~q ),
	.dataf(!\rot|debounce_0|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|debounce_0|clean_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|debounce_0|clean_out~3 .extended_lut = "off";
defparam \rot|debounce_0|clean_out~3 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \rot|debounce_0|clean_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N31
dffeas \rot|debounce_0|clean_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|debounce_0|clean_out~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|debounce_0|clean_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rot|debounce_0|clean_out .is_wysiwyg = "true";
defparam \rot|debounce_0|clean_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N57
cyclonev_lcell_comb \rot|state~1 (
// Equation(s):
// \rot|state~1_combout  = ( \rot|debounce_0|clean_out~q  & ( \KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|state~1 .extended_lut = "off";
defparam \rot|state~1 .lut_mask = 64'h0000000055555555;
defparam \rot|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N59
dffeas \rot|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|state[0] .is_wysiwyg = "true";
defparam \rot|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \rot|Add0~17 (
// Equation(s):
// \rot|Add0~17_sumout  = SUM(( \rot|rotary_pos [0] ) + ( VCC ) + ( !VCC ))
// \rot|Add0~18  = CARRY(( \rot|rotary_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rot|rotary_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~17_sumout ),
	.cout(\rot|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~17 .extended_lut = "off";
defparam \rot|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \rot|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N54
cyclonev_lcell_comb \rot|rotary_pos[3]~0 (
// Equation(s):
// \rot|rotary_pos[3]~0_combout  = ( \rot|state [1] & ( !\KEY[1]~input_o  ) ) # ( !\rot|state [1] & ( (!\KEY[1]~input_o ) # ((!\rot|state [0] & (!\rot|debounce_1|clean_out~q  $ (!\rot|debounce_0|clean_out~q )))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\rot|debounce_1|clean_out~q ),
	.datac(!\rot|debounce_0|clean_out~q ),
	.datad(!\rot|state [0]),
	.datae(gnd),
	.dataf(!\rot|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rot|rotary_pos[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|rotary_pos[3]~0 .extended_lut = "off";
defparam \rot|rotary_pos[3]~0 .lut_mask = 64'hBEAABEAAAAAAAAAA;
defparam \rot|rotary_pos[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N2
dffeas \rot|rotary_pos[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[0] .is_wysiwyg = "true";
defparam \rot|rotary_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N3
cyclonev_lcell_comb \rot|Add0~21 (
// Equation(s):
// \rot|Add0~21_sumout  = SUM(( \rot|rotary_pos [1] ) + ( (!\rot|debounce_0|clean_out~q  & (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & !\rot|state [0]))) ) + ( \rot|Add0~18  ))
// \rot|Add0~22  = CARRY(( \rot|rotary_pos [1] ) + ( (!\rot|debounce_0|clean_out~q  & (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & !\rot|state [0]))) ) + ( \rot|Add0~18  ))

	.dataa(!\rot|debounce_0|clean_out~q ),
	.datab(!\rot|state [1]),
	.datac(!\rot|debounce_1|clean_out~q ),
	.datad(!\rot|rotary_pos [1]),
	.datae(gnd),
	.dataf(!\rot|state [0]),
	.datag(gnd),
	.cin(\rot|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~21_sumout ),
	.cout(\rot|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~21 .extended_lut = "off";
defparam \rot|Add0~21 .lut_mask = 64'h0000F7FF000000FF;
defparam \rot|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N5
dffeas \rot|rotary_pos[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[1] .is_wysiwyg = "true";
defparam \rot|rotary_pos[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \rot|Add0~25 (
// Equation(s):
// \rot|Add0~25_sumout  = SUM(( \rot|rotary_pos [2] ) + ( (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & (!\rot|state [0] & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~22  ))
// \rot|Add0~26  = CARRY(( \rot|rotary_pos [2] ) + ( (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & (!\rot|state [0] & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~22  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|debounce_1|clean_out~q ),
	.datac(!\rot|state [0]),
	.datad(!\rot|rotary_pos [2]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~25_sumout ),
	.cout(\rot|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~25 .extended_lut = "off";
defparam \rot|Add0~25 .lut_mask = 64'h0000DFFF000000FF;
defparam \rot|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N8
dffeas \rot|rotary_pos[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[2] .is_wysiwyg = "true";
defparam \rot|rotary_pos[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N9
cyclonev_lcell_comb \rot|Add0~29 (
// Equation(s):
// \rot|Add0~29_sumout  = SUM(( \rot|rotary_pos [3] ) + ( (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & (!\rot|state [0] & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~26  ))
// \rot|Add0~30  = CARRY(( \rot|rotary_pos [3] ) + ( (!\rot|state [1] & (\rot|debounce_1|clean_out~q  & (!\rot|state [0] & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~26  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|debounce_1|clean_out~q ),
	.datac(!\rot|state [0]),
	.datad(!\rot|rotary_pos [3]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~29_sumout ),
	.cout(\rot|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~29 .extended_lut = "off";
defparam \rot|Add0~29 .lut_mask = 64'h0000DFFF000000FF;
defparam \rot|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N11
dffeas \rot|rotary_pos[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[3] .is_wysiwyg = "true";
defparam \rot|rotary_pos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \rot|Add0~1 (
// Equation(s):
// \rot|Add0~1_sumout  = SUM(( \rot|rotary_pos [4] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~30  ))
// \rot|Add0~2  = CARRY(( \rot|rotary_pos [4] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~30  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|state [0]),
	.datac(!\rot|debounce_1|clean_out~q ),
	.datad(!\rot|rotary_pos [4]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~1_sumout ),
	.cout(\rot|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~1 .extended_lut = "off";
defparam \rot|Add0~1 .lut_mask = 64'h0000F7FF000000FF;
defparam \rot|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N14
dffeas \rot|rotary_pos[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[4] .is_wysiwyg = "true";
defparam \rot|rotary_pos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \rot|Add0~5 (
// Equation(s):
// \rot|Add0~5_sumout  = SUM(( \rot|rotary_pos [5] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~2  ))
// \rot|Add0~6  = CARRY(( \rot|rotary_pos [5] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~2  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|state [0]),
	.datac(!\rot|debounce_1|clean_out~q ),
	.datad(!\rot|rotary_pos [5]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~5_sumout ),
	.cout(\rot|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~5 .extended_lut = "off";
defparam \rot|Add0~5 .lut_mask = 64'h0000F7FF000000FF;
defparam \rot|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N17
dffeas \rot|rotary_pos[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[5] .is_wysiwyg = "true";
defparam \rot|rotary_pos[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N18
cyclonev_lcell_comb \rot|Add0~9 (
// Equation(s):
// \rot|Add0~9_sumout  = SUM(( \rot|rotary_pos [6] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~6  ))
// \rot|Add0~10  = CARRY(( \rot|rotary_pos [6] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~6  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|state [0]),
	.datac(!\rot|debounce_1|clean_out~q ),
	.datad(!\rot|rotary_pos [6]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~9_sumout ),
	.cout(\rot|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~9 .extended_lut = "off";
defparam \rot|Add0~9 .lut_mask = 64'h0000F7FF000000FF;
defparam \rot|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N20
dffeas \rot|rotary_pos[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[6] .is_wysiwyg = "true";
defparam \rot|rotary_pos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N21
cyclonev_lcell_comb \rot|Add0~13 (
// Equation(s):
// \rot|Add0~13_sumout  = SUM(( \rot|rotary_pos [7] ) + ( (!\rot|state [1] & (!\rot|state [0] & (\rot|debounce_1|clean_out~q  & !\rot|debounce_0|clean_out~q ))) ) + ( \rot|Add0~10  ))

	.dataa(!\rot|state [1]),
	.datab(!\rot|state [0]),
	.datac(!\rot|debounce_1|clean_out~q ),
	.datad(!\rot|rotary_pos [7]),
	.datae(gnd),
	.dataf(!\rot|debounce_0|clean_out~q ),
	.datag(gnd),
	.cin(\rot|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rot|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rot|Add0~13 .extended_lut = "off";
defparam \rot|Add0~13 .lut_mask = 64'h0000F7FF000000FF;
defparam \rot|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N23
dffeas \rot|rotary_pos[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rot|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\rot|rotary_pos[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rot|rotary_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rot|rotary_pos[7] .is_wysiwyg = "true";
defparam \rot|rotary_pos[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N27
cyclonev_lcell_comb \left|WideOr6~0 (
// Equation(s):
// \left|WideOr6~0_combout  = ( \rot|rotary_pos [7] & ( \rot|rotary_pos [4] & ( !\rot|rotary_pos [6] $ (!\rot|rotary_pos [5]) ) ) ) # ( !\rot|rotary_pos [7] & ( \rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] & !\rot|rotary_pos [5]) ) ) ) # ( !\rot|rotary_pos 
// [7] & ( !\rot|rotary_pos [4] & ( (\rot|rotary_pos [6] & !\rot|rotary_pos [5]) ) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [5]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [7]),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr6~0 .extended_lut = "off";
defparam \left|WideOr6~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \left|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \left|WideOr5~0 (
// Equation(s):
// \left|WideOr5~0_combout  = ( \rot|rotary_pos [7] & ( \rot|rotary_pos [4] & ( \rot|rotary_pos [5] ) ) ) # ( !\rot|rotary_pos [7] & ( \rot|rotary_pos [4] & ( (!\rot|rotary_pos [5] & \rot|rotary_pos [6]) ) ) ) # ( \rot|rotary_pos [7] & ( !\rot|rotary_pos [4] 
// & ( \rot|rotary_pos [6] ) ) ) # ( !\rot|rotary_pos [7] & ( !\rot|rotary_pos [4] & ( (\rot|rotary_pos [5] & \rot|rotary_pos [6]) ) ) )

	.dataa(gnd),
	.datab(!\rot|rotary_pos [5]),
	.datac(!\rot|rotary_pos [6]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [7]),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr5~0 .extended_lut = "off";
defparam \left|WideOr5~0 .lut_mask = 64'h03030F0F0C0C3333;
defparam \left|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \left|WideOr4~0 (
// Equation(s):
// \left|WideOr4~0_combout  = ( \rot|rotary_pos [7] & ( \rot|rotary_pos [4] & ( (\rot|rotary_pos [6] & \rot|rotary_pos [5]) ) ) ) # ( \rot|rotary_pos [7] & ( !\rot|rotary_pos [4] & ( \rot|rotary_pos [6] ) ) ) # ( !\rot|rotary_pos [7] & ( !\rot|rotary_pos [4] 
// & ( (!\rot|rotary_pos [6] & \rot|rotary_pos [5]) ) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [5]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [7]),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr4~0 .extended_lut = "off";
defparam \left|WideOr4~0 .lut_mask = 64'h0A0A555500000505;
defparam \left|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N42
cyclonev_lcell_comb \left|WideOr3~0 (
// Equation(s):
// \left|WideOr3~0_combout  = ( \rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] & (!\rot|rotary_pos [5] & !\rot|rotary_pos [7])) # (\rot|rotary_pos [6] & (\rot|rotary_pos [5])) ) ) # ( !\rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] & (\rot|rotary_pos [5] & 
// \rot|rotary_pos [7])) # (\rot|rotary_pos [6] & (!\rot|rotary_pos [5] & !\rot|rotary_pos [7])) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(!\rot|rotary_pos [5]),
	.datac(!\rot|rotary_pos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr3~0 .extended_lut = "off";
defparam \left|WideOr3~0 .lut_mask = 64'h4242424291919191;
defparam \left|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N45
cyclonev_lcell_comb \left|WideOr2~0 (
// Equation(s):
// \left|WideOr2~0_combout  = ( \rot|rotary_pos [4] & ( (!\rot|rotary_pos [7]) # ((!\rot|rotary_pos [6] & !\rot|rotary_pos [5])) ) ) # ( !\rot|rotary_pos [4] & ( (\rot|rotary_pos [6] & (!\rot|rotary_pos [5] & !\rot|rotary_pos [7])) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(!\rot|rotary_pos [5]),
	.datac(gnd),
	.datad(!\rot|rotary_pos [7]),
	.datae(gnd),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr2~0 .extended_lut = "off";
defparam \left|WideOr2~0 .lut_mask = 64'h44004400FF88FF88;
defparam \left|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N48
cyclonev_lcell_comb \left|WideOr1~0 (
// Equation(s):
// \left|WideOr1~0_combout  = ( \rot|rotary_pos [4] & ( !\rot|rotary_pos [7] $ (((\rot|rotary_pos [6] & !\rot|rotary_pos [5]))) ) ) # ( !\rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] & (\rot|rotary_pos [5] & !\rot|rotary_pos [7])) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(!\rot|rotary_pos [5]),
	.datac(!\rot|rotary_pos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr1~0 .extended_lut = "off";
defparam \left|WideOr1~0 .lut_mask = 64'h20202020B4B4B4B4;
defparam \left|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N51
cyclonev_lcell_comb \left|WideOr0~0 (
// Equation(s):
// \left|WideOr0~0_combout  = ( \rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] $ (!\rot|rotary_pos [5])) # (\rot|rotary_pos [7]) ) ) # ( !\rot|rotary_pos [4] & ( (!\rot|rotary_pos [6] $ (!\rot|rotary_pos [7])) # (\rot|rotary_pos [5]) ) )

	.dataa(!\rot|rotary_pos [6]),
	.datab(!\rot|rotary_pos [5]),
	.datac(gnd),
	.datad(!\rot|rotary_pos [7]),
	.datae(gnd),
	.dataf(!\rot|rotary_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left|WideOr0~0 .extended_lut = "off";
defparam \left|WideOr0~0 .lut_mask = 64'h77BB77BB66FF66FF;
defparam \left|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N30
cyclonev_lcell_comb \right|WideOr6~0 (
// Equation(s):
// \right|WideOr6~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [1] & \rot|rotary_pos [3]) ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [1] & !\rot|rotary_pos [3]) ) ) ) # ( \rot|rotary_pos 
// [0] & ( !\rot|rotary_pos [2] & ( !\rot|rotary_pos [1] $ (\rot|rotary_pos [3]) ) ) )

	.dataa(!\rot|rotary_pos [1]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [3]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr6~0 .extended_lut = "off";
defparam \right|WideOr6~0 .lut_mask = 64'h0000A5A5A0A00A0A;
defparam \right|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N6
cyclonev_lcell_comb \right|WideOr5~0 (
// Equation(s):
// \right|WideOr5~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( !\rot|rotary_pos [1] $ (\rot|rotary_pos [3]) ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (\rot|rotary_pos [3]) # (\rot|rotary_pos [1]) ) ) ) # ( \rot|rotary_pos 
// [0] & ( !\rot|rotary_pos [2] & ( (\rot|rotary_pos [1] & \rot|rotary_pos [3]) ) ) )

	.dataa(!\rot|rotary_pos [1]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [3]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr5~0 .extended_lut = "off";
defparam \right|WideOr5~0 .lut_mask = 64'h000005055F5FA5A5;
defparam \right|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N15
cyclonev_lcell_comb \right|WideOr4~0 (
// Equation(s):
// \right|WideOr4~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (\rot|rotary_pos [3] & \rot|rotary_pos [1]) ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( \rot|rotary_pos [3] ) ) ) # ( !\rot|rotary_pos [0] & ( !\rot|rotary_pos 
// [2] & ( (!\rot|rotary_pos [3] & \rot|rotary_pos [1]) ) ) )

	.dataa(!\rot|rotary_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rot|rotary_pos [1]),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr4~0 .extended_lut = "off";
defparam \right|WideOr4~0 .lut_mask = 64'h00AA000055550055;
defparam \right|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N51
cyclonev_lcell_comb \right|WideOr3~0 (
// Equation(s):
// \right|WideOr3~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( \rot|rotary_pos [1] ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [3] & !\rot|rotary_pos [1]) ) ) ) # ( \rot|rotary_pos [0] & ( !\rot|rotary_pos 
// [2] & ( (!\rot|rotary_pos [3] & !\rot|rotary_pos [1]) ) ) ) # ( !\rot|rotary_pos [0] & ( !\rot|rotary_pos [2] & ( (\rot|rotary_pos [3] & \rot|rotary_pos [1]) ) ) )

	.dataa(!\rot|rotary_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rot|rotary_pos [1]),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr3~0 .extended_lut = "off";
defparam \right|WideOr3~0 .lut_mask = 64'h0055AA00AA0000FF;
defparam \right|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \right|WideOr2~0 (
// Equation(s):
// \right|WideOr2~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( !\rot|rotary_pos [3] ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [1] & !\rot|rotary_pos [3]) ) ) ) # ( \rot|rotary_pos [0] & ( !\rot|rotary_pos 
// [2] & ( (!\rot|rotary_pos [1]) # (!\rot|rotary_pos [3]) ) ) )

	.dataa(!\rot|rotary_pos [1]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [3]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr2~0 .extended_lut = "off";
defparam \right|WideOr2~0 .lut_mask = 64'h0000FAFAA0A0F0F0;
defparam \right|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N3
cyclonev_lcell_comb \right|WideOr1~0 (
// Equation(s):
// \right|WideOr1~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( !\rot|rotary_pos [3] $ (!\rot|rotary_pos [1]) ) ) ) # ( \rot|rotary_pos [0] & ( !\rot|rotary_pos [2] & ( !\rot|rotary_pos [3] ) ) ) # ( !\rot|rotary_pos [0] & ( !\rot|rotary_pos 
// [2] & ( (!\rot|rotary_pos [3] & \rot|rotary_pos [1]) ) ) )

	.dataa(!\rot|rotary_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rot|rotary_pos [1]),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr1~0 .extended_lut = "off";
defparam \right|WideOr1~0 .lut_mask = 64'h00AAAAAA000055AA;
defparam \right|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \right|WideOr0~0 (
// Equation(s):
// \right|WideOr0~0_combout  = ( \rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [1]) # (\rot|rotary_pos [3]) ) ) ) # ( !\rot|rotary_pos [0] & ( \rot|rotary_pos [2] & ( (!\rot|rotary_pos [3]) # (\rot|rotary_pos [1]) ) ) ) # ( 
// \rot|rotary_pos [0] & ( !\rot|rotary_pos [2] & ( (\rot|rotary_pos [3]) # (\rot|rotary_pos [1]) ) ) ) # ( !\rot|rotary_pos [0] & ( !\rot|rotary_pos [2] & ( (\rot|rotary_pos [3]) # (\rot|rotary_pos [1]) ) ) )

	.dataa(!\rot|rotary_pos [1]),
	.datab(gnd),
	.datac(!\rot|rotary_pos [3]),
	.datad(gnd),
	.datae(!\rot|rotary_pos [0]),
	.dataf(!\rot|rotary_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\right|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \right|WideOr0~0 .extended_lut = "off";
defparam \right|WideOr0~0 .lut_mask = 64'h5F5F5F5FF5F5AFAF;
defparam \right|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N6
cyclonev_lcell_comb \shift|clk_div[0]~0 (
// Equation(s):
// \shift|clk_div[0]~0_combout  = !\shift|clk_div [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|clk_div[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|clk_div[0]~0 .extended_lut = "off";
defparam \shift|clk_div[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \shift|clk_div[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y1_N8
dffeas \shift|clk_div[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|clk_div[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[0] .is_wysiwyg = "true";
defparam \shift|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \shift|Add0~29 (
// Equation(s):
// \shift|Add0~29_sumout  = SUM(( \shift|clk_div [1] ) + ( \shift|clk_div [0] ) + ( !VCC ))
// \shift|Add0~30  = CARRY(( \shift|clk_div [1] ) + ( \shift|clk_div [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\shift|clk_div [0]),
	.datac(gnd),
	.datad(!\shift|clk_div [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~29_sumout ),
	.cout(\shift|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~29 .extended_lut = "off";
defparam \shift|Add0~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \shift|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N32
dffeas \shift|clk_div[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[1] .is_wysiwyg = "true";
defparam \shift|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N33
cyclonev_lcell_comb \shift|Add0~25 (
// Equation(s):
// \shift|Add0~25_sumout  = SUM(( \shift|clk_div [2] ) + ( GND ) + ( \shift|Add0~30  ))
// \shift|Add0~26  = CARRY(( \shift|clk_div [2] ) + ( GND ) + ( \shift|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~25_sumout ),
	.cout(\shift|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~25 .extended_lut = "off";
defparam \shift|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N35
dffeas \shift|clk_div[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[2] .is_wysiwyg = "true";
defparam \shift|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \shift|Add0~21 (
// Equation(s):
// \shift|Add0~21_sumout  = SUM(( \shift|clk_div [3] ) + ( GND ) + ( \shift|Add0~26  ))
// \shift|Add0~22  = CARRY(( \shift|clk_div [3] ) + ( GND ) + ( \shift|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~21_sumout ),
	.cout(\shift|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~21 .extended_lut = "off";
defparam \shift|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N38
dffeas \shift|clk_div[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[3] .is_wysiwyg = "true";
defparam \shift|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N39
cyclonev_lcell_comb \shift|Add0~17 (
// Equation(s):
// \shift|Add0~17_sumout  = SUM(( \shift|clk_div [4] ) + ( GND ) + ( \shift|Add0~22  ))
// \shift|Add0~18  = CARRY(( \shift|clk_div [4] ) + ( GND ) + ( \shift|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~17_sumout ),
	.cout(\shift|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~17 .extended_lut = "off";
defparam \shift|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N41
dffeas \shift|clk_div[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[4] .is_wysiwyg = "true";
defparam \shift|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \shift|Add0~13 (
// Equation(s):
// \shift|Add0~13_sumout  = SUM(( \shift|clk_div [5] ) + ( GND ) + ( \shift|Add0~18  ))
// \shift|Add0~14  = CARRY(( \shift|clk_div [5] ) + ( GND ) + ( \shift|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~13_sumout ),
	.cout(\shift|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~13 .extended_lut = "off";
defparam \shift|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N44
dffeas \shift|clk_div[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[5] .is_wysiwyg = "true";
defparam \shift|clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N45
cyclonev_lcell_comb \shift|Add0~9 (
// Equation(s):
// \shift|Add0~9_sumout  = SUM(( \shift|clk_div [6] ) + ( GND ) + ( \shift|Add0~14  ))
// \shift|Add0~10  = CARRY(( \shift|clk_div [6] ) + ( GND ) + ( \shift|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~9_sumout ),
	.cout(\shift|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~9 .extended_lut = "off";
defparam \shift|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N47
dffeas \shift|clk_div[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[6] .is_wysiwyg = "true";
defparam \shift|clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N48
cyclonev_lcell_comb \shift|Add0~5 (
// Equation(s):
// \shift|Add0~5_sumout  = SUM(( \shift|clk_div [7] ) + ( GND ) + ( \shift|Add0~10  ))
// \shift|Add0~6  = CARRY(( \shift|clk_div [7] ) + ( GND ) + ( \shift|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~5_sumout ),
	.cout(\shift|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~5 .extended_lut = "off";
defparam \shift|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N50
dffeas \shift|clk_div[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[7] .is_wysiwyg = "true";
defparam \shift|clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \shift|Add0~1 (
// Equation(s):
// \shift|Add0~1_sumout  = SUM(( \shift|clk_div [8] ) + ( GND ) + ( \shift|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\shift|clk_div [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\shift|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\shift|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|Add0~1 .extended_lut = "off";
defparam \shift|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \shift|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N53
dffeas \shift|clk_div[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk_div[8] .is_wysiwyg = "true";
defparam \shift|clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N11
dffeas \shift|clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|clk_div [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift|clk .is_wysiwyg = "true";
defparam \shift|clk .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N38
dffeas \shift|last_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|last_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \shift|last_clk .is_wysiwyg = "true";
defparam \shift|last_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \shift|always1~0 (
// Equation(s):
// \shift|always1~0_combout  = (\shift|last_clk~q  & !\shift|clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift|last_clk~q ),
	.datad(!\shift|clk~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|always1~0 .extended_lut = "off";
defparam \shift|always1~0 .lut_mask = 64'h0F000F000F000F00;
defparam \shift|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N15
cyclonev_lcell_comb \shift|state~4 (
// Equation(s):
// \shift|state~4_combout  = ( \shift|state [1] & ( (\KEY[0]~input_o  & (!\shift|state [0] $ (!\shift|state [2]))) ) ) # ( !\shift|state [1] & ( (\KEY[0]~input_o  & \shift|state [2]) ) )

	.dataa(!\shift|state [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\shift|state [2]),
	.datae(gnd),
	.dataf(!\shift|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state~4 .extended_lut = "off";
defparam \shift|state~4 .lut_mask = 64'h0033003311221122;
defparam \shift|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \shift|state[0]~1 (
// Equation(s):
// \shift|state[0]~1_combout  = ( !\KEY[0]~input_o  & ( \shift|clk~q  ) ) # ( \KEY[0]~input_o  & ( !\shift|clk~q  & ( \shift|last_clk~q  ) ) ) # ( !\KEY[0]~input_o  & ( !\shift|clk~q  ) )

	.dataa(gnd),
	.datab(!\shift|last_clk~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\shift|clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state[0]~1 .extended_lut = "off";
defparam \shift|state[0]~1 .lut_mask = 64'hFFFF3333FFFF0000;
defparam \shift|state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N17
dffeas \shift|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift|state[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|state[2] .is_wysiwyg = "true";
defparam \shift|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \shift|state~3 (
// Equation(s):
// \shift|state~3_combout  = ( \shift|state [1] & ( \shift|state [3] & ( (\KEY[0]~input_o  & !\shift|state [0]) ) ) ) # ( !\shift|state [1] & ( \shift|state [3] & ( (\KEY[0]~input_o  & \shift|state [0]) ) ) ) # ( \shift|state [1] & ( !\shift|state [3] & ( 
// (\KEY[0]~input_o  & (!\shift|state [0] & ((!\shift|state [4]) # (\shift|state [2])))) ) ) ) # ( !\shift|state [1] & ( !\shift|state [3] & ( (\KEY[0]~input_o  & \shift|state [0]) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\shift|state [4]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [2]),
	.datae(!\shift|state [1]),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state~3 .extended_lut = "off";
defparam \shift|state~3 .lut_mask = 64'h0505405005055050;
defparam \shift|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N26
dffeas \shift|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift|state[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|state[1] .is_wysiwyg = "true";
defparam \shift|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \shift|state~0 (
// Equation(s):
// \shift|state~0_combout  = ( \shift|state [2] & ( (\KEY[0]~input_o  & (!\shift|state [3] $ (((!\shift|state [0]) # (!\shift|state [1]))))) ) ) # ( !\shift|state [2] & ( (\KEY[0]~input_o  & \shift|state [3]) ) )

	.dataa(!\shift|state [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\shift|state [1]),
	.datad(!\shift|state [3]),
	.datae(gnd),
	.dataf(!\shift|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state~0 .extended_lut = "off";
defparam \shift|state~0 .lut_mask = 64'h0033003301320132;
defparam \shift|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N14
dffeas \shift|state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift|state[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|state[3] .is_wysiwyg = "true";
defparam \shift|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \shift|state~5 (
// Equation(s):
// \shift|state~5_combout  = ( \shift|state [4] & ( \shift|state [1] & ( (!\shift|always1~0_combout ) # ((!\shift|state [3] & ((\shift|state [2]) # (\shift|state [0]))) # (\shift|state [3] & ((!\shift|state [0]) # (!\shift|state [2])))) ) ) ) # ( 
// !\shift|state [4] & ( \shift|state [1] & ( (\shift|always1~0_combout  & (\shift|state [3] & (\shift|state [0] & \shift|state [2]))) ) ) ) # ( \shift|state [4] & ( !\shift|state [1] ) )

	.dataa(!\shift|always1~0_combout ),
	.datab(!\shift|state [3]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [2]),
	.datae(!\shift|state [4]),
	.dataf(!\shift|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state~5 .extended_lut = "off";
defparam \shift|state~5 .lut_mask = 64'h0000FFFF0001BFFE;
defparam \shift|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N2
dffeas \shift|state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|state[4] .is_wysiwyg = "true";
defparam \shift|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \shift|state~2 (
// Equation(s):
// \shift|state~2_combout  = ( !\shift|state [0] & ( \shift|state [3] & ( \KEY[0]~input_o  ) ) ) # ( !\shift|state [0] & ( !\shift|state [3] & ( (\KEY[0]~input_o  & ((!\shift|state [4]) # ((!\shift|state [1]) # (\shift|state [2])))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\shift|state [4]),
	.datac(!\shift|state [1]),
	.datad(!\shift|state [2]),
	.datae(!\shift|state [0]),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|state~2 .extended_lut = "off";
defparam \shift|state~2 .lut_mask = 64'h5455000055550000;
defparam \shift|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N20
dffeas \shift|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\shift|state[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|state[0] .is_wysiwyg = "true";
defparam \shift|state[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \SHIFT_OUT~input (
	.i(SHIFT_OUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SHIFT_OUT~input_o ));
// synopsys translate_off
defparam \SHIFT_OUT~input .bus_hold = "false";
defparam \SHIFT_OUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N39
cyclonev_lcell_comb \shift|tmp~0 (
// Equation(s):
// \shift|tmp~0_combout  = ( \shift|state [2] & ( !\shift|clk~q  & ( (\SHIFT_OUT~input_o  & (\shift|last_clk~q  & (\shift|state [3] & !\shift|state [4]))) ) ) )

	.dataa(!\SHIFT_OUT~input_o ),
	.datab(!\shift|last_clk~q ),
	.datac(!\shift|state [3]),
	.datad(!\shift|state [4]),
	.datae(!\shift|state [2]),
	.dataf(!\shift|clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~0 .extended_lut = "off";
defparam \shift|tmp~0 .lut_mask = 64'h0000010000000000;
defparam \shift|tmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N24
cyclonev_lcell_comb \shift|tmp~1 (
// Equation(s):
// \shift|tmp~1_combout  = ( \shift|state [3] & ( (!\shift|state [4] & (\shift|state [2] & (!\shift|state [1] & !\shift|state [0]))) ) ) # ( !\shift|state [3] & ( (\shift|state [4] & (!\shift|state [2] & (\shift|state [1] & !\shift|state [0]))) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [2]),
	.datac(!\shift|state [1]),
	.datad(!\shift|state [0]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~1 .extended_lut = "off";
defparam \shift|tmp~1 .lut_mask = 64'h0400040020002000;
defparam \shift|tmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N30
cyclonev_lcell_comb \shift|tmp~2 (
// Equation(s):
// \shift|tmp~2_combout  = ( \shift|tmp [12] & ( \shift|tmp~1_combout  & ( (!\shift|always1~0_combout ) # ((!\shift|state [0] & (!\shift|state [1] & \shift|tmp~0_combout ))) ) ) ) # ( !\shift|tmp [12] & ( \shift|tmp~1_combout  & ( (!\shift|state [0] & 
// (!\shift|state [1] & \shift|tmp~0_combout )) ) ) ) # ( \shift|tmp [12] & ( !\shift|tmp~1_combout  ) ) # ( !\shift|tmp [12] & ( !\shift|tmp~1_combout  & ( (!\shift|state [0] & (!\shift|state [1] & \shift|tmp~0_combout )) ) ) )

	.dataa(!\shift|always1~0_combout ),
	.datab(!\shift|state [0]),
	.datac(!\shift|state [1]),
	.datad(!\shift|tmp~0_combout ),
	.datae(!\shift|tmp [12]),
	.dataf(!\shift|tmp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~2 .extended_lut = "off";
defparam \shift|tmp~2 .lut_mask = 64'h00C0FFFF00C0AAEA;
defparam \shift|tmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N32
dffeas \shift|tmp[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[12] .is_wysiwyg = "true";
defparam \shift|tmp[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N15
cyclonev_lcell_comb \shift|Equal3~0 (
// Equation(s):
// \shift|Equal3~0_combout  = ( !\shift|state [3] & ( (\shift|state [1] & !\shift|state [0]) ) )

	.dataa(!\shift|state [1]),
	.datab(gnd),
	.datac(!\shift|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|Equal3~0 .extended_lut = "off";
defparam \shift|Equal3~0 .lut_mask = 64'h5050505000000000;
defparam \shift|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N3
cyclonev_lcell_comb \shift|buttons[12]~0 (
// Equation(s):
// \shift|buttons[12]~0_combout  = ( \shift|always1~0_combout  & ( \shift|Equal3~0_combout  & ( (\shift|state [4] & (!\shift|state [2] & \KEY[0]~input_o )) ) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [2]),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\shift|always1~0_combout ),
	.dataf(!\shift|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|buttons[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|buttons[12]~0 .extended_lut = "off";
defparam \shift|buttons[12]~0 .lut_mask = 64'h0000000000000404;
defparam \shift|buttons[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N22
dffeas \shift|buttons[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [12]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[12] .is_wysiwyg = "true";
defparam \shift|buttons[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \shift|Equal2~1 (
// Equation(s):
// \shift|Equal2~1_combout  = ( \shift|state [0] & ( !\shift|state [1] ) )

	.dataa(gnd),
	.datab(!\shift|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|Equal2~1 .extended_lut = "off";
defparam \shift|Equal2~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \shift|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \shift|tmp~3 (
// Equation(s):
// \shift|tmp~3_combout  = ( \shift|state [3] & ( (!\shift|state [4] & (!\shift|state [1] & (\shift|state [2] & \shift|state [0]))) ) ) # ( !\shift|state [3] & ( (\shift|state [4] & (\shift|state [1] & (!\shift|state [2] & !\shift|state [0]))) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [2]),
	.datad(!\shift|state [0]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~3 .extended_lut = "off";
defparam \shift|tmp~3 .lut_mask = 64'h1000100000080008;
defparam \shift|tmp~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N33
cyclonev_lcell_comb \shift|tmp~4 (
// Equation(s):
// \shift|tmp~4_combout  = ( \shift|tmp~3_combout  & ( (!\shift|tmp~0_combout  & (!\shift|always1~0_combout  & ((\shift|tmp [13])))) # (\shift|tmp~0_combout  & (((!\shift|always1~0_combout  & \shift|tmp [13])) # (\shift|Equal2~1_combout ))) ) ) # ( 
// !\shift|tmp~3_combout  & ( ((\shift|tmp~0_combout  & \shift|Equal2~1_combout )) # (\shift|tmp [13]) ) )

	.dataa(!\shift|tmp~0_combout ),
	.datab(!\shift|always1~0_combout ),
	.datac(!\shift|Equal2~1_combout ),
	.datad(!\shift|tmp [13]),
	.datae(gnd),
	.dataf(!\shift|tmp~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~4 .extended_lut = "off";
defparam \shift|tmp~4 .lut_mask = 64'h05FF05FF05CD05CD;
defparam \shift|tmp~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N35
dffeas \shift|tmp[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[13] .is_wysiwyg = "true";
defparam \shift|tmp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N20
dffeas \shift|buttons[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [13]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[13] .is_wysiwyg = "true";
defparam \shift|buttons[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \shift|tmp~5 (
// Equation(s):
// \shift|tmp~5_combout  = ( \shift|state [3] & ( (!\shift|state [4] & (\shift|state [1] & (!\shift|state [0] & \shift|state [2]))) ) ) # ( !\shift|state [3] & ( (\shift|state [4] & (\shift|state [1] & (!\shift|state [0] & !\shift|state [2]))) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [2]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~5 .extended_lut = "off";
defparam \shift|tmp~5 .lut_mask = 64'h1000100000200020;
defparam \shift|tmp~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N6
cyclonev_lcell_comb \shift|tmp~6 (
// Equation(s):
// \shift|tmp~6_combout  = ( \shift|tmp [14] & ( \shift|state [1] & ( (!\shift|tmp~5_combout ) # ((!\shift|always1~0_combout ) # ((\shift|tmp~0_combout  & !\shift|state [0]))) ) ) ) # ( !\shift|tmp [14] & ( \shift|state [1] & ( (\shift|tmp~0_combout  & 
// !\shift|state [0]) ) ) ) # ( \shift|tmp [14] & ( !\shift|state [1] & ( (!\shift|tmp~5_combout ) # (!\shift|always1~0_combout ) ) ) )

	.dataa(!\shift|tmp~5_combout ),
	.datab(!\shift|tmp~0_combout ),
	.datac(!\shift|state [0]),
	.datad(!\shift|always1~0_combout ),
	.datae(!\shift|tmp [14]),
	.dataf(!\shift|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~6 .extended_lut = "off";
defparam \shift|tmp~6 .lut_mask = 64'h0000FFAA3030FFBA;
defparam \shift|tmp~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N7
dffeas \shift|tmp[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[14] .is_wysiwyg = "true";
defparam \shift|tmp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N28
dffeas \shift|buttons[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [14]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[14] .is_wysiwyg = "true";
defparam \shift|buttons[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N54
cyclonev_lcell_comb \shift|tmp~7 (
// Equation(s):
// \shift|tmp~7_combout  = ( \shift|state [3] & ( (!\shift|state [4] & (\shift|state [1] & (\shift|state [0] & \shift|state [2]))) ) ) # ( !\shift|state [3] & ( (\shift|state [4] & (\shift|state [1] & (!\shift|state [0] & !\shift|state [2]))) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [2]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~7 .extended_lut = "off";
defparam \shift|tmp~7 .lut_mask = 64'h1000100000020002;
defparam \shift|tmp~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N42
cyclonev_lcell_comb \shift|Add1~0 (
// Equation(s):
// \shift|Add1~0_combout  = ( \shift|state [0] & ( \shift|state [1] ) )

	.dataa(gnd),
	.datab(!\shift|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|Add1~0 .extended_lut = "off";
defparam \shift|Add1~0 .lut_mask = 64'h0000000033333333;
defparam \shift|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \shift|tmp~8 (
// Equation(s):
// \shift|tmp~8_combout  = ( \shift|Add1~0_combout  & ( ((\shift|tmp [15] & ((!\shift|always1~0_combout ) # (!\shift|tmp~7_combout )))) # (\shift|tmp~0_combout ) ) ) # ( !\shift|Add1~0_combout  & ( (\shift|tmp [15] & ((!\shift|always1~0_combout ) # 
// (!\shift|tmp~7_combout ))) ) )

	.dataa(!\shift|tmp~0_combout ),
	.datab(!\shift|always1~0_combout ),
	.datac(!\shift|tmp~7_combout ),
	.datad(!\shift|tmp [15]),
	.datae(gnd),
	.dataf(!\shift|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~8 .extended_lut = "off";
defparam \shift|tmp~8 .lut_mask = 64'h00FC00FC55FD55FD;
defparam \shift|tmp~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N31
dffeas \shift|tmp[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[15] .is_wysiwyg = "true";
defparam \shift|tmp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N4
dffeas \shift|buttons[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [15]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[15] .is_wysiwyg = "true";
defparam \shift|buttons[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N24
cyclonev_lcell_comb \shift|tmp~9 (
// Equation(s):
// \shift|tmp~9_combout  = ( \shift|state [2] & ( \SHIFT_OUT~input_o  & ( (!\shift|state [4] & (!\shift|state [3] & (!\shift|clk~q  & \shift|last_clk~q ))) ) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [3]),
	.datac(!\shift|clk~q ),
	.datad(!\shift|last_clk~q ),
	.datae(!\shift|state [2]),
	.dataf(!\SHIFT_OUT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~9 .extended_lut = "off";
defparam \shift|tmp~9 .lut_mask = 64'h0000000000000080;
defparam \shift|tmp~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N57
cyclonev_lcell_comb \shift|tmp~10 (
// Equation(s):
// \shift|tmp~10_combout  = ( !\shift|state [3] & ( (\shift|state [1] & ((!\shift|state [4] & (\shift|state [0] & \shift|state [2])) # (\shift|state [4] & (!\shift|state [0] & !\shift|state [2])))) ) )

	.dataa(!\shift|state [4]),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [2]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~10 .extended_lut = "off";
defparam \shift|tmp~10 .lut_mask = 64'h1002100200000000;
defparam \shift|tmp~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \shift|tmp~11 (
// Equation(s):
// \shift|tmp~11_combout  = ( \shift|Add1~0_combout  & ( ((\shift|tmp [7] & ((!\shift|always1~0_combout ) # (!\shift|tmp~10_combout )))) # (\shift|tmp~9_combout ) ) ) # ( !\shift|Add1~0_combout  & ( (\shift|tmp [7] & ((!\shift|always1~0_combout ) # 
// (!\shift|tmp~10_combout ))) ) )

	.dataa(!\shift|tmp~9_combout ),
	.datab(!\shift|always1~0_combout ),
	.datac(!\shift|tmp~10_combout ),
	.datad(!\shift|tmp [7]),
	.datae(gnd),
	.dataf(!\shift|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~11 .extended_lut = "off";
defparam \shift|tmp~11 .lut_mask = 64'h00FC00FC55FD55FD;
defparam \shift|tmp~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N14
dffeas \shift|tmp[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[7] .is_wysiwyg = "true";
defparam \shift|tmp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N25
dffeas \shift|buttons[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [7]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[7] .is_wysiwyg = "true";
defparam \shift|buttons[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N54
cyclonev_lcell_comb \shift|tmp~13 (
// Equation(s):
// \shift|tmp~13_combout  = ( !\shift|state [0] & ( (\shift|state [1] & (!\shift|state [3] & (!\shift|state [2] $ (!\shift|state [4])))) ) )

	.dataa(!\shift|state [1]),
	.datab(!\shift|state [2]),
	.datac(!\shift|state [4]),
	.datad(!\shift|state [3]),
	.datae(gnd),
	.dataf(!\shift|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~13 .extended_lut = "off";
defparam \shift|tmp~13 .lut_mask = 64'h1400140000000000;
defparam \shift|tmp~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N51
cyclonev_lcell_comb \shift|tmp~12 (
// Equation(s):
// \shift|tmp~12_combout  = (!\shift|state [4] & \shift|state [2])

	.dataa(!\shift|state [4]),
	.datab(gnd),
	.datac(!\shift|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~12 .extended_lut = "off";
defparam \shift|tmp~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \shift|tmp~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N36
cyclonev_lcell_comb \shift|tmp~14 (
// Equation(s):
// \shift|tmp~14_combout  = ( \shift|tmp [6] & ( \SHIFT_OUT~input_o  & ( (!\shift|tmp~13_combout ) # ((!\shift|always1~0_combout ) # ((\shift|Equal3~0_combout  & \shift|tmp~12_combout ))) ) ) ) # ( !\shift|tmp [6] & ( \SHIFT_OUT~input_o  & ( 
// (\shift|Equal3~0_combout  & (\shift|always1~0_combout  & \shift|tmp~12_combout )) ) ) ) # ( \shift|tmp [6] & ( !\SHIFT_OUT~input_o  & ( (!\shift|tmp~13_combout ) # (!\shift|always1~0_combout ) ) ) )

	.dataa(!\shift|tmp~13_combout ),
	.datab(!\shift|Equal3~0_combout ),
	.datac(!\shift|always1~0_combout ),
	.datad(!\shift|tmp~12_combout ),
	.datae(!\shift|tmp [6]),
	.dataf(!\SHIFT_OUT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~14 .extended_lut = "off";
defparam \shift|tmp~14 .lut_mask = 64'h0000FAFA0003FAFB;
defparam \shift|tmp~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N38
dffeas \shift|tmp[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[6] .is_wysiwyg = "true";
defparam \shift|tmp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y1_N25
dffeas \shift|buttons[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [6]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[6] .is_wysiwyg = "true";
defparam \shift|buttons[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \shift|tmp~15 (
// Equation(s):
// \shift|tmp~15_combout  = ( \shift|state [2] & ( !\shift|state [3] & ( (!\shift|state [1] & (!\shift|state [4] & \shift|state [0])) ) ) ) # ( !\shift|state [2] & ( !\shift|state [3] & ( (\shift|state [1] & (\shift|state [4] & !\shift|state [0])) ) ) )

	.dataa(gnd),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [4]),
	.datad(!\shift|state [0]),
	.datae(!\shift|state [2]),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~15 .extended_lut = "off";
defparam \shift|tmp~15 .lut_mask = 64'h030000C000000000;
defparam \shift|tmp~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N15
cyclonev_lcell_comb \shift|tmp~16 (
// Equation(s):
// \shift|tmp~16_combout  = ( \shift|tmp~15_combout  & ( (!\shift|tmp~9_combout  & (!\shift|always1~0_combout  & ((\shift|tmp [5])))) # (\shift|tmp~9_combout  & (((!\shift|always1~0_combout  & \shift|tmp [5])) # (\shift|Equal2~1_combout ))) ) ) # ( 
// !\shift|tmp~15_combout  & ( ((\shift|tmp~9_combout  & \shift|Equal2~1_combout )) # (\shift|tmp [5]) ) )

	.dataa(!\shift|tmp~9_combout ),
	.datab(!\shift|always1~0_combout ),
	.datac(!\shift|Equal2~1_combout ),
	.datad(!\shift|tmp [5]),
	.datae(gnd),
	.dataf(!\shift|tmp~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~16 .extended_lut = "off";
defparam \shift|tmp~16 .lut_mask = 64'h05FF05FF05CD05CD;
defparam \shift|tmp~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N16
dffeas \shift|tmp[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[5] .is_wysiwyg = "true";
defparam \shift|tmp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y1_N1
dffeas \shift|buttons[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[5] .is_wysiwyg = "true";
defparam \shift|buttons[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N48
cyclonev_lcell_comb \shift|tmp~17 (
// Equation(s):
// \shift|tmp~17_combout  = ( !\shift|state [3] & ( (!\shift|state [0] & !\shift|state [1]) ) )

	.dataa(gnd),
	.datab(!\shift|state [0]),
	.datac(!\shift|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~17 .extended_lut = "off";
defparam \shift|tmp~17 .lut_mask = 64'hC0C0C0C000000000;
defparam \shift|tmp~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N57
cyclonev_lcell_comb \shift|tmp~18 (
// Equation(s):
// \shift|tmp~18_combout  = ( !\shift|state [3] & ( (!\shift|state [0] & ((!\shift|state [1] & (\shift|state [2] & !\shift|state [4])) # (\shift|state [1] & (!\shift|state [2] & \shift|state [4])))) ) )

	.dataa(!\shift|state [1]),
	.datab(!\shift|state [2]),
	.datac(!\shift|state [0]),
	.datad(!\shift|state [4]),
	.datae(gnd),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~18 .extended_lut = "off";
defparam \shift|tmp~18 .lut_mask = 64'h2040204000000000;
defparam \shift|tmp~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N42
cyclonev_lcell_comb \shift|tmp~19 (
// Equation(s):
// \shift|tmp~19_combout  = ( \shift|tmp [4] & ( \SHIFT_OUT~input_o  & ( (!\shift|tmp~18_combout ) # ((!\shift|always1~0_combout ) # ((\shift|tmp~17_combout  & \shift|tmp~12_combout ))) ) ) ) # ( !\shift|tmp [4] & ( \SHIFT_OUT~input_o  & ( 
// (\shift|tmp~17_combout  & (\shift|always1~0_combout  & \shift|tmp~12_combout )) ) ) ) # ( \shift|tmp [4] & ( !\SHIFT_OUT~input_o  & ( (!\shift|tmp~18_combout ) # (!\shift|always1~0_combout ) ) ) )

	.dataa(!\shift|tmp~17_combout ),
	.datab(!\shift|tmp~18_combout ),
	.datac(!\shift|always1~0_combout ),
	.datad(!\shift|tmp~12_combout ),
	.datae(!\shift|tmp [4]),
	.dataf(!\SHIFT_OUT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|tmp~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|tmp~19 .extended_lut = "off";
defparam \shift|tmp~19 .lut_mask = 64'h0000FCFC0005FCFD;
defparam \shift|tmp~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N43
dffeas \shift|tmp[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\shift|tmp~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|tmp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|tmp[4] .is_wysiwyg = "true";
defparam \shift|tmp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y1_N28
dffeas \shift|buttons[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\shift|tmp [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shift|buttons[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\shift|buttons [4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift|buttons[4] .is_wysiwyg = "true";
defparam \shift|buttons[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N18
cyclonev_lcell_comb \shift|shiftreg_clk~0 (
// Equation(s):
// \shift|shiftreg_clk~0_combout  = ( \shift|state [2] & ( \shift|state [3] & ( \shift|clk~q  ) ) ) # ( !\shift|state [2] & ( \shift|state [3] & ( \shift|clk~q  ) ) ) # ( \shift|state [2] & ( !\shift|state [3] & ( \shift|clk~q  ) ) ) # ( !\shift|state [2] & 
// ( !\shift|state [3] & ( (\shift|clk~q  & ((!\shift|state [1] & (!\shift|state [4] & \shift|state [0])) # (\shift|state [1] & ((!\shift|state [4]) # (\shift|state [0]))))) ) ) )

	.dataa(!\shift|clk~q ),
	.datab(!\shift|state [1]),
	.datac(!\shift|state [4]),
	.datad(!\shift|state [0]),
	.datae(!\shift|state [2]),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|shiftreg_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|shiftreg_clk~0 .extended_lut = "off";
defparam \shift|shiftreg_clk~0 .lut_mask = 64'h1051555555555555;
defparam \shift|shiftreg_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N6
cyclonev_lcell_comb \shift|Equal2~0 (
// Equation(s):
// \shift|Equal2~0_combout  = ( \shift|state [4] & ( !\shift|state [3] & ( (!\shift|state [2] & (!\shift|state [1] & \shift|state [0])) ) ) )

	.dataa(gnd),
	.datab(!\shift|state [2]),
	.datac(!\shift|state [1]),
	.datad(!\shift|state [0]),
	.datae(!\shift|state [4]),
	.dataf(!\shift|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift|Equal2~0 .extended_lut = "off";
defparam \shift|Equal2~0 .lut_mask = 64'h000000C000000000;
defparam \shift|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \DIALR[0]~input (
	.i(DIALR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIALR[0]~input_o ));
// synopsys translate_off
defparam \DIALR[0]~input .bus_hold = "false";
defparam \DIALR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \DIALR[1]~input (
	.i(DIALR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIALR[1]~input_o ));
// synopsys translate_off
defparam \DIALR[1]~input .bus_hold = "false";
defparam \DIALR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \ADC_CS_N~input (
	.i(ADC_CS_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_CS_N~input_o ));
// synopsys translate_off
defparam \ADC_CS_N~input .bus_hold = "false";
defparam \ADC_CS_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \DISPLAY_SDA~input (
	.i(DISPLAY_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DISPLAY_SDA~input_o ));
// synopsys translate_off
defparam \DISPLAY_SDA~input .bus_hold = "false";
defparam \DISPLAY_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \DISPLAY_SCL~input (
	.i(DISPLAY_SCL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DISPLAY_SCL~input_o ));
// synopsys translate_off
defparam \DISPLAY_SCL~input .bus_hold = "false";
defparam \DISPLAY_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
