run.sh
work/
*.swp
__pycache__/
*.log
.sconsign.dblite
*.vcd
*.o
*.o.d
*.bin
*.hex
*.D
*.map
*.debug_hex
*.elf
*.E
*.debug
.vim/

# Files generated by root Makefile
.venv
rtl/files.toml
sim/magic_constants.toml
sim/tests/common/magic_constants.h
sim/verilog_testbench/include/magic_constants_h.v
scripts/rtl_sources.tcl
