
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011484 <.init>:
   11484:	push	{r3, lr}
   11488:	bl	118dc <ftello64@plt+0x54>
   1148c:	pop	{r3, pc}

Disassembly of section .plt:

00011490 <pthread_mutex_unlock@plt-0x14>:
   11490:	push	{lr}		; (str lr, [sp, #-4]!)
   11494:	ldr	lr, [pc, #4]	; 114a0 <pthread_mutex_unlock@plt-0x4>
   11498:	add	lr, pc, lr
   1149c:	ldr	pc, [lr, #8]!
   114a0:	andeq	r1, r3, r0, ror #22

000114a4 <pthread_mutex_unlock@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #200704	; 0x31000
   114ac:	ldr	pc, [ip, #2912]!	; 0xb60

000114b0 <calloc@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #200704	; 0x31000
   114b8:	ldr	pc, [ip, #2904]!	; 0xb58

000114bc <fputs_unlocked@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #200704	; 0x31000
   114c4:	ldr	pc, [ip, #2896]!	; 0xb50

000114c8 <wctype@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #200704	; 0x31000
   114d0:	ldr	pc, [ip, #2888]!	; 0xb48

000114d4 <raise@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #200704	; 0x31000
   114dc:	ldr	pc, [ip, #2880]!	; 0xb40

000114e0 <wcrtomb@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #200704	; 0x31000
   114e8:	ldr	pc, [ip, #2872]!	; 0xb38

000114ec <iconv_close@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #200704	; 0x31000
   114f4:	ldr	pc, [ip, #2864]!	; 0xb30

000114f8 <iswctype@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #200704	; 0x31000
   11500:	ldr	pc, [ip, #2856]!	; 0xb28

00011504 <iconv@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #200704	; 0x31000
   1150c:	ldr	pc, [ip, #2848]!	; 0xb20

00011510 <strcmp@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #200704	; 0x31000
   11518:	ldr	pc, [ip, #2840]!	; 0xb18

0001151c <pthread_mutex_destroy@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #200704	; 0x31000
   11524:	ldr	pc, [ip, #2832]!	; 0xb10

00011528 <fflush@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #200704	; 0x31000
   11530:	ldr	pc, [ip, #2824]!	; 0xb08

00011534 <wcwidth@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #200704	; 0x31000
   1153c:	ldr	pc, [ip, #2816]!	; 0xb00

00011540 <memmove@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #200704	; 0x31000
   11548:	ldr	pc, [ip, #2808]!	; 0xaf8

0001154c <free@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #200704	; 0x31000
   11554:	ldr	pc, [ip, #2800]!	; 0xaf0

00011558 <pthread_mutex_lock@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #200704	; 0x31000
   11560:	ldr	pc, [ip, #2792]!	; 0xae8

00011564 <ferror@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #200704	; 0x31000
   1156c:	ldr	pc, [ip, #2784]!	; 0xae0

00011570 <_exit@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #200704	; 0x31000
   11578:	ldr	pc, [ip, #2776]!	; 0xad8

0001157c <memcpy@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #200704	; 0x31000
   11584:	ldr	pc, [ip, #2768]!	; 0xad0

00011588 <pthread_mutex_init@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #200704	; 0x31000
   11590:	ldr	pc, [ip, #2760]!	; 0xac8

00011594 <towlower@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #200704	; 0x31000
   1159c:	ldr	pc, [ip, #2752]!	; 0xac0

000115a0 <mbsinit@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #200704	; 0x31000
   115a8:	ldr	pc, [ip, #2744]!	; 0xab8

000115ac <stpcpy@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #200704	; 0x31000
   115b4:	ldr	pc, [ip, #2736]!	; 0xab0

000115b8 <dcgettext@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #200704	; 0x31000
   115c0:	ldr	pc, [ip, #2728]!	; 0xaa8

000115c4 <strdup@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #200704	; 0x31000
   115cc:	ldr	pc, [ip, #2720]!	; 0xaa0

000115d0 <dup2@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #200704	; 0x31000
   115d8:	ldr	pc, [ip, #2712]!	; 0xa98

000115dc <realloc@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #200704	; 0x31000
   115e4:	ldr	pc, [ip, #2704]!	; 0xa90

000115e8 <textdomain@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #200704	; 0x31000
   115f0:	ldr	pc, [ip, #2696]!	; 0xa88

000115f4 <iswcntrl@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #200704	; 0x31000
   115fc:	ldr	pc, [ip, #2688]!	; 0xa80

00011600 <iswprint@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #200704	; 0x31000
   11608:	ldr	pc, [ip, #2680]!	; 0xa78

0001160c <__fxstat64@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #200704	; 0x31000
   11614:	ldr	pc, [ip, #2672]!	; 0xa70

00011618 <fwrite@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #200704	; 0x31000
   11620:	ldr	pc, [ip, #2664]!	; 0xa68

00011624 <lseek64@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #200704	; 0x31000
   1162c:	ldr	pc, [ip, #2656]!	; 0xa60

00011630 <__ctype_get_mb_cur_max@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #200704	; 0x31000
   11638:	ldr	pc, [ip, #2648]!	; 0xa58

0001163c <fread@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #200704	; 0x31000
   11644:	ldr	pc, [ip, #2640]!	; 0xa50

00011648 <__fpending@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #200704	; 0x31000
   11650:	ldr	pc, [ip, #2632]!	; 0xa48

00011654 <mbrtowc@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #200704	; 0x31000
   1165c:	ldr	pc, [ip, #2624]!	; 0xa40

00011660 <error@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #200704	; 0x31000
   11668:	ldr	pc, [ip, #2616]!	; 0xa38

0001166c <open64@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #200704	; 0x31000
   11674:	ldr	pc, [ip, #2608]!	; 0xa30

00011678 <malloc@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #200704	; 0x31000
   11680:	ldr	pc, [ip, #2600]!	; 0xa28

00011684 <iconv_open@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #200704	; 0x31000
   1168c:	ldr	pc, [ip, #2592]!	; 0xa20

00011690 <__libc_start_main@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #200704	; 0x31000
   11698:	ldr	pc, [ip, #2584]!	; 0xa18

0001169c <__freading@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #200704	; 0x31000
   116a4:	ldr	pc, [ip, #2576]!	; 0xa10

000116a8 <__ctype_tolower_loc@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #200704	; 0x31000
   116b0:	ldr	pc, [ip, #2568]!	; 0xa08

000116b4 <__ctype_toupper_loc@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #200704	; 0x31000
   116bc:	ldr	pc, [ip, #2560]!	; 0xa00

000116c0 <__gmon_start__@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #200704	; 0x31000
   116c8:	ldr	pc, [ip, #2552]!	; 0x9f8

000116cc <freopen64@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #200704	; 0x31000
   116d4:	ldr	pc, [ip, #2544]!	; 0x9f0

000116d8 <getopt_long@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #200704	; 0x31000
   116e0:	ldr	pc, [ip, #2536]!	; 0x9e8

000116e4 <__ctype_b_loc@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #200704	; 0x31000
   116ec:	ldr	pc, [ip, #2528]!	; 0x9e0

000116f0 <exit@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #200704	; 0x31000
   116f8:	ldr	pc, [ip, #2520]!	; 0x9d8

000116fc <iswspace@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #200704	; 0x31000
   11704:	ldr	pc, [ip, #2512]!	; 0x9d0

00011708 <bcmp@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #200704	; 0x31000
   11710:	ldr	pc, [ip, #2504]!	; 0x9c8

00011714 <strlen@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #200704	; 0x31000
   1171c:	ldr	pc, [ip, #2496]!	; 0x9c0

00011720 <strchr@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #200704	; 0x31000
   11728:	ldr	pc, [ip, #2488]!	; 0x9b8

0001172c <__errno_location@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #200704	; 0x31000
   11734:	ldr	pc, [ip, #2480]!	; 0x9b0

00011738 <iswalnum@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #200704	; 0x31000
   11740:	ldr	pc, [ip, #2472]!	; 0x9a8

00011744 <__sprintf_chk@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #200704	; 0x31000
   1174c:	ldr	pc, [ip, #2464]!	; 0x9a0

00011750 <__cxa_atexit@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #200704	; 0x31000
   11758:	ldr	pc, [ip, #2456]!	; 0x998

0001175c <setvbuf@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #200704	; 0x31000
   11764:	ldr	pc, [ip, #2448]!	; 0x990

00011768 <memset@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #200704	; 0x31000
   11770:	ldr	pc, [ip, #2440]!	; 0x988

00011774 <btowc@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #200704	; 0x31000
   1177c:	ldr	pc, [ip, #2432]!	; 0x980

00011780 <__printf_chk@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #200704	; 0x31000
   11788:	ldr	pc, [ip, #2424]!	; 0x978

0001178c <fileno@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #200704	; 0x31000
   11794:	ldr	pc, [ip, #2416]!	; 0x970

00011798 <__fprintf_chk@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #200704	; 0x31000
   117a0:	ldr	pc, [ip, #2408]!	; 0x968

000117a4 <memchr@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #200704	; 0x31000
   117ac:	ldr	pc, [ip, #2400]!	; 0x960

000117b0 <fclose@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #200704	; 0x31000
   117b8:	ldr	pc, [ip, #2392]!	; 0x958

000117bc <strnlen@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #200704	; 0x31000
   117c4:	ldr	pc, [ip, #2384]!	; 0x950

000117c8 <fseeko64@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #200704	; 0x31000
   117d0:	ldr	pc, [ip, #2376]!	; 0x948

000117d4 <__overflow@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #200704	; 0x31000
   117dc:	ldr	pc, [ip, #2368]!	; 0x940

000117e0 <setlocale@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #200704	; 0x31000
   117e8:	ldr	pc, [ip, #2360]!	; 0x938

000117ec <__explicit_bzero_chk@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #200704	; 0x31000
   117f4:	ldr	pc, [ip, #2352]!	; 0x930

000117f8 <strrchr@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #200704	; 0x31000
   11800:	ldr	pc, [ip, #2344]!	; 0x928

00011804 <nl_langinfo@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #200704	; 0x31000
   1180c:	ldr	pc, [ip, #2336]!	; 0x920

00011810 <clearerr_unlocked@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #200704	; 0x31000
   11818:	ldr	pc, [ip, #2328]!	; 0x918

0001181c <__strtoll_internal@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #200704	; 0x31000
   11824:	ldr	pc, [ip, #2320]!	; 0x910

00011828 <fopen64@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #200704	; 0x31000
   11830:	ldr	pc, [ip, #2312]!	; 0x908

00011834 <qsort@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #200704	; 0x31000
   1183c:	ldr	pc, [ip, #2304]!	; 0x900

00011840 <bindtextdomain@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #200704	; 0x31000
   11848:	ldr	pc, [ip, #2296]!	; 0x8f8

0001184c <towupper@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #200704	; 0x31000
   11854:	ldr	pc, [ip, #2288]!	; 0x8f0

00011858 <strncmp@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #200704	; 0x31000
   11860:	ldr	pc, [ip, #2280]!	; 0x8e8

00011864 <abort@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #200704	; 0x31000
   1186c:	ldr	pc, [ip, #2272]!	; 0x8e0

00011870 <close@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #200704	; 0x31000
   11878:	ldr	pc, [ip, #2264]!	; 0x8d8

0001187c <__assert_fail@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #200704	; 0x31000
   11884:	ldr	pc, [ip, #2256]!	; 0x8d0

00011888 <ftello64@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #200704	; 0x31000
   11890:	ldr	pc, [ip, #2248]!	; 0x8c8

Disassembly of section .text:

000118a0 <.text>:
   118a0:	mov	fp, #0
   118a4:	mov	lr, #0
   118a8:	pop	{r1}		; (ldr r1, [sp], #4)
   118ac:	mov	r2, sp
   118b0:	push	{r2}		; (str r2, [sp, #-4]!)
   118b4:	push	{r0}		; (str r0, [sp, #-4]!)
   118b8:	ldr	ip, [pc, #16]	; 118d0 <ftello64@plt+0x48>
   118bc:	push	{ip}		; (str ip, [sp, #-4]!)
   118c0:	ldr	r0, [pc, #12]	; 118d4 <ftello64@plt+0x4c>
   118c4:	ldr	r3, [pc, #12]	; 118d8 <ftello64@plt+0x50>
   118c8:	bl	11690 <__libc_start_main@plt>
   118cc:	bl	11864 <abort@plt>
   118d0:	andeq	r1, r3, ip, lsl #16
   118d4:	muleq	r1, ip, ip
   118d8:	andeq	r1, r3, ip, lsr #15
   118dc:	ldr	r3, [pc, #20]	; 118f8 <ftello64@plt+0x70>
   118e0:	ldr	r2, [pc, #20]	; 118fc <ftello64@plt+0x74>
   118e4:	add	r3, pc, r3
   118e8:	ldr	r2, [r3, r2]
   118ec:	cmp	r2, #0
   118f0:	bxeq	lr
   118f4:	b	116c0 <__gmon_start__@plt>
   118f8:	andeq	r1, r3, r4, lsl r7
   118fc:	andeq	r0, r0, ip, asr r1
   11900:	ldr	r0, [pc, #24]	; 11920 <ftello64@plt+0x98>
   11904:	ldr	r3, [pc, #24]	; 11924 <ftello64@plt+0x9c>
   11908:	cmp	r3, r0
   1190c:	bxeq	lr
   11910:	ldr	r3, [pc, #16]	; 11928 <ftello64@plt+0xa0>
   11914:	cmp	r3, #0
   11918:	bxeq	lr
   1191c:	bx	r3
   11920:	andeq	r3, r4, r8, asr #3
   11924:	andeq	r3, r4, r8, asr #3
   11928:	andeq	r0, r0, r0
   1192c:	ldr	r0, [pc, #36]	; 11958 <ftello64@plt+0xd0>
   11930:	ldr	r1, [pc, #36]	; 1195c <ftello64@plt+0xd4>
   11934:	sub	r1, r1, r0
   11938:	asr	r1, r1, #2
   1193c:	add	r1, r1, r1, lsr #31
   11940:	asrs	r1, r1, #1
   11944:	bxeq	lr
   11948:	ldr	r3, [pc, #16]	; 11960 <ftello64@plt+0xd8>
   1194c:	cmp	r3, #0
   11950:	bxeq	lr
   11954:	bx	r3
   11958:	andeq	r3, r4, r8, asr #3
   1195c:	andeq	r3, r4, r8, asr #3
   11960:	andeq	r0, r0, r0
   11964:	push	{r4, lr}
   11968:	ldr	r4, [pc, #24]	; 11988 <ftello64@plt+0x100>
   1196c:	ldrb	r3, [r4]
   11970:	cmp	r3, #0
   11974:	popne	{r4, pc}
   11978:	bl	11900 <ftello64@plt+0x78>
   1197c:	mov	r3, #1
   11980:	strb	r3, [r4]
   11984:	pop	{r4, pc}
   11988:	andeq	r3, r4, ip, ror #3
   1198c:	b	1192c <ftello64@plt+0xa4>
   11990:	push	{fp, lr}
   11994:	mov	fp, sp
   11998:	sub	sp, sp, #56	; 0x38
   1199c:	mov	r4, r0
   119a0:	cmp	r0, #0
   119a4:	bne	11c58 <ftello64@plt+0x3d0>
   119a8:	movw	r1, #6235	; 0x185b
   119ac:	mov	r0, #0
   119b0:	mov	r2, #5
   119b4:	movt	r1, #3
   119b8:	bl	115b8 <dcgettext@plt>
   119bc:	mov	r1, r0
   119c0:	movw	r0, #14320	; 0x37f0
   119c4:	movt	r0, #4
   119c8:	ldr	r2, [r0]
   119cc:	mov	r0, #1
   119d0:	mov	r3, r2
   119d4:	bl	11780 <__printf_chk@plt>
   119d8:	movw	r1, #6326	; 0x18b6
   119dc:	mov	r0, #0
   119e0:	mov	r2, #5
   119e4:	movt	r1, #3
   119e8:	bl	115b8 <dcgettext@plt>
   119ec:	movw	r7, #12772	; 0x31e4
   119f0:	movt	r7, #4
   119f4:	ldr	r1, [r7]
   119f8:	bl	114bc <fputs_unlocked@plt>
   119fc:	movw	r1, #7914	; 0x1eea
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	movt	r1, #3
   11a0c:	bl	115b8 <dcgettext@plt>
   11a10:	ldr	r1, [r7]
   11a14:	bl	114bc <fputs_unlocked@plt>
   11a18:	movw	r1, #7970	; 0x1f22
   11a1c:	mov	r0, #0
   11a20:	mov	r2, #5
   11a24:	movt	r1, #3
   11a28:	bl	115b8 <dcgettext@plt>
   11a2c:	ldr	r1, [r7]
   11a30:	bl	114bc <fputs_unlocked@plt>
   11a34:	movw	r1, #6404	; 0x1904
   11a38:	mov	r0, #0
   11a3c:	mov	r2, #5
   11a40:	movt	r1, #3
   11a44:	bl	115b8 <dcgettext@plt>
   11a48:	ldr	r1, [r7]
   11a4c:	bl	114bc <fputs_unlocked@plt>
   11a50:	movw	r1, #6545	; 0x1991
   11a54:	mov	r0, #0
   11a58:	mov	r2, #5
   11a5c:	movt	r1, #3
   11a60:	bl	115b8 <dcgettext@plt>
   11a64:	ldr	r1, [r7]
   11a68:	bl	114bc <fputs_unlocked@plt>
   11a6c:	movw	r1, #6673	; 0x1a11
   11a70:	mov	r0, #0
   11a74:	mov	r2, #5
   11a78:	movt	r1, #3
   11a7c:	bl	115b8 <dcgettext@plt>
   11a80:	ldr	r1, [r7]
   11a84:	bl	114bc <fputs_unlocked@plt>
   11a88:	movw	r1, #7022	; 0x1b6e
   11a8c:	mov	r0, #0
   11a90:	mov	r2, #5
   11a94:	movt	r1, #3
   11a98:	bl	115b8 <dcgettext@plt>
   11a9c:	ldr	r1, [r7]
   11aa0:	bl	114bc <fputs_unlocked@plt>
   11aa4:	movw	r1, #7440	; 0x1d10
   11aa8:	mov	r0, #0
   11aac:	mov	r2, #5
   11ab0:	movt	r1, #3
   11ab4:	bl	115b8 <dcgettext@plt>
   11ab8:	ldr	r1, [r7]
   11abc:	bl	114bc <fputs_unlocked@plt>
   11ac0:	movw	r1, #7646	; 0x1dde
   11ac4:	mov	r0, #0
   11ac8:	mov	r2, #5
   11acc:	movt	r1, #3
   11ad0:	bl	115b8 <dcgettext@plt>
   11ad4:	ldr	r1, [r7]
   11ad8:	bl	114bc <fputs_unlocked@plt>
   11adc:	movw	r1, #7691	; 0x1e0b
   11ae0:	mov	r0, #0
   11ae4:	mov	r2, #5
   11ae8:	movt	r1, #3
   11aec:	bl	115b8 <dcgettext@plt>
   11af0:	ldr	r1, [r7]
   11af4:	bl	114bc <fputs_unlocked@plt>
   11af8:	movw	r0, #9080	; 0x2378
   11afc:	mov	r2, #48	; 0x30
   11b00:	mov	r6, sp
   11b04:	movw	r5, #7745	; 0x1e41
   11b08:	movt	r0, #3
   11b0c:	movt	r5, #3
   11b10:	add	r1, r0, #32
   11b14:	add	r3, r0, #16
   11b18:	vld1.64	{d18-d19}, [r0], r2
   11b1c:	vld1.64	{d16-d17}, [r1]
   11b20:	vld1.64	{d20-d21}, [r3]
   11b24:	vldr	d22, [r0]
   11b28:	add	r1, r6, #32
   11b2c:	add	r0, r6, #16
   11b30:	vst1.64	{d16-d17}, [r1]
   11b34:	movw	r1, #8045	; 0x1f6d
   11b38:	vst1.64	{d20-d21}, [r0]
   11b3c:	mov	r0, r6
   11b40:	movt	r1, #3
   11b44:	vst1.64	{d18-d19}, [r0], r2
   11b48:	vstr	d22, [r0]
   11b4c:	mov	r0, r5
   11b50:	bl	11510 <strcmp@plt>
   11b54:	cmp	r0, #0
   11b58:	ldrne	r1, [r6, #8]!
   11b5c:	cmpne	r1, #0
   11b60:	bne	11b4c <ftello64@plt+0x2c4>
   11b64:	movw	r1, #8140	; 0x1fcc
   11b68:	ldr	r6, [r6, #4]
   11b6c:	mov	r0, #0
   11b70:	mov	r2, #5
   11b74:	movt	r1, #3
   11b78:	bl	115b8 <dcgettext@plt>
   11b7c:	movw	r2, #7854	; 0x1eae
   11b80:	movw	r3, #8163	; 0x1fe3
   11b84:	mov	r1, r0
   11b88:	mov	r0, #1
   11b8c:	movt	r2, #3
   11b90:	movt	r3, #3
   11b94:	bl	11780 <__printf_chk@plt>
   11b98:	cmp	r6, #0
   11b9c:	mov	r0, #5
   11ba0:	mov	r1, #0
   11ba4:	moveq	r6, r5
   11ba8:	bl	117e0 <setlocale@plt>
   11bac:	cmp	r0, #0
   11bb0:	beq	11be8 <ftello64@plt+0x360>
   11bb4:	movw	r1, #8203	; 0x200b
   11bb8:	mov	r2, #3
   11bbc:	movt	r1, #3
   11bc0:	bl	11858 <strncmp@plt>
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be8 <ftello64@plt+0x360>
   11bcc:	movw	r1, #8207	; 0x200f
   11bd0:	mov	r0, #0
   11bd4:	mov	r2, #5
   11bd8:	movt	r1, #3
   11bdc:	bl	115b8 <dcgettext@plt>
   11be0:	ldr	r1, [r7]
   11be4:	bl	114bc <fputs_unlocked@plt>
   11be8:	movw	r1, #8278	; 0x2056
   11bec:	mov	r0, #0
   11bf0:	mov	r2, #5
   11bf4:	movt	r1, #3
   11bf8:	bl	115b8 <dcgettext@plt>
   11bfc:	movw	r2, #8163	; 0x1fe3
   11c00:	mov	r1, r0
   11c04:	mov	r0, #1
   11c08:	mov	r3, r5
   11c0c:	movt	r2, #3
   11c10:	bl	11780 <__printf_chk@plt>
   11c14:	movw	r1, #8305	; 0x2071
   11c18:	mov	r0, #0
   11c1c:	mov	r2, #5
   11c20:	movt	r1, #3
   11c24:	bl	115b8 <dcgettext@plt>
   11c28:	mov	r1, r0
   11c2c:	movw	r0, #8073	; 0x1f89
   11c30:	movw	r3, #6672	; 0x1a10
   11c34:	cmp	r6, r5
   11c38:	mov	r2, r6
   11c3c:	movt	r0, #3
   11c40:	movt	r3, #3
   11c44:	moveq	r3, r0
   11c48:	mov	r0, #1
   11c4c:	bl	11780 <__printf_chk@plt>
   11c50:	mov	r0, r4
   11c54:	bl	116f0 <exit@plt>
   11c58:	movw	r0, #12760	; 0x31d8
   11c5c:	movw	r1, #6196	; 0x1834
   11c60:	mov	r2, #5
   11c64:	movt	r0, #4
   11c68:	movt	r1, #3
   11c6c:	ldr	r5, [r0]
   11c70:	mov	r0, #0
   11c74:	bl	115b8 <dcgettext@plt>
   11c78:	mov	r2, r0
   11c7c:	movw	r0, #14320	; 0x37f0
   11c80:	mov	r1, #1
   11c84:	movt	r0, #4
   11c88:	ldr	r3, [r0]
   11c8c:	mov	r0, r5
   11c90:	bl	11798 <__fprintf_chk@plt>
   11c94:	mov	r0, r4
   11c98:	bl	116f0 <exit@plt>
   11c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ca0:	add	fp, sp, #28
   11ca4:	sub	sp, sp, #76	; 0x4c
   11ca8:	mov	r8, r0
   11cac:	ldr	r0, [r1]
   11cb0:	mov	r9, r1
   11cb4:	bl	15e14 <ftello64@plt+0x458c>
   11cb8:	movw	r1, #6672	; 0x1a10
   11cbc:	mov	r0, #6
   11cc0:	movt	r1, #3
   11cc4:	bl	117e0 <setlocale@plt>
   11cc8:	movw	r6, #7858	; 0x1eb2
   11ccc:	movw	r1, #7749	; 0x1e45
   11cd0:	movt	r6, #3
   11cd4:	movt	r1, #3
   11cd8:	mov	r0, r6
   11cdc:	bl	11840 <bindtextdomain@plt>
   11ce0:	mov	r0, r6
   11ce4:	bl	115e8 <textdomain@plt>
   11ce8:	movw	r0, #23188	; 0x5a94
   11cec:	movt	r0, #1
   11cf0:	bl	31810 <ftello64@plt+0x1ff88>
   11cf4:	movw	r6, #7773	; 0x1e5d
   11cf8:	movw	r4, #8752	; 0x2230
   11cfc:	movw	r7, #12776	; 0x31e8
   11d00:	movw	sl, #12668	; 0x317c
   11d04:	mov	r5, #0
   11d08:	movt	r6, #3
   11d0c:	movt	r4, #3
   11d10:	movt	r7, #4
   11d14:	movt	sl, #4
   11d18:	mov	r0, r8
   11d1c:	mov	r1, r9
   11d20:	mov	r2, r6
   11d24:	mov	r3, r4
   11d28:	str	r5, [sp]
   11d2c:	bl	116d8 <getopt_long@plt>
   11d30:	add	r0, r0, #3
   11d34:	cmp	r0, #122	; 0x7a
   11d38:	bhi	14674 <ftello64@plt+0x2dec>
   11d3c:	add	r1, pc, #0
   11d40:	ldr	pc, [r1, r0, lsl #2]
   11d44:	andeq	r4, r1, ip, ror r6
   11d48:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11d4c:	andeq	r2, r1, r0, lsl #3
   11d50:	andeq	r4, r1, r4, ror r6
   11d54:	andeq	r4, r1, r4, ror r6
   11d58:	andeq	r4, r1, r4, ror r6
   11d5c:	andeq	r4, r1, r4, ror r6
   11d60:	andeq	r4, r1, r4, ror r6
   11d64:	andeq	r4, r1, r4, ror r6
   11d68:	andeq	r4, r1, r4, ror r6
   11d6c:	andeq	r4, r1, r4, ror r6
   11d70:	andeq	r4, r1, r4, ror r6
   11d74:	andeq	r4, r1, r4, ror r6
   11d78:	andeq	r1, r1, r0, lsr pc
   11d7c:	andeq	r4, r1, r4, ror r6
   11d80:	andeq	r4, r1, r4, ror r6
   11d84:	andeq	r4, r1, r4, ror r6
   11d88:	andeq	r4, r1, r4, ror r6
   11d8c:	andeq	r4, r1, r4, ror r6
   11d90:	andeq	r4, r1, r4, ror r6
   11d94:	andeq	r4, r1, r4, ror r6
   11d98:	andeq	r4, r1, r4, ror r6
   11d9c:	andeq	r4, r1, r4, ror r6
   11da0:	andeq	r4, r1, r4, ror r6
   11da4:	andeq	r4, r1, r4, ror r6
   11da8:	andeq	r4, r1, r4, ror r6
   11dac:	andeq	r4, r1, r4, ror r6
   11db0:	andeq	r4, r1, r4, ror r6
   11db4:	andeq	r4, r1, r4, ror r6
   11db8:	andeq	r4, r1, r4, ror r6
   11dbc:	andeq	r4, r1, r4, ror r6
   11dc0:	andeq	r4, r1, r4, ror r6
   11dc4:	andeq	r4, r1, r4, ror r6
   11dc8:	andeq	r4, r1, r4, ror r6
   11dcc:	andeq	r4, r1, r4, ror r6
   11dd0:	andeq	r4, r1, r4, ror r6
   11dd4:	andeq	r4, r1, r4, ror r6
   11dd8:	andeq	r4, r1, r4, ror r6
   11ddc:	andeq	r4, r1, r4, ror r6
   11de0:	andeq	r4, r1, r4, ror r6
   11de4:	andeq	r4, r1, r4, ror r6
   11de8:	andeq	r4, r1, r4, ror r6
   11dec:	andeq	r4, r1, r4, ror r6
   11df0:	andeq	r4, r1, r4, ror r6
   11df4:	andeq	r4, r1, r4, ror r6
   11df8:	andeq	r4, r1, r4, ror r6
   11dfc:	andeq	r4, r1, r4, ror r6
   11e00:	andeq	r4, r1, r4, ror r6
   11e04:	andeq	r4, r1, r4, ror r6
   11e08:	andeq	r4, r1, r4, ror r6
   11e0c:	andeq	r4, r1, r4, ror r6
   11e10:	andeq	r4, r1, r4, ror r6
   11e14:	andeq	r4, r1, r4, ror r6
   11e18:	andeq	r4, r1, r4, ror r6
   11e1c:	andeq	r4, r1, r4, ror r6
   11e20:	andeq	r4, r1, r4, ror r6
   11e24:	andeq	r4, r1, r4, ror r6
   11e28:	andeq	r4, r1, r4, ror r6
   11e2c:	andeq	r4, r1, r4, ror r6
   11e30:	andeq	r4, r1, r4, ror r6
   11e34:	andeq	r4, r1, r4, ror r6
   11e38:	andeq	r4, r1, r4, ror r6
   11e3c:	andeq	r4, r1, r4, ror r6
   11e40:	andeq	r4, r1, r4, ror r6
   11e44:	andeq	r4, r1, r4, ror r6
   11e48:	andeq	r4, r1, r4, ror r6
   11e4c:	andeq	r4, r1, r4, ror r6
   11e50:	andeq	r4, r1, r4, ror r6
   11e54:	andeq	r2, r1, r8, asr #1
   11e58:	andeq	r4, r1, r4, ror r6
   11e5c:	andeq	r4, r1, r4, ror r6
   11e60:	andeq	r4, r1, r4, ror r6
   11e64:	andeq	r4, r1, r4, ror r6
   11e68:	andeq	r2, r1, r4, lsl #2
   11e6c:	andeq	r2, r1, ip, lsl r1
   11e70:	andeq	r4, r1, r4, ror r6
   11e74:	andeq	r4, r1, r4, ror r6
   11e78:	andeq	r4, r1, r4, ror r6
   11e7c:	andeq	r4, r1, r4, ror r6
   11e80:	andeq	r4, r1, r4, ror r6
   11e84:	strheq	r2, [r1], -r4
   11e88:	andeq	r4, r1, r4, ror r6
   11e8c:	ldrdeq	r2, [r1], -ip
   11e90:	andeq	r4, r1, r4, ror r6
   11e94:	andeq	r4, r1, r4, ror r6
   11e98:	strdeq	r2, [r1], -r0
   11e9c:	andeq	r1, r1, r0, lsr #31
   11ea0:	andeq	r2, r1, r0, lsr r1
   11ea4:	andeq	r4, r1, r4, ror r6
   11ea8:	andeq	r4, r1, r4, ror r6
   11eac:	andeq	r1, r1, ip, asr #31
   11eb0:	andeq	r4, r1, r4, ror r6
   11eb4:	andeq	r4, r1, r4, ror r6
   11eb8:	andeq	r4, r1, r4, ror r6
   11ebc:	andeq	r4, r1, r4, ror r6
   11ec0:	andeq	r4, r1, r4, ror r6
   11ec4:	andeq	r4, r1, r4, ror r6
   11ec8:	andeq	r4, r1, r4, ror r6
   11ecc:	andeq	r4, r1, r4, ror r6
   11ed0:	andeq	r4, r1, r4, ror r6
   11ed4:	andeq	r4, r1, r4, ror r6
   11ed8:	andeq	r2, r1, r4, asr #2
   11edc:	andeq	r4, r1, r4, ror r6
   11ee0:	andeq	r4, r1, r4, ror r6
   11ee4:	andeq	r4, r1, r4, ror r6
   11ee8:	andeq	r1, r1, ip, lsl #31
   11eec:	andeq	r2, r1, r4
   11ef0:	andeq	r4, r1, r4, ror r6
   11ef4:	andeq	r2, r1, r8, asr r1
   11ef8:	andeq	r4, r1, r4, ror r6
   11efc:	andeq	r4, r1, r4, ror r6
   11f00:	andeq	r4, r1, r4, ror r6
   11f04:	andeq	r4, r1, r4, ror r6
   11f08:	andeq	r4, r1, r4, ror r6
   11f0c:			; <UNDEFINED> instruction: 0x00011fb8
   11f10:	andeq	r4, r1, r4, ror r6
   11f14:	andeq	r4, r1, r4, ror r6
   11f18:	andeq	r2, r1, ip, ror #2
   11f1c:	andeq	r4, r1, r4, ror r6
   11f20:	andeq	r1, r1, r8, lsl sp
   11f24:	andeq	r4, r1, r4, ror r6
   11f28:	andeq	r4, r1, r4, ror r6
   11f2c:	andeq	r2, r1, ip, asr r0
   11f30:	ldr	r0, [sl]
   11f34:	mov	r2, #4
   11f38:	mov	r5, r9
   11f3c:	movw	r9, #9056	; 0x2360
   11f40:	ldr	r1, [r7]
   11f44:	str	r2, [sp]
   11f48:	movw	r2, #9064	; 0x2368
   11f4c:	movt	r9, #3
   11f50:	movt	r2, #3
   11f54:	mov	r3, r9
   11f58:	str	r0, [sp, #4]
   11f5c:	mov	r0, #1
   11f60:	str	r0, [sp, #8]
   11f64:	movw	r0, #7845	; 0x1ea5
   11f68:	movt	r0, #3
   11f6c:	bl	158c0 <ftello64@plt+0x4038>
   11f70:	ldr	r0, [r9, r0, lsl #2]
   11f74:	movw	r1, #14136	; 0x3738
   11f78:	mov	r9, r5
   11f7c:	mov	r5, #0
   11f80:	movt	r1, #4
   11f84:	str	r0, [r1, #24]
   11f88:	b	11d18 <ftello64@plt+0x490>
   11f8c:	movw	r0, #14136	; 0x3738
   11f90:	mov	r1, #1
   11f94:	movt	r0, #4
   11f98:	strb	r1, [r0, #1]
   11f9c:	b	11d18 <ftello64@plt+0x490>
   11fa0:	ldr	r0, [r7]
   11fa4:	movw	r1, #12784	; 0x31f0
   11fa8:	movt	r1, #4
   11fac:	str	r0, [r1]
   11fb0:	bl	1478c <ftello64@plt+0x2f04>
   11fb4:	b	11d18 <ftello64@plt+0x490>
   11fb8:	ldr	r0, [r7]
   11fbc:	movw	r1, #14136	; 0x3738
   11fc0:	movt	r1, #4
   11fc4:	str	r0, [r1, #20]
   11fc8:	b	11d18 <ftello64@plt+0x490>
   11fcc:	ldr	r0, [r7]
   11fd0:	movw	r1, #13076	; 0x3314
   11fd4:	movt	r1, #4
   11fd8:	str	r0, [r1]
   11fdc:	bl	1478c <ftello64@plt+0x2f04>
   11fe0:	movw	r0, #13076	; 0x3314
   11fe4:	movt	r0, #4
   11fe8:	ldr	r0, [r0]
   11fec:	ldrb	r0, [r0]
   11ff0:	cmp	r0, #0
   11ff4:	movweq	r0, #13076	; 0x3314
   11ff8:	movteq	r0, #4
   11ffc:	streq	r5, [r0]
   12000:	b	11d18 <ftello64@plt+0x490>
   12004:	movw	r1, #6672	; 0x1a10
   12008:	ldr	r0, [r7]
   1200c:	mov	r2, #0
   12010:	add	r3, sp, #48	; 0x30
   12014:	movt	r1, #3
   12018:	str	r1, [sp]
   1201c:	mov	r1, #0
   12020:	bl	2de10 <ftello64@plt+0x1c588>
   12024:	ldr	r1, [sp, #48]	; 0x30
   12028:	ldr	r3, [sp, #52]	; 0x34
   1202c:	subs	r2, r1, #1
   12030:	sbc	r3, r3, #0
   12034:	cmp	r0, #0
   12038:	bne	146dc <ftello64@plt+0x2e54>
   1203c:	mvn	r0, #-2147483648	; 0x80000000
   12040:	subs	r0, r2, r0
   12044:	sbcs	r0, r3, #0
   12048:	bcs	146dc <ftello64@plt+0x2e54>
   1204c:	movw	r0, #12648	; 0x3168
   12050:	movt	r0, #4
   12054:	str	r1, [r0]
   12058:	b	11d18 <ftello64@plt+0x490>
   1205c:	movw	r1, #6672	; 0x1a10
   12060:	ldr	r0, [r7]
   12064:	mov	r2, #0
   12068:	add	r3, sp, #48	; 0x30
   1206c:	movt	r1, #3
   12070:	str	r1, [sp]
   12074:	mov	r1, #0
   12078:	bl	2de10 <ftello64@plt+0x1c588>
   1207c:	ldr	r1, [sp, #48]	; 0x30
   12080:	ldr	r3, [sp, #52]	; 0x34
   12084:	subs	r2, r1, #1
   12088:	sbc	r3, r3, #0
   1208c:	cmp	r0, #0
   12090:	bne	146e8 <ftello64@plt+0x2e60>
   12094:	mvn	r0, #-2147483648	; 0x80000000
   12098:	subs	r0, r2, r0
   1209c:	sbcs	r0, r3, #0
   120a0:	bcs	146e8 <ftello64@plt+0x2e60>
   120a4:	movw	r0, #12648	; 0x3168
   120a8:	movt	r0, #4
   120ac:	str	r1, [r0, #4]
   120b0:	b	11d18 <ftello64@plt+0x490>
   120b4:	ldr	r0, [r7]
   120b8:	movw	r1, #12648	; 0x3168
   120bc:	movt	r1, #4
   120c0:	str	r0, [r1, #12]
   120c4:	b	11d18 <ftello64@plt+0x490>
   120c8:	movw	r0, #14136	; 0x3738
   120cc:	mov	r1, #1
   120d0:	movt	r0, #4
   120d4:	strb	r1, [r0, #3]
   120d8:	b	11d18 <ftello64@plt+0x490>
   120dc:	movw	r0, #14136	; 0x3738
   120e0:	mov	r1, #2
   120e4:	movt	r0, #4
   120e8:	str	r1, [r0, #24]
   120ec:	b	11d18 <ftello64@plt+0x490>
   120f0:	movw	r0, #14136	; 0x3738
   120f4:	mov	r1, #1
   120f8:	movt	r0, #4
   120fc:	strb	r1, [r0, #4]
   12100:	b	11d18 <ftello64@plt+0x490>
   12104:	ldr	r0, [r7]
   12108:	movw	r1, #12648	; 0x3168
   1210c:	movt	r1, #4
   12110:	str	r0, [r1, #8]
   12114:	bl	1478c <ftello64@plt+0x2f04>
   12118:	b	11d18 <ftello64@plt+0x490>
   1211c:	movw	r0, #14136	; 0x3738
   12120:	mov	r1, #1
   12124:	movt	r0, #4
   12128:	strb	r1, [r0]
   1212c:	b	11d18 <ftello64@plt+0x490>
   12130:	movw	r0, #14136	; 0x3738
   12134:	mov	r1, #3
   12138:	movt	r0, #4
   1213c:	str	r1, [r0, #24]
   12140:	b	11d18 <ftello64@plt+0x490>
   12144:	ldr	r0, [r7]
   12148:	movw	r1, #14136	; 0x3738
   1214c:	movt	r1, #4
   12150:	str	r0, [r1, #12]
   12154:	b	11d18 <ftello64@plt+0x490>
   12158:	ldr	r0, [r7]
   1215c:	movw	r1, #14136	; 0x3738
   12160:	movt	r1, #4
   12164:	str	r0, [r1, #16]
   12168:	b	11d18 <ftello64@plt+0x490>
   1216c:	movw	r0, #14136	; 0x3738
   12170:	mov	r1, #1
   12174:	movt	r0, #4
   12178:	strb	r1, [r0, #2]
   1217c:	b	11d18 <ftello64@plt+0x490>
   12180:	movw	r0, #12752	; 0x31d0
   12184:	movt	r0, #4
   12188:	ldr	r0, [r0]
   1218c:	cmp	r0, r8
   12190:	bne	121f8 <ftello64@plt+0x970>
   12194:	mov	r0, #4
   12198:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   1219c:	movw	r5, #14136	; 0x3738
   121a0:	movt	r5, #4
   121a4:	str	r0, [r5, #28]
   121a8:	mov	r0, #8
   121ac:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   121b0:	str	r0, [r5, #32]
   121b4:	mov	r0, #8
   121b8:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   121bc:	mov	r1, #1
   121c0:	str	r0, [r5, #36]	; 0x24
   121c4:	str	r1, [r5, #40]	; 0x28
   121c8:	mov	r1, #0
   121cc:	ldr	r0, [r5, #28]
   121d0:	str	r1, [r0]
   121d4:	ldr	r0, [r5, #24]
   121d8:	cmp	r0, #0
   121dc:	bne	123b4 <ftello64@plt+0xb2c>
   121e0:	ldrb	r0, [r5]
   121e4:	mov	r1, #1
   121e8:	cmp	r0, #0
   121ec:	movwne	r1, #2
   121f0:	str	r1, [r5, #24]
   121f4:	b	123b4 <ftello64@plt+0xb2c>
   121f8:	movw	r6, #14136	; 0x3738
   121fc:	movt	r6, #4
   12200:	ldrb	r1, [r6]
   12204:	cmp	r1, #0
   12208:	beq	12270 <ftello64@plt+0x9e8>
   1220c:	mov	r0, #1
   12210:	str	r0, [r6, #40]	; 0x28
   12214:	mov	r0, #4
   12218:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   1221c:	str	r0, [r6, #28]
   12220:	mov	r0, #8
   12224:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   12228:	str	r0, [r6, #32]
   1222c:	mov	r0, #8
   12230:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   12234:	str	r0, [r6, #36]	; 0x24
   12238:	movw	r0, #12752	; 0x31d0
   1223c:	movt	r0, #4
   12240:	ldr	r7, [r0]
   12244:	ldr	r6, [r9, r7, lsl #2]
   12248:	ldrb	r0, [r6]
   1224c:	cmp	r0, #0
   12250:	beq	12330 <ftello64@plt+0xaa8>
   12254:	movw	r1, #9336	; 0x2478
   12258:	mov	r0, r6
   1225c:	movt	r1, #3
   12260:	bl	11510 <strcmp@plt>
   12264:	cmp	r0, #0
   12268:	movne	r0, r6
   1226c:	b	12334 <ftello64@plt+0xaac>
   12270:	sub	r0, r8, r0
   12274:	mov	r1, #4
   12278:	str	r0, [r6, #40]	; 0x28
   1227c:	bl	2d8b4 <ftello64@plt+0x1c02c>
   12280:	str	r0, [r6, #28]
   12284:	mov	r1, #8
   12288:	ldr	r0, [r6, #40]	; 0x28
   1228c:	bl	2d8b4 <ftello64@plt+0x1c02c>
   12290:	str	r0, [r6, #32]
   12294:	mov	r1, #8
   12298:	ldr	r0, [r6, #40]	; 0x28
   1229c:	bl	2d8b4 <ftello64@plt+0x1c02c>
   122a0:	str	r0, [r6, #36]	; 0x24
   122a4:	mov	r5, r6
   122a8:	ldr	sl, [r6, #40]	; 0x28
   122ac:	cmp	sl, #1
   122b0:	blt	123a8 <ftello64@plt+0xb20>
   122b4:	movw	r0, #12752	; 0x31d0
   122b8:	mov	r6, #0
   122bc:	movt	r0, #4
   122c0:	ldr	r0, [r0]
   122c4:	add	r7, r9, r0, lsl #2
   122c8:	movw	r9, #9336	; 0x2478
   122cc:	add	r4, r0, #1
   122d0:	movt	r9, #3
   122d4:	b	12304 <ftello64@plt+0xa7c>
   122d8:	movw	r5, #14136	; 0x3738
   122dc:	movt	r5, #4
   122e0:	ldr	r1, [r5, #28]
   122e4:	str	r0, [r1, r6, lsl #2]
   122e8:	movw	r1, #12752	; 0x31d0
   122ec:	add	r0, r4, r6
   122f0:	add	r6, r6, #1
   122f4:	movt	r1, #4
   122f8:	cmp	r6, sl
   122fc:	str	r0, [r1]
   12300:	bge	123a8 <ftello64@plt+0xb20>
   12304:	ldr	r5, [r7, r6, lsl #2]
   12308:	ldrb	r0, [r5]
   1230c:	cmp	r0, #0
   12310:	mov	r0, #0
   12314:	beq	122d8 <ftello64@plt+0xa50>
   12318:	mov	r0, r5
   1231c:	mov	r1, r9
   12320:	bl	11510 <strcmp@plt>
   12324:	cmp	r0, #0
   12328:	movne	r0, r5
   1232c:	b	122d8 <ftello64@plt+0xa50>
   12330:	mov	r0, #0
   12334:	movw	r1, #14136	; 0x3738
   12338:	movt	r1, #4
   1233c:	ldr	r1, [r1, #28]
   12340:	str	r0, [r1]
   12344:	movw	r1, #12752	; 0x31d0
   12348:	add	r0, r7, #1
   1234c:	movt	r1, #4
   12350:	cmp	r0, r8
   12354:	str	r0, [r1]
   12358:	bge	12398 <ftello64@plt+0xb10>
   1235c:	movw	r1, #12772	; 0x31e4
   12360:	ldr	r0, [r9, r0, lsl #2]
   12364:	movt	r1, #4
   12368:	ldr	r2, [r1]
   1236c:	movw	r1, #7895	; 0x1ed7
   12370:	movt	r1, #3
   12374:	bl	15ba8 <ftello64@plt+0x4320>
   12378:	cmp	r0, #0
   1237c:	beq	14750 <ftello64@plt+0x2ec8>
   12380:	movw	r0, #12752	; 0x31d0
   12384:	movt	r0, #4
   12388:	mov	r1, r0
   1238c:	ldr	r0, [r0]
   12390:	add	r0, r0, #1
   12394:	str	r0, [r1]
   12398:	movw	r5, #14136	; 0x3738
   1239c:	cmp	r0, r8
   123a0:	movt	r5, #4
   123a4:	blt	14708 <ftello64@plt+0x2e80>
   123a8:	ldr	r0, [r5, #24]
   123ac:	cmp	r0, #0
   123b0:	beq	121e0 <ftello64@plt+0x958>
   123b4:	ldrb	r0, [r5, #1]
   123b8:	movw	r8, #12648	; 0x3168
   123bc:	movw	sl, #13076	; 0x3314
   123c0:	movw	r6, #12784	; 0x31f0
   123c4:	movt	r8, #4
   123c8:	movt	sl, #4
   123cc:	movt	r6, #4
   123d0:	cmp	r0, #1
   123d4:	bne	12414 <ftello64@plt+0xb8c>
   123d8:	mov	r4, #0
   123dc:	bl	116b4 <__ctype_toupper_loc@plt>
   123e0:	movw	r1, #13368	; 0x3438
   123e4:	movt	r1, #4
   123e8:	ldr	r2, [r0]
   123ec:	mov	r3, r1
   123f0:	ldr	r2, [r2, r4, lsl #2]
   123f4:	strb	r2, [r3, r4]!
   123f8:	ldr	r2, [r0]
   123fc:	add	r2, r2, r4, lsl #2
   12400:	add	r4, r4, #2
   12404:	cmp	r4, #256	; 0x100
   12408:	ldr	r2, [r2, #4]
   1240c:	strb	r2, [r3, #1]
   12410:	bne	123e8 <ftello64@plt+0xb60>
   12414:	ldr	r0, [r6]
   12418:	cmp	r0, #0
   1241c:	beq	12480 <ftello64@plt+0xbf8>
   12420:	ldrb	r0, [r0]
   12424:	cmp	r0, #0
   12428:	bne	124b0 <ftello64@plt+0xc28>
   1242c:	mov	r0, #0
   12430:	str	r0, [r6]
   12434:	ldr	r0, [sl]
   12438:	cmp	r0, #0
   1243c:	bne	124c8 <ftello64@plt+0xc40>
   12440:	ldr	r0, [r5, #12]
   12444:	cmp	r0, #0
   12448:	bne	124e0 <ftello64@plt+0xc58>
   1244c:	ldrb	r0, [r5]
   12450:	cmp	r0, #0
   12454:	beq	131f8 <ftello64@plt+0x1970>
   12458:	movw	r4, #13624	; 0x3538
   1245c:	mov	r1, #1
   12460:	mov	r2, #256	; 0x100
   12464:	movt	r4, #4
   12468:	mov	r0, r4
   1246c:	bl	11768 <memset@plt>
   12470:	mov	r0, #0
   12474:	strb	r0, [r4, #32]
   12478:	strh	r0, [r4, #9]
   1247c:	b	12540 <ftello64@plt+0xcb8>
   12480:	ldrb	r0, [r5]
   12484:	cmp	r0, #0
   12488:	bne	12498 <ftello64@plt+0xc10>
   1248c:	ldrb	r0, [r5, #2]
   12490:	cmp	r0, #1
   12494:	bne	124a4 <ftello64@plt+0xc1c>
   12498:	movw	r0, #6671	; 0x1a0f
   1249c:	movt	r0, #3
   124a0:	b	124ac <ftello64@plt+0xc24>
   124a4:	movw	r0, #8563	; 0x2173
   124a8:	movt	r0, #3
   124ac:	str	r0, [r6]
   124b0:	movw	r0, #12784	; 0x31f0
   124b4:	movt	r0, #4
   124b8:	bl	14e28 <ftello64@plt+0x35a0>
   124bc:	ldr	r0, [sl]
   124c0:	cmp	r0, #0
   124c4:	beq	12440 <ftello64@plt+0xbb8>
   124c8:	movw	r0, #13076	; 0x3314
   124cc:	movt	r0, #4
   124d0:	bl	14e28 <ftello64@plt+0x35a0>
   124d4:	ldr	r0, [r5, #12]
   124d8:	cmp	r0, #0
   124dc:	beq	12540 <ftello64@plt+0xcb8>
   124e0:	add	r1, sp, #48	; 0x30
   124e4:	bl	14d34 <ftello64@plt+0x34ac>
   124e8:	movw	r4, #13624	; 0x3538
   124ec:	mov	r1, #1
   124f0:	mov	r2, #256	; 0x100
   124f4:	movt	r4, #4
   124f8:	mov	r0, r4
   124fc:	bl	11768 <memset@plt>
   12500:	ldr	r0, [sp, #48]	; 0x30
   12504:	ldr	r1, [sp, #52]	; 0x34
   12508:	cmp	r0, r1
   1250c:	bcs	12528 <ftello64@plt+0xca0>
   12510:	mov	r2, #0
   12514:	mov	r3, r0
   12518:	ldrb	r7, [r3], #1
   1251c:	cmp	r1, r3
   12520:	strb	r2, [r4, r7]
   12524:	bne	12518 <ftello64@plt+0xc90>
   12528:	ldrb	r1, [r5]
   1252c:	cmp	r1, #1
   12530:	moveq	r1, #0
   12534:	strheq	r1, [r4, #9]
   12538:	strbeq	r1, [r4, #32]
   1253c:	bl	15b80 <ftello64@plt+0x42f8>
   12540:	ldr	r0, [r5, #16]
   12544:	movw	r9, #14256	; 0x37b0
   12548:	movt	r9, #4
   1254c:	cmp	r0, #0
   12550:	beq	1256c <ftello64@plt+0xce4>
   12554:	add	r1, r9, #8
   12558:	bl	14bd4 <ftello64@plt+0x334c>
   1255c:	ldr	r0, [r9, #16]
   12560:	cmp	r0, #0
   12564:	moveq	r0, #0
   12568:	streq	r0, [r5, #16]
   1256c:	ldr	r0, [r5, #20]
   12570:	cmp	r0, #0
   12574:	beq	12590 <ftello64@plt+0xd08>
   12578:	add	r1, r9, #20
   1257c:	bl	14bd4 <ftello64@plt+0x334c>
   12580:	ldr	r0, [r9, #28]
   12584:	cmp	r0, #0
   12588:	moveq	r0, #0
   1258c:	streq	r0, [r5, #20]
   12590:	mov	r4, #0
   12594:	str	r4, [r5, #80]	; 0x50
   12598:	str	r4, [r5, #84]	; 0x54
   1259c:	str	r4, [r5, #72]	; 0x48
   125a0:	str	r4, [r5, #44]	; 0x2c
   125a4:	str	r4, [r5, #48]	; 0x30
   125a8:	ldr	r0, [r5, #40]	; 0x28
   125ac:	cmp	r0, #1
   125b0:	bge	125f0 <ftello64@plt+0xd68>
   125b4:	b	12c70 <ftello64@plt+0x13e8>
   125b8:	movw	r5, #14136	; 0x3738
   125bc:	ldr	r4, [sp, #28]
   125c0:	movt	r5, #4
   125c4:	ldrd	r2, [r5, #80]	; 0x50
   125c8:	ldr	r0, [r5, #32]
   125cc:	adds	r2, r2, #1
   125d0:	adc	r3, r3, #0
   125d4:	strd	r2, [r5, #80]	; 0x50
   125d8:	str	r2, [r0, r4, lsl #3]!
   125dc:	add	r4, r4, #1
   125e0:	str	r3, [r0, #4]
   125e4:	ldr	r0, [r5, #40]	; 0x28
   125e8:	cmp	r4, r0
   125ec:	bge	12c48 <ftello64@plt+0x13c0>
   125f0:	ldr	r0, [r5, #28]
   125f4:	ldr	r1, [r5, #36]	; 0x24
   125f8:	ldr	r0, [r0, r4, lsl #2]
   125fc:	add	r1, r1, r4, lsl #3
   12600:	bl	14d34 <ftello64@plt+0x34ac>
   12604:	ldr	r1, [r5, #36]	; 0x24
   12608:	mov	r0, r5
   1260c:	ldrb	r0, [r0, #2]
   12610:	ldr	r7, [r1, r4, lsl #3]!
   12614:	cmp	r0, #1
   12618:	ldr	r5, [r1, #4]!
   1261c:	str	r1, [sp, #44]	; 0x2c
   12620:	mov	r1, #0
   12624:	mov	r8, r7
   12628:	bne	126c0 <ftello64@plt+0xe38>
   1262c:	cmp	r7, r5
   12630:	mov	r8, r7
   12634:	bcs	12680 <ftello64@plt+0xdf8>
   12638:	bl	116e4 <__ctype_b_loc@plt>
   1263c:	ldr	r0, [r0]
   12640:	mov	r8, r7
   12644:	ldrb	r1, [r8]
   12648:	add	r1, r0, r1, lsl #1
   1264c:	ldrb	r1, [r1, #1]
   12650:	tst	r1, #32
   12654:	bne	12680 <ftello64@plt+0xdf8>
   12658:	add	r8, r8, #1
   1265c:	cmp	r5, r8
   12660:	bne	12644 <ftello64@plt+0xdbc>
   12664:	sub	r1, r5, r7
   12668:	mov	r8, r5
   1266c:	cmp	r7, r5
   12670:	str	r1, [sp, #36]	; 0x24
   12674:	str	r4, [sp, #28]
   12678:	bcs	125b8 <ftello64@plt+0xd30>
   1267c:	b	126d0 <ftello64@plt+0xe48>
   12680:	sub	r1, r8, r7
   12684:	cmp	r8, r5
   12688:	bcs	126c0 <ftello64@plt+0xe38>
   1268c:	str	r1, [sp, #36]	; 0x24
   12690:	bl	116e4 <__ctype_b_loc@plt>
   12694:	ldr	r0, [r0]
   12698:	ldrb	r1, [r8]
   1269c:	add	r1, r0, r1, lsl #1
   126a0:	ldrb	r1, [r1, #1]
   126a4:	tst	r1, #32
   126a8:	beq	126bc <ftello64@plt+0xe34>
   126ac:	add	r8, r8, #1
   126b0:	cmp	r5, r8
   126b4:	bne	12698 <ftello64@plt+0xe10>
   126b8:	mov	r8, r5
   126bc:	ldr	r1, [sp, #36]	; 0x24
   126c0:	cmp	r7, r5
   126c4:	str	r1, [sp, #36]	; 0x24
   126c8:	str	r4, [sp, #28]
   126cc:	bcs	125b8 <ftello64@plt+0xd30>
   126d0:	str	r7, [sp, #40]	; 0x28
   126d4:	ldr	r0, [r6]
   126d8:	mov	r4, r7
   126dc:	cmp	r0, #0
   126e0:	bne	12710 <ftello64@plt+0xe88>
   126e4:	b	1275c <ftello64@plt+0xed4>
   126e8:	ldr	r0, [sp, #44]	; 0x2c
   126ec:	movw	r6, #12784	; 0x31f0
   126f0:	movt	r6, #4
   126f4:	ldr	r5, [r0]
   126f8:	cmp	r7, r5
   126fc:	bcs	125b8 <ftello64@plt+0xd30>
   12700:	ldr	r0, [r6]
   12704:	mov	r4, r7
   12708:	cmp	r0, #0
   1270c:	beq	1275c <ftello64@plt+0xed4>
   12710:	add	r0, r9, #32
   12714:	sub	r2, r5, r4
   12718:	mov	r1, r4
   1271c:	mov	r3, #0
   12720:	str	r0, [sp, #4]
   12724:	add	r0, r6, #4
   12728:	str	r2, [sp]
   1272c:	bl	1e004 <ftello64@plt+0xc77c>
   12730:	cmn	r0, #1
   12734:	mov	r7, r5
   12738:	beq	12760 <ftello64@plt+0xed8>
   1273c:	cmp	r0, #0
   12740:	beq	14640 <ftello64@plt+0x2db8>
   12744:	cmn	r0, #2
   12748:	beq	1463c <ftello64@plt+0x2db4>
   1274c:	ldr	r0, [r9, #40]	; 0x28
   12750:	ldr	r0, [r0]
   12754:	add	r7, r4, r0
   12758:	b	12760 <ftello64@plt+0xed8>
   1275c:	mov	r7, r5
   12760:	mov	r1, r7
   12764:	mov	r5, r1
   12768:	cmp	r1, r4
   1276c:	bls	12790 <ftello64@plt+0xf08>
   12770:	bl	116e4 <__ctype_b_loc@plt>
   12774:	mov	r1, r5
   12778:	ldr	r0, [r0]
   1277c:	ldrb	r2, [r1, #-1]!
   12780:	add	r0, r0, r2, lsl #1
   12784:	ldrb	r0, [r0, #1]
   12788:	tst	r0, #32
   1278c:	bne	12764 <ftello64@plt+0xedc>
   12790:	movw	r3, #13624	; 0x3538
   12794:	mov	r9, r4
   12798:	movt	r3, #4
   1279c:	mov	r6, r9
   127a0:	movw	r9, #14256	; 0x37b0
   127a4:	movt	r9, #4
   127a8:	ldr	r0, [sl]
   127ac:	cmp	r0, #0
   127b0:	beq	12824 <ftello64@plt+0xf9c>
   127b4:	add	r0, r9, #44	; 0x2c
   127b8:	sub	r2, r5, r6
   127bc:	mov	r1, r6
   127c0:	mov	r3, #0
   127c4:	str	r0, [sp, #4]
   127c8:	add	r0, sl, #4
   127cc:	str	r2, [sp]
   127d0:	bl	1e004 <ftello64@plt+0xc77c>
   127d4:	movw	r3, #13624	; 0x3538
   127d8:	cmn	r0, #1
   127dc:	movt	r3, #4
   127e0:	beq	126e8 <ftello64@plt+0xe60>
   127e4:	cmn	r0, #2
   127e8:	beq	1463c <ftello64@plt+0x2db4>
   127ec:	ldr	r0, [r9, #48]	; 0x30
   127f0:	ldr	r1, [r9, #52]	; 0x34
   127f4:	ldr	r1, [r1]
   127f8:	ldr	r0, [r0]
   127fc:	add	r9, r6, r1
   12800:	add	r6, r6, r0
   12804:	cmp	r9, r6
   12808:	bne	12884 <ftello64@plt+0xffc>
   1280c:	movw	r9, #14256	; 0x37b0
   12810:	movt	r9, #4
   12814:	add	r6, r6, #1
   12818:	ldr	r0, [sl]
   1281c:	cmp	r0, #0
   12820:	bne	127b4 <ftello64@plt+0xf2c>
   12824:	cmp	r6, r5
   12828:	bcs	1284c <ftello64@plt+0xfc4>
   1282c:	ldrb	r0, [r6]
   12830:	ldrb	r0, [r3, r0]
   12834:	cmp	r0, #0
   12838:	bne	1284c <ftello64@plt+0xfc4>
   1283c:	add	r6, r6, #1
   12840:	cmp	r5, r6
   12844:	bne	1282c <ftello64@plt+0xfa4>
   12848:	b	126e8 <ftello64@plt+0xe60>
   1284c:	cmp	r6, r5
   12850:	beq	126e8 <ftello64@plt+0xe60>
   12854:	bcs	12814 <ftello64@plt+0xf8c>
   12858:	mov	r9, r6
   1285c:	ldrb	r0, [r9]
   12860:	ldrb	r0, [r3, r0]
   12864:	cmp	r0, #0
   12868:	beq	12804 <ftello64@plt+0xf7c>
   1286c:	add	r9, r9, #1
   12870:	cmp	r5, r9
   12874:	bne	1285c <ftello64@plt+0xfd4>
   12878:	mov	r9, r5
   1287c:	cmp	r9, r6
   12880:	beq	1280c <ftello64@plt+0xf84>
   12884:	movw	r2, #14136	; 0x3738
   12888:	sub	r0, r9, r6
   1288c:	str	r6, [sp, #48]	; 0x30
   12890:	movt	r2, #4
   12894:	str	r0, [sp, #52]	; 0x34
   12898:	ldr	r1, [r2, #44]	; 0x2c
   1289c:	cmp	r0, r1
   128a0:	strgt	r0, [r2, #44]	; 0x2c
   128a4:	ldrb	r0, [r2, #2]
   128a8:	cmp	r0, #1
   128ac:	bne	12978 <ftello64@plt+0x10f0>
   128b0:	cmp	r8, r6
   128b4:	bcs	12970 <ftello64@plt+0x10e8>
   128b8:	str	r7, [sp, #32]
   128bc:	ldrb	r0, [r8]
   128c0:	cmp	r0, #10
   128c4:	beq	128e0 <ftello64@plt+0x1058>
   128c8:	add	r8, r8, #1
   128cc:	cmp	r8, r6
   128d0:	bcs	12970 <ftello64@plt+0x10e8>
   128d4:	ldrb	r0, [r8]
   128d8:	cmp	r0, #10
   128dc:	bne	128c8 <ftello64@plt+0x1040>
   128e0:	movw	r0, #14136	; 0x3738
   128e4:	add	r7, r8, #1
   128e8:	movt	r0, #4
   128ec:	mov	r8, r7
   128f0:	str	r7, [sp, #40]	; 0x28
   128f4:	mov	r2, r0
   128f8:	ldrd	r0, [r0, #80]	; 0x50
   128fc:	adds	r0, r0, #1
   12900:	adc	r1, r1, #0
   12904:	strd	r0, [r2, #80]	; 0x50
   12908:	ldr	r0, [sp, #44]	; 0x2c
   1290c:	ldr	sl, [r0]
   12910:	cmp	r7, sl
   12914:	bcs	12954 <ftello64@plt+0x10cc>
   12918:	bl	116e4 <__ctype_b_loc@plt>
   1291c:	ldr	r0, [r0]
   12920:	mov	r8, r7
   12924:	ldrb	r1, [r8]
   12928:	add	r1, r0, r1, lsl #1
   1292c:	ldrb	r1, [r1, #1]
   12930:	tst	r1, #32
   12934:	bne	12948 <ftello64@plt+0x10c0>
   12938:	add	r8, r8, #1
   1293c:	cmp	sl, r8
   12940:	bne	12924 <ftello64@plt+0x109c>
   12944:	mov	r8, sl
   12948:	ldr	r7, [sp, #40]	; 0x28
   1294c:	movw	r3, #13624	; 0x3538
   12950:	movt	r3, #4
   12954:	sub	r0, r8, r7
   12958:	ldr	r7, [sp, #32]
   1295c:	movw	sl, #13076	; 0x3314
   12960:	str	r0, [sp, #36]	; 0x24
   12964:	movt	sl, #4
   12968:	cmp	r8, r6
   1296c:	bcc	128d4 <ftello64@plt+0x104c>
   12970:	cmp	r8, r6
   12974:	bhi	1279c <ftello64@plt+0xf14>
   12978:	movw	r0, #14136	; 0x3738
   1297c:	movt	r0, #4
   12980:	ldr	r0, [r0, #16]
   12984:	cmp	r0, #0
   12988:	beq	129b4 <ftello64@plt+0x112c>
   1298c:	movw	r0, #14256	; 0x37b0
   12990:	movt	r0, #4
   12994:	ldr	r1, [r0, #8]
   12998:	ldr	r2, [r0, #16]
   1299c:	add	r0, sp, #48	; 0x30
   129a0:	bl	14fc8 <ftello64@plt+0x3740>
   129a4:	movw	r3, #13624	; 0x3538
   129a8:	cmp	r0, #0
   129ac:	movt	r3, #4
   129b0:	bne	1279c <ftello64@plt+0xf14>
   129b4:	movw	r0, #14136	; 0x3738
   129b8:	movt	r0, #4
   129bc:	ldr	r0, [r0, #20]
   129c0:	cmp	r0, #0
   129c4:	beq	129f0 <ftello64@plt+0x1168>
   129c8:	movw	r0, #14256	; 0x37b0
   129cc:	movt	r0, #4
   129d0:	ldr	r1, [r0, #20]
   129d4:	ldr	r2, [r0, #28]
   129d8:	add	r0, sp, #48	; 0x30
   129dc:	bl	14fc8 <ftello64@plt+0x3740>
   129e0:	movw	r3, #13624	; 0x3538
   129e4:	cmp	r0, #0
   129e8:	movt	r3, #4
   129ec:	beq	1279c <ftello64@plt+0xf14>
   129f0:	movw	sl, #14136	; 0x3738
   129f4:	movt	sl, #4
   129f8:	ldr	r0, [sl, #52]	; 0x34
   129fc:	ldr	ip, [sl, #72]	; 0x48
   12a00:	cmp	ip, r0
   12a04:	bne	12a2c <ftello64@plt+0x11a4>
   12a08:	ldr	r0, [sl, #76]	; 0x4c
   12a0c:	add	r1, sl, #52	; 0x34
   12a10:	mov	r2, #32
   12a14:	bl	2d990 <ftello64@plt+0x1c108>
   12a18:	str	r0, [sl, #76]	; 0x4c
   12a1c:	movw	r3, #13624	; 0x3538
   12a20:	ldr	ip, [sl, #72]	; 0x48
   12a24:	movt	r3, #4
   12a28:	b	12a30 <ftello64@plt+0x11a8>
   12a2c:	ldr	r0, [sl, #76]	; 0x4c
   12a30:	add	r0, r0, ip, lsl #5
   12a34:	str	ip, [sp, #24]
   12a38:	str	r0, [sp, #20]
   12a3c:	ldrb	r0, [sl, #3]
   12a40:	cmp	r0, #1
   12a44:	bne	12b68 <ftello64@plt+0x12e0>
   12a48:	movw	sl, #13076	; 0x3314
   12a4c:	movt	sl, #4
   12a50:	cmp	r8, r6
   12a54:	bcs	12af0 <ftello64@plt+0x1268>
   12a58:	ldrb	r0, [r8]
   12a5c:	cmp	r0, #10
   12a60:	beq	12a74 <ftello64@plt+0x11ec>
   12a64:	add	r8, r8, #1
   12a68:	cmp	r8, r6
   12a6c:	bcc	12a58 <ftello64@plt+0x11d0>
   12a70:	b	12af0 <ftello64@plt+0x1268>
   12a74:	movw	r0, #14136	; 0x3738
   12a78:	add	r8, r8, #1
   12a7c:	movt	r0, #4
   12a80:	str	r8, [sp, #40]	; 0x28
   12a84:	mov	r2, r0
   12a88:	ldrd	r0, [r0, #80]	; 0x50
   12a8c:	adds	r0, r0, #1
   12a90:	adc	r1, r1, #0
   12a94:	strd	r0, [r2, #80]	; 0x50
   12a98:	ldr	r0, [sp, #44]	; 0x2c
   12a9c:	ldr	sl, [r0]
   12aa0:	cmp	r8, sl
   12aa4:	bcs	12a48 <ftello64@plt+0x11c0>
   12aa8:	bl	116e4 <__ctype_b_loc@plt>
   12aac:	ldr	ip, [sp, #24]
   12ab0:	ldr	r0, [r0]
   12ab4:	movw	r3, #13624	; 0x3538
   12ab8:	movt	r3, #4
   12abc:	ldrb	r1, [r8]
   12ac0:	add	r1, r0, r1, lsl #1
   12ac4:	ldrb	r1, [r1, #1]
   12ac8:	tst	r1, #32
   12acc:	bne	12a48 <ftello64@plt+0x11c0>
   12ad0:	add	r8, r8, #1
   12ad4:	cmp	sl, r8
   12ad8:	bne	12abc <ftello64@plt+0x1234>
   12adc:	mov	r8, sl
   12ae0:	movw	sl, #13076	; 0x3314
   12ae4:	movt	sl, #4
   12ae8:	cmp	r8, r6
   12aec:	bcc	12a58 <ftello64@plt+0x11d0>
   12af0:	movw	r0, #14136	; 0x3738
   12af4:	ldr	r6, [sp, #20]
   12af8:	movt	r0, #4
   12afc:	mov	r2, r0
   12b00:	ldrd	r0, [r0, #80]	; 0x50
   12b04:	strd	r0, [r6, #16]
   12b08:	ldrb	r0, [r2, #2]
   12b0c:	cmp	r0, #0
   12b10:	beq	12c0c <ftello64@plt+0x1384>
   12b14:	ldr	r0, [sp, #40]	; 0x28
   12b18:	cmp	r0, r4
   12b1c:	bne	12c0c <ftello64@plt+0x1384>
   12b20:	cmp	r4, r5
   12b24:	mov	r6, r4
   12b28:	bcs	12bb0 <ftello64@plt+0x1328>
   12b2c:	bl	116e4 <__ctype_b_loc@plt>
   12b30:	ldr	ip, [sp, #24]
   12b34:	ldr	r0, [r0]
   12b38:	movw	r3, #13624	; 0x3538
   12b3c:	mov	r6, r4
   12b40:	movt	r3, #4
   12b44:	ldrb	r1, [r6]
   12b48:	add	r1, r0, r1, lsl #1
   12b4c:	ldrb	r1, [r1, #1]
   12b50:	tst	r1, #32
   12b54:	bne	12bb0 <ftello64@plt+0x1328>
   12b58:	add	r6, r6, #1
   12b5c:	cmp	r5, r6
   12b60:	bne	12b44 <ftello64@plt+0x12bc>
   12b64:	b	12bec <ftello64@plt+0x1364>
   12b68:	ldrb	r0, [sl, #2]
   12b6c:	cmp	r0, #1
   12b70:	bne	12bf8 <ftello64@plt+0x1370>
   12b74:	ldr	r0, [sp, #40]	; 0x28
   12b78:	ldr	r2, [sp, #20]
   12b7c:	sub	r0, r0, r6
   12b80:	asr	r1, r0, #31
   12b84:	strd	r0, [r2, #16]
   12b88:	mov	r0, #1
   12b8c:	ldr	r1, [sl, #48]	; 0x30
   12b90:	ldr	r2, [sp, #36]	; 0x24
   12b94:	cmp	r2, r1
   12b98:	strgt	r2, [sl, #48]	; 0x30
   12b9c:	movw	sl, #13076	; 0x3314
   12ba0:	movt	sl, #4
   12ba4:	cmp	r0, #0
   12ba8:	bne	12b14 <ftello64@plt+0x128c>
   12bac:	b	12c0c <ftello64@plt+0x1384>
   12bb0:	cmp	r6, r5
   12bb4:	bcs	12c04 <ftello64@plt+0x137c>
   12bb8:	bl	116e4 <__ctype_b_loc@plt>
   12bbc:	ldr	ip, [sp, #24]
   12bc0:	ldr	r0, [r0]
   12bc4:	movw	r3, #13624	; 0x3538
   12bc8:	movt	r3, #4
   12bcc:	ldrb	r1, [r6]
   12bd0:	add	r1, r0, r1, lsl #1
   12bd4:	ldrb	r1, [r1, #1]
   12bd8:	tst	r1, #32
   12bdc:	beq	12c04 <ftello64@plt+0x137c>
   12be0:	add	r6, r6, #1
   12be4:	cmp	r5, r6
   12be8:	bne	12bcc <ftello64@plt+0x1344>
   12bec:	str	r4, [sp, #40]	; 0x28
   12bf0:	mov	r4, r5
   12bf4:	b	12c0c <ftello64@plt+0x1384>
   12bf8:	movw	sl, #13076	; 0x3314
   12bfc:	movt	sl, #4
   12c00:	b	12c0c <ftello64@plt+0x1384>
   12c04:	str	r4, [sp, #40]	; 0x28
   12c08:	mov	r4, r6
   12c0c:	ldr	r0, [sp, #48]	; 0x30
   12c10:	ldr	r2, [sp, #28]
   12c14:	ldr	r1, [sp, #20]
   12c18:	ldr	lr, [sp, #52]	; 0x34
   12c1c:	str	r2, [r1, #24]
   12c20:	sub	r2, r5, r0
   12c24:	sub	r6, r4, r0
   12c28:	stm	r1, {r0, lr}
   12c2c:	add	r0, ip, #1
   12c30:	str	r6, [r1, #8]
   12c34:	str	r2, [r1, #12]
   12c38:	movw	r1, #14136	; 0x3738
   12c3c:	movt	r1, #4
   12c40:	str	r0, [r1, #72]	; 0x48
   12c44:	b	1279c <ftello64@plt+0xf14>
   12c48:	ldr	r1, [r5, #72]	; 0x48
   12c4c:	movw	r8, #12648	; 0x3168
   12c50:	movt	r8, #4
   12c54:	cmp	r1, #0
   12c58:	beq	12c70 <ftello64@plt+0x13e8>
   12c5c:	ldr	r0, [r5, #76]	; 0x4c
   12c60:	movw	r3, #20852	; 0x5174
   12c64:	mov	r2, #32
   12c68:	movt	r3, #1
   12c6c:	bl	11834 <qsort@plt>
   12c70:	ldrb	r0, [r5, #3]
   12c74:	cmp	r0, #1
   12c78:	bne	12d78 <ftello64@plt+0x14f0>
   12c7c:	mov	r0, #0
   12c80:	mov	r7, r5
   12c84:	str	r0, [r5, #48]	; 0x30
   12c88:	ldr	r1, [r5, #40]	; 0x28
   12c8c:	cmp	r1, #0
   12c90:	beq	12d44 <ftello64@plt+0x14bc>
   12c94:	movw	r9, #8708	; 0x2204
   12c98:	mov	r4, #0
   12c9c:	mvn	r5, #7
   12ca0:	add	r8, sp, #48	; 0x30
   12ca4:	movt	r9, #3
   12ca8:	b	12cd8 <ftello64@plt+0x1450>
   12cac:	movw	r7, #14136	; 0x3738
   12cb0:	add	r4, r4, #1
   12cb4:	add	r5, r5, #8
   12cb8:	movt	r7, #4
   12cbc:	ldr	r0, [r7, #48]	; 0x30
   12cc0:	cmp	r6, r0
   12cc4:	strgt	r6, [r7, #48]	; 0x30
   12cc8:	movgt	r0, r6
   12ccc:	ldr	r1, [r7, #40]	; 0x28
   12cd0:	cmp	r4, r1
   12cd4:	bcs	12d44 <ftello64@plt+0x14bc>
   12cd8:	ldr	r2, [r7, #32]
   12cdc:	add	r0, r2, r5
   12ce0:	ldrd	r0, [r0, #8]
   12ce4:	adds	r0, r0, #1
   12ce8:	adc	r1, r1, #0
   12cec:	cmp	r4, #0
   12cf0:	beq	12d04 <ftello64@plt+0x147c>
   12cf4:	ldr	r3, [r2, r5]!
   12cf8:	ldr	r2, [r2, #4]
   12cfc:	subs	r0, r0, r3
   12d00:	sbc	r1, r1, r2
   12d04:	stm	sp, {r0, r1}
   12d08:	mov	r0, r8
   12d0c:	mov	r1, #1
   12d10:	mov	r2, #21
   12d14:	mov	r3, r9
   12d18:	bl	11744 <__sprintf_chk@plt>
   12d1c:	mov	r6, r0
   12d20:	movw	r0, #14136	; 0x3738
   12d24:	movt	r0, #4
   12d28:	ldr	r0, [r0, #28]
   12d2c:	ldr	r0, [r0, r4, lsl #2]
   12d30:	cmp	r0, #0
   12d34:	beq	12cac <ftello64@plt+0x1424>
   12d38:	bl	11714 <strlen@plt>
   12d3c:	add	r6, r0, r6
   12d40:	b	12cac <ftello64@plt+0x1424>
   12d44:	add	r1, r0, #1
   12d48:	add	r0, r0, #2
   12d4c:	str	r1, [r7, #48]	; 0x30
   12d50:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   12d54:	str	r0, [r7, #88]	; 0x58
   12d58:	movw	r8, #12648	; 0x3168
   12d5c:	movw	r9, #14256	; 0x37b0
   12d60:	mov	r5, r7
   12d64:	ldrb	r0, [r7, #3]
   12d68:	movt	r8, #4
   12d6c:	movt	r9, #4
   12d70:	cmp	r0, #0
   12d74:	bne	12d84 <ftello64@plt+0x14fc>
   12d78:	ldrb	r0, [r5, #2]
   12d7c:	cmp	r0, #1
   12d80:	bne	12d90 <ftello64@plt+0x1508>
   12d84:	ldrb	r0, [r5, #4]
   12d88:	cmp	r0, #0
   12d8c:	beq	12d98 <ftello64@plt+0x1510>
   12d90:	ldr	r1, [r8, #4]
   12d94:	b	12dac <ftello64@plt+0x1524>
   12d98:	ldr	r0, [r5, #48]	; 0x30
   12d9c:	ldm	r8, {r1, r2}
   12da0:	add	r0, r1, r0
   12da4:	sub	r1, r2, r0
   12da8:	str	r1, [r8, #4]
   12dac:	cmn	r1, #1
   12db0:	movle	r1, #0
   12db4:	strle	r1, [r8, #4]
   12db8:	lsr	r4, r1, #1
   12dbc:	ldr	r2, [r8]
   12dc0:	ldr	r0, [r8, #8]
   12dc4:	rsb	r5, r2, r1, lsr #1
   12dc8:	movw	r1, #14136	; 0x3738
   12dcc:	cmp	r0, #0
   12dd0:	movt	r1, #4
   12dd4:	str	r4, [r1, #56]	; 0x38
   12dd8:	str	r5, [r1, #60]	; 0x3c
   12ddc:	str	r4, [r1, #64]	; 0x40
   12de0:	beq	12e20 <ftello64@plt+0x1598>
   12de4:	ldrb	r1, [r0]
   12de8:	cmp	r1, #0
   12dec:	beq	12e20 <ftello64@plt+0x1598>
   12df0:	bl	11714 <strlen@plt>
   12df4:	movw	r2, #14136	; 0x3738
   12df8:	movt	r2, #4
   12dfc:	str	r0, [r2, #68]	; 0x44
   12e00:	ldrb	r1, [r2]
   12e04:	lsl	r0, r0, #1
   12e08:	cmp	r1, #0
   12e0c:	bne	12e44 <ftello64@plt+0x15bc>
   12e10:	sub	r1, r5, r0
   12e14:	bic	r1, r1, r1, asr #31
   12e18:	str	r1, [r2, #60]	; 0x3c
   12e1c:	b	12e48 <ftello64@plt+0x15c0>
   12e20:	movw	r2, #14136	; 0x3738
   12e24:	mov	r0, #0
   12e28:	movt	r2, #4
   12e2c:	str	r0, [r8, #8]
   12e30:	ldr	r0, [r2, #68]	; 0x44
   12e34:	ldrb	r1, [r2]
   12e38:	lsl	r0, r0, #1
   12e3c:	cmp	r1, #0
   12e40:	beq	12e10 <ftello64@plt+0x1588>
   12e44:	orr	r0, r0, #1
   12e48:	sub	r0, r4, r0
   12e4c:	mov	r5, r2
   12e50:	str	r0, [r2, #64]	; 0x40
   12e54:	bl	116e4 <__ctype_b_loc@plt>
   12e58:	ldr	r1, [r0]
   12e5c:	str	r0, [sp, #40]	; 0x28
   12e60:	mov	r0, #32
   12e64:	mov	r7, #12
   12e68:	mov	r3, r1
   12e6c:	vld1.16	{d16-d17}, [r3], r0
   12e70:	movw	r0, #13880	; 0x3638
   12e74:	movt	r0, #4
   12e78:	mov	r2, r0
   12e7c:	vshr.u16	q9, q8, #13
   12e80:	vmov.i8	d16, #1	; 0x01
   12e84:	vmovn.i16	d17, q9
   12e88:	vand	d17, d17, d16
   12e8c:	vst1.8	{d17}, [r2 :64], r7
   12e90:	add	r7, r1, #16
   12e94:	vld1.16	{d18-d19}, [r7]
   12e98:	vshr.u16	q9, q9, #13
   12e9c:	vmovn.i16	d17, q9
   12ea0:	vand	d17, d17, d16
   12ea4:	vstr	d17, [r0, #8]
   12ea8:	vld1.16	{d18-d19}, [r3]
   12eac:	add	r3, r1, #48	; 0x30
   12eb0:	vshr.u16	q9, q9, #13
   12eb4:	vmovn.i16	d17, q9
   12eb8:	vand	d17, d17, d16
   12ebc:	vstr	d17, [r0, #16]
   12ec0:	vld1.16	{d18-d19}, [r3]
   12ec4:	add	r3, r1, #64	; 0x40
   12ec8:	vshr.u16	q9, q9, #13
   12ecc:	vmovn.i16	d17, q9
   12ed0:	vand	d17, d17, d16
   12ed4:	vstr	d17, [r0, #24]
   12ed8:	vld1.16	{d18-d19}, [r3]
   12edc:	add	r3, r1, #80	; 0x50
   12ee0:	vshr.u16	q9, q9, #13
   12ee4:	vmovn.i16	d17, q9
   12ee8:	vand	d17, d17, d16
   12eec:	vstr	d17, [r0, #32]
   12ef0:	vld1.16	{d18-d19}, [r3]
   12ef4:	add	r3, r1, #96	; 0x60
   12ef8:	vshr.u16	q9, q9, #13
   12efc:	vmovn.i16	d17, q9
   12f00:	vand	d17, d17, d16
   12f04:	vstr	d17, [r0, #40]	; 0x28
   12f08:	vld1.16	{d18-d19}, [r3]
   12f0c:	add	r3, r1, #112	; 0x70
   12f10:	vshr.u16	q9, q9, #13
   12f14:	vmovn.i16	d17, q9
   12f18:	vand	d17, d17, d16
   12f1c:	vstr	d17, [r0, #48]	; 0x30
   12f20:	vld1.16	{d18-d19}, [r3]
   12f24:	add	r3, r1, #128	; 0x80
   12f28:	vshr.u16	q9, q9, #13
   12f2c:	vmovn.i16	d17, q9
   12f30:	vand	d17, d17, d16
   12f34:	vstr	d17, [r0, #56]	; 0x38
   12f38:	vld1.16	{d18-d19}, [r3]
   12f3c:	add	r3, r1, #144	; 0x90
   12f40:	vshr.u16	q9, q9, #13
   12f44:	vmovn.i16	d17, q9
   12f48:	vand	d17, d17, d16
   12f4c:	vstr	d17, [r0, #64]	; 0x40
   12f50:	vld1.16	{d18-d19}, [r3]
   12f54:	add	r3, r1, #160	; 0xa0
   12f58:	vshr.u16	q9, q9, #13
   12f5c:	vmovn.i16	d17, q9
   12f60:	vand	d17, d17, d16
   12f64:	vstr	d17, [r0, #72]	; 0x48
   12f68:	vld1.16	{d18-d19}, [r3]
   12f6c:	add	r3, r1, #176	; 0xb0
   12f70:	vshr.u16	q9, q9, #13
   12f74:	vmovn.i16	d17, q9
   12f78:	vand	d17, d17, d16
   12f7c:	vstr	d17, [r0, #80]	; 0x50
   12f80:	vld1.16	{d18-d19}, [r3]
   12f84:	add	r3, r1, #192	; 0xc0
   12f88:	vshr.u16	q9, q9, #13
   12f8c:	vmovn.i16	d17, q9
   12f90:	vand	d17, d17, d16
   12f94:	vstr	d17, [r0, #88]	; 0x58
   12f98:	vld1.16	{d18-d19}, [r3]
   12f9c:	add	r3, r1, #208	; 0xd0
   12fa0:	vshr.u16	q9, q9, #13
   12fa4:	vmovn.i16	d17, q9
   12fa8:	vand	d17, d17, d16
   12fac:	vstr	d17, [r0, #96]	; 0x60
   12fb0:	vld1.16	{d18-d19}, [r3]
   12fb4:	add	r3, r1, #224	; 0xe0
   12fb8:	vshr.u16	q9, q9, #13
   12fbc:	vmovn.i16	d17, q9
   12fc0:	vand	d17, d17, d16
   12fc4:	vstr	d17, [r0, #104]	; 0x68
   12fc8:	vld1.16	{d18-d19}, [r3]
   12fcc:	add	r3, r1, #240	; 0xf0
   12fd0:	vshr.u16	q9, q9, #13
   12fd4:	vmovn.i16	d17, q9
   12fd8:	vand	d17, d17, d16
   12fdc:	vstr	d17, [r0, #112]	; 0x70
   12fe0:	vld1.16	{d18-d19}, [r3]
   12fe4:	add	r3, r1, #256	; 0x100
   12fe8:	vshr.u16	q9, q9, #13
   12fec:	vmovn.i16	d17, q9
   12ff0:	vand	d17, d17, d16
   12ff4:	vstr	d17, [r0, #120]	; 0x78
   12ff8:	vld1.16	{d18-d19}, [r3]
   12ffc:	add	r3, r1, #272	; 0x110
   13000:	vshr.u16	q9, q9, #13
   13004:	vmovn.i16	d17, q9
   13008:	vand	d17, d17, d16
   1300c:	vstr	d17, [r0, #128]	; 0x80
   13010:	vld1.16	{d18-d19}, [r3]
   13014:	add	r3, r1, #288	; 0x120
   13018:	vshr.u16	q9, q9, #13
   1301c:	vmovn.i16	d17, q9
   13020:	vand	d17, d17, d16
   13024:	vstr	d17, [r0, #136]	; 0x88
   13028:	vld1.16	{d18-d19}, [r3]
   1302c:	add	r3, r1, #304	; 0x130
   13030:	vshr.u16	q9, q9, #13
   13034:	vmovn.i16	d17, q9
   13038:	vand	d17, d17, d16
   1303c:	vstr	d17, [r0, #144]	; 0x90
   13040:	vld1.16	{d18-d19}, [r3]
   13044:	add	r3, r1, #320	; 0x140
   13048:	vshr.u16	q9, q9, #13
   1304c:	vmovn.i16	d17, q9
   13050:	vand	d17, d17, d16
   13054:	vstr	d17, [r0, #152]	; 0x98
   13058:	vld1.16	{d18-d19}, [r3]
   1305c:	add	r3, r1, #336	; 0x150
   13060:	vshr.u16	q9, q9, #13
   13064:	vmovn.i16	d17, q9
   13068:	vand	d17, d17, d16
   1306c:	vstr	d17, [r0, #160]	; 0xa0
   13070:	vld1.16	{d18-d19}, [r3]
   13074:	add	r3, r1, #352	; 0x160
   13078:	vshr.u16	q9, q9, #13
   1307c:	vmovn.i16	d17, q9
   13080:	vand	d17, d17, d16
   13084:	vstr	d17, [r0, #168]	; 0xa8
   13088:	vld1.16	{d18-d19}, [r3]
   1308c:	add	r3, r1, #368	; 0x170
   13090:	vshr.u16	q9, q9, #13
   13094:	vmovn.i16	d17, q9
   13098:	vand	d17, d17, d16
   1309c:	vstr	d17, [r0, #176]	; 0xb0
   130a0:	vld1.16	{d18-d19}, [r3]
   130a4:	add	r3, r1, #384	; 0x180
   130a8:	vshr.u16	q9, q9, #13
   130ac:	vmovn.i16	d17, q9
   130b0:	vand	d17, d17, d16
   130b4:	vstr	d17, [r0, #184]	; 0xb8
   130b8:	vld1.16	{d18-d19}, [r3]
   130bc:	add	r3, r1, #400	; 0x190
   130c0:	vshr.u16	q9, q9, #13
   130c4:	vmovn.i16	d17, q9
   130c8:	vand	d17, d17, d16
   130cc:	vstr	d17, [r0, #192]	; 0xc0
   130d0:	vld1.16	{d18-d19}, [r3]
   130d4:	add	r3, r1, #416	; 0x1a0
   130d8:	vshr.u16	q9, q9, #13
   130dc:	vmovn.i16	d17, q9
   130e0:	vand	d17, d17, d16
   130e4:	vstr	d17, [r0, #200]	; 0xc8
   130e8:	vld1.16	{d18-d19}, [r3]
   130ec:	add	r3, r1, #432	; 0x1b0
   130f0:	vshr.u16	q9, q9, #13
   130f4:	vmovn.i16	d17, q9
   130f8:	vand	d17, d17, d16
   130fc:	vstr	d17, [r0, #208]	; 0xd0
   13100:	vld1.16	{d18-d19}, [r3]
   13104:	add	r3, r1, #448	; 0x1c0
   13108:	vshr.u16	q9, q9, #13
   1310c:	vmovn.i16	d17, q9
   13110:	vand	d17, d17, d16
   13114:	vstr	d17, [r0, #216]	; 0xd8
   13118:	vld1.16	{d18-d19}, [r3]
   1311c:	add	r3, r1, #464	; 0x1d0
   13120:	vshr.u16	q9, q9, #13
   13124:	vmovn.i16	d17, q9
   13128:	vand	d17, d17, d16
   1312c:	vstr	d17, [r0, #224]	; 0xe0
   13130:	vld1.16	{d18-d19}, [r3]
   13134:	add	r3, r1, #480	; 0x1e0
   13138:	add	r1, r1, #496	; 0x1f0
   1313c:	vshr.u16	q9, q9, #13
   13140:	vmovn.i16	d17, q9
   13144:	vand	d17, d17, d16
   13148:	vstr	d17, [r0, #232]	; 0xe8
   1314c:	vld1.16	{d18-d19}, [r3]
   13150:	vshr.u16	q9, q9, #13
   13154:	vmovn.i16	d17, q9
   13158:	vand	d17, d17, d16
   1315c:	vstr	d17, [r0, #240]	; 0xf0
   13160:	vld1.16	{d18-d19}, [r1]
   13164:	mov	r1, #1
   13168:	strb	r1, [r2]
   1316c:	ldr	r2, [r5, #24]
   13170:	vshr.u16	q9, q9, #13
   13174:	cmp	r2, #2
   13178:	vmovn.i16	d17, q9
   1317c:	vand	d16, d17, d16
   13180:	vstr	d16, [r0, #248]	; 0xf8
   13184:	beq	131bc <ftello64@plt+0x1934>
   13188:	movw	ip, #13624	; 0x3538
   1318c:	cmp	r2, #3
   13190:	movt	ip, #4
   13194:	bne	131c8 <ftello64@plt+0x1940>
   13198:	mov	r1, #1
   1319c:	strb	r1, [r0, #125]	; 0x7d
   131a0:	strb	r1, [r0, #123]	; 0x7b
   131a4:	strb	r1, [r0, #95]	; 0x5f
   131a8:	strb	r1, [r0, #92]	; 0x5c
   131ac:	movw	r1, #257	; 0x101
   131b0:	movt	r1, #257	; 0x101
   131b4:	str	r1, [r0, #35]	; 0x23
   131b8:	b	131c8 <ftello64@plt+0x1940>
   131bc:	movw	ip, #13624	; 0x3538
   131c0:	strb	r1, [r0, #34]	; 0x22
   131c4:	movt	ip, #4
   131c8:	mov	r0, #0
   131cc:	str	r0, [r5, #96]	; 0x60
   131d0:	str	r0, [r5, #100]	; 0x64
   131d4:	str	r0, [r5, #104]	; 0x68
   131d8:	str	r0, [r5, #108]	; 0x6c
   131dc:	strh	r0, [r5, #5]
   131e0:	ldr	r0, [r5, #72]	; 0x48
   131e4:	cmp	r0, #1
   131e8:	blt	14630 <ftello64@plt+0x2da8>
   131ec:	ldr	sl, [r5, #76]	; 0x4c
   131f0:	mov	r4, #0
   131f4:	b	13254 <ftello64@plt+0x19cc>
   131f8:	mov	r4, #0
   131fc:	bl	116e4 <__ctype_b_loc@plt>
   13200:	movw	r1, #13624	; 0x3538
   13204:	movt	r1, #4
   13208:	ldr	r2, [r0]
   1320c:	add	r2, r2, r4
   13210:	add	r4, r4, #2
   13214:	ldrh	r2, [r2]
   13218:	cmp	r4, #512	; 0x200
   1321c:	ubfx	r2, r2, #10, #1
   13220:	strb	r2, [r1], #1
   13224:	bne	13208 <ftello64@plt+0x1980>
   13228:	b	12540 <ftello64@plt+0xcb8>
   1322c:	mov	r1, #10
   13230:	bl	117d4 <__overflow@plt>
   13234:	movw	ip, #13624	; 0x3538
   13238:	movt	ip, #4
   1323c:	ldr	r4, [sp, #24]
   13240:	ldr	r0, [r5, #72]	; 0x48
   13244:	add	sl, sl, #32
   13248:	add	r4, r4, #1
   1324c:	cmp	r4, r0
   13250:	bge	14630 <ftello64@plt+0x2da8>
   13254:	ldr	r3, [sl]
   13258:	str	sl, [sp, #36]	; 0x24
   1325c:	str	r3, [r5, #112]	; 0x70
   13260:	str	r3, [sp, #28]
   13264:	ldr	r0, [sl, #4]
   13268:	add	r6, r3, r0
   1326c:	str	r6, [r5, #116]	; 0x74
   13270:	ldr	r2, [sl, #8]
   13274:	ldr	r1, [r5, #36]	; 0x24
   13278:	ldr	r7, [sl, #12]
   1327c:	str	r2, [sp, #16]
   13280:	ldr	r2, [sl, #24]
   13284:	add	sl, r3, r7
   13288:	cmp	r0, r7
   1328c:	str	r7, [sp, #12]
   13290:	ldr	r2, [r1, r2, lsl #3]!
   13294:	ldr	r1, [r1, #4]
   13298:	str	r2, [sp, #20]
   1329c:	str	r1, [sp, #32]
   132a0:	bge	133ac <ftello64@plt+0x1b24>
   132a4:	ldr	r1, [r5, #64]	; 0x40
   132a8:	cmp	r0, r1
   132ac:	bgt	133b8 <ftello64@plt+0x1b30>
   132b0:	ldr	r0, [sp, #12]
   132b4:	movw	r1, #14136	; 0x3738
   132b8:	movt	r1, #4
   132bc:	add	r0, r3, r0
   132c0:	sub	r5, r0, #1
   132c4:	str	r6, [r1, #116]	; 0x74
   132c8:	movw	r1, #13076	; 0x3314
   132cc:	movt	r1, #4
   132d0:	ldr	r0, [r1]
   132d4:	cmp	r0, #0
   132d8:	beq	13344 <ftello64@plt+0x1abc>
   132dc:	mov	r0, #0
   132e0:	sub	r2, sl, r6
   132e4:	mov	r3, #0
   132e8:	str	r0, [sp]
   132ec:	add	r0, r1, #4
   132f0:	mov	r1, r6
   132f4:	bl	1da00 <ftello64@plt+0xc178>
   132f8:	cmn	r0, #2
   132fc:	beq	1463c <ftello64@plt+0x2db4>
   13300:	cmn	r0, #1
   13304:	movw	ip, #13624	; 0x3538
   13308:	movweq	r0, #1
   1330c:	movt	ip, #4
   13310:	add	r6, r6, r0
   13314:	movw	r0, #14136	; 0x3738
   13318:	movt	r0, #4
   1331c:	ldr	r3, [r0, #112]	; 0x70
   13320:	movw	r1, #14136	; 0x3738
   13324:	cmp	r6, sl
   13328:	movt	r1, #4
   1332c:	bcs	133c0 <ftello64@plt+0x1b38>
   13330:	ldr	r0, [r1, #64]	; 0x40
   13334:	add	r0, r3, r0
   13338:	cmp	r6, r0
   1333c:	bls	132c4 <ftello64@plt+0x1a3c>
   13340:	b	133c0 <ftello64@plt+0x1b38>
   13344:	ldrb	r0, [r6]
   13348:	ldrb	r0, [ip, r0]
   1334c:	cmp	r0, #0
   13350:	beq	13394 <ftello64@plt+0x1b0c>
   13354:	cmp	r6, sl
   13358:	bcs	13320 <ftello64@plt+0x1a98>
   1335c:	cmp	r5, r6
   13360:	beq	133b4 <ftello64@plt+0x1b2c>
   13364:	ldrb	r1, [r6, #1]
   13368:	add	r0, r6, #1
   1336c:	mov	r6, r0
   13370:	ldrb	r1, [ip, r1]
   13374:	cmp	r1, #0
   13378:	bne	1335c <ftello64@plt+0x1ad4>
   1337c:	mov	r6, r0
   13380:	movw	r1, #14136	; 0x3738
   13384:	cmp	r6, sl
   13388:	movt	r1, #4
   1338c:	bcc	13330 <ftello64@plt+0x1aa8>
   13390:	b	133c0 <ftello64@plt+0x1b38>
   13394:	add	r6, r6, #1
   13398:	movw	r1, #14136	; 0x3738
   1339c:	cmp	r6, sl
   133a0:	movt	r1, #4
   133a4:	bcc	13330 <ftello64@plt+0x1aa8>
   133a8:	b	133c0 <ftello64@plt+0x1b38>
   133ac:	mov	r1, r5
   133b0:	b	133c0 <ftello64@plt+0x1b38>
   133b4:	mov	r6, sl
   133b8:	movw	r1, #14136	; 0x3738
   133bc:	movt	r1, #4
   133c0:	ldr	r0, [r1, #64]	; 0x40
   133c4:	mov	r5, r1
   133c8:	add	r0, r3, r0
   133cc:	cmp	r6, r0
   133d0:	bls	133dc <ftello64@plt+0x1b54>
   133d4:	ldr	r6, [r5, #116]	; 0x74
   133d8:	b	133e0 <ftello64@plt+0x1b58>
   133dc:	str	r6, [r5, #116]	; 0x74
   133e0:	ldr	r1, [r8, #8]
   133e4:	cmp	r6, sl
   133e8:	mov	r0, #0
   133ec:	movwcc	r0, #1
   133f0:	cmp	r1, #0
   133f4:	movwne	r1, #1
   133f8:	cmp	r6, r3
   133fc:	and	r0, r0, r1
   13400:	strb	r0, [r5, #7]
   13404:	bls	1343c <ftello64@plt+0x1bb4>
   13408:	ldr	r0, [sp, #40]	; 0x28
   1340c:	sub	r1, r6, #1
   13410:	ldr	r0, [r0]
   13414:	ldrb	r2, [r1]
   13418:	add	r2, r0, r2, lsl #1
   1341c:	ldrb	r2, [r2, #1]
   13420:	tst	r2, #32
   13424:	beq	1343c <ftello64@plt+0x1bb4>
   13428:	sub	r2, r1, #1
   1342c:	str	r1, [r5, #116]	; 0x74
   13430:	cmp	r1, r3
   13434:	mov	r1, r2
   13438:	bhi	13414 <ftello64@plt+0x1b8c>
   1343c:	ldr	r0, [r5, #44]	; 0x2c
   13440:	ldr	r1, [r5, #56]	; 0x38
   13444:	add	r2, r0, r1
   13448:	ldr	r0, [sp, #36]	; 0x24
   1344c:	ldr	r0, [r0, #8]
   13450:	rsb	r1, r0, #0
   13454:	cmp	r2, r1
   13458:	bge	134c4 <ftello64@plt+0x1c3c>
   1345c:	movw	r1, #13076	; 0x3314
   13460:	sub	r8, r3, r2
   13464:	movt	r1, #4
   13468:	ldr	r0, [r1]
   1346c:	cmp	r0, #0
   13470:	beq	1352c <ftello64@plt+0x1ca4>
   13474:	mov	r0, #0
   13478:	mov	r3, #0
   1347c:	str	r0, [sp]
   13480:	add	r0, r1, #4
   13484:	mov	r1, r8
   13488:	bl	1da00 <ftello64@plt+0xc178>
   1348c:	cmn	r0, #2
   13490:	beq	1463c <ftello64@plt+0x2db4>
   13494:	ldr	r3, [r5, #112]	; 0x70
   13498:	cmn	r0, #1
   1349c:	movw	ip, #13624	; 0x3538
   134a0:	movweq	r0, #1
   134a4:	movt	ip, #4
   134a8:	add	r8, r8, r0
   134ac:	cmp	r8, r3
   134b0:	str	r8, [r9]
   134b4:	str	r3, [r9, #4]
   134b8:	bcc	134d8 <ftello64@plt+0x1c50>
   134bc:	mov	r2, r3
   134c0:	b	13578 <ftello64@plt+0x1cf0>
   134c4:	add	r8, r3, r0
   134c8:	cmp	r8, r3
   134cc:	str	r8, [r9]
   134d0:	str	r3, [r9, #4]
   134d4:	bcs	134bc <ftello64@plt+0x1c34>
   134d8:	ldr	r0, [sp, #40]	; 0x28
   134dc:	mov	r1, r3
   134e0:	ldrb	r2, [r1, #-1]!
   134e4:	ldr	r0, [r0]
   134e8:	add	r2, r0, r2, lsl #1
   134ec:	ldrb	r2, [r2, #1]
   134f0:	tst	r2, #32
   134f4:	mov	r2, r3
   134f8:	beq	13578 <ftello64@plt+0x1cf0>
   134fc:	mov	r2, r1
   13500:	cmp	r1, r8
   13504:	str	r1, [r9, #4]
   13508:	bls	13574 <ftello64@plt+0x1cec>
   1350c:	mov	r1, r2
   13510:	ldrb	r3, [r1, #-1]!
   13514:	add	r3, r0, r3, lsl #1
   13518:	ldrb	r3, [r3, #1]
   1351c:	tst	r3, #32
   13520:	bne	134fc <ftello64@plt+0x1c74>
   13524:	add	r3, r1, #1
   13528:	b	13578 <ftello64@plt+0x1cf0>
   1352c:	ldrb	r0, [r8]
   13530:	ldrb	r0, [ip, r0]
   13534:	cmp	r0, #0
   13538:	beq	139a8 <ftello64@plt+0x2120>
   1353c:	rsb	r0, r2, #0
   13540:	cmn	r0, #1
   13544:	bgt	134c8 <ftello64@plt+0x1c40>
   13548:	add	r0, r3, r0
   1354c:	add	r0, r0, #1
   13550:	mov	r8, r0
   13554:	cmp	r0, r3
   13558:	bcs	134c8 <ftello64@plt+0x1c40>
   1355c:	mov	r0, r8
   13560:	ldrb	r1, [r0], #1
   13564:	ldrb	r1, [ip, r1]
   13568:	cmp	r1, #0
   1356c:	bne	13550 <ftello64@plt+0x1cc8>
   13570:	b	134c8 <ftello64@plt+0x1c40>
   13574:	mov	r3, r2
   13578:	ldr	r0, [r5, #60]	; 0x3c
   1357c:	str	sl, [sp, #44]	; 0x2c
   13580:	str	r4, [sp, #24]
   13584:	add	r1, r8, r0
   13588:	cmp	r1, r2
   1358c:	bcs	13678 <ftello64@plt+0x1df0>
   13590:	ldr	sl, [sp, #20]
   13594:	mov	r1, r8
   13598:	b	135b0 <ftello64@plt+0x1d28>
   1359c:	add	r1, r1, #1
   135a0:	str	r1, [r9]
   135a4:	add	r7, r1, r0
   135a8:	cmp	r7, r2
   135ac:	bcs	13680 <ftello64@plt+0x1df8>
   135b0:	movw	r6, #13076	; 0x3314
   135b4:	movt	r6, #4
   135b8:	ldr	r7, [r6]
   135bc:	cmp	r7, #0
   135c0:	beq	13618 <ftello64@plt+0x1d90>
   135c4:	mov	r0, #0
   135c8:	sub	r2, r2, r1
   135cc:	mov	r3, #0
   135d0:	str	r0, [sp]
   135d4:	add	r0, r6, #4
   135d8:	bl	1da00 <ftello64@plt+0xc178>
   135dc:	cmn	r0, #2
   135e0:	beq	1463c <ftello64@plt+0x2db4>
   135e4:	ldm	r9, {r1, r3}
   135e8:	cmn	r0, #1
   135ec:	movw	ip, #13624	; 0x3538
   135f0:	mov	r2, r3
   135f4:	movweq	r0, #1
   135f8:	movt	ip, #4
   135fc:	add	r1, r1, r0
   13600:	ldr	r0, [r5, #60]	; 0x3c
   13604:	str	r1, [r9]
   13608:	add	r7, r1, r0
   1360c:	cmp	r7, r2
   13610:	bcc	135b0 <ftello64@plt+0x1d28>
   13614:	b	13680 <ftello64@plt+0x1df8>
   13618:	ldrb	r7, [r1]
   1361c:	ldrb	r7, [ip, r7]
   13620:	cmp	r7, #0
   13624:	beq	1359c <ftello64@plt+0x1d14>
   13628:	cmp	r1, r2
   1362c:	bcs	135a4 <ftello64@plt+0x1d1c>
   13630:	add	r1, r1, #1
   13634:	cmp	r2, r1
   13638:	str	r1, [r9]
   1363c:	beq	13664 <ftello64@plt+0x1ddc>
   13640:	ldrb	r7, [r1], #1
   13644:	ldrb	r7, [ip, r7]
   13648:	cmp	r7, #0
   1364c:	bne	13634 <ftello64@plt+0x1dac>
   13650:	sub	r1, r1, #1
   13654:	add	r7, r1, r0
   13658:	cmp	r7, r2
   1365c:	bcc	135b0 <ftello64@plt+0x1d28>
   13660:	b	13680 <ftello64@plt+0x1df8>
   13664:	mov	r1, r2
   13668:	add	r7, r1, r0
   1366c:	cmp	r7, r2
   13670:	bcc	135b0 <ftello64@plt+0x1d28>
   13674:	b	13680 <ftello64@plt+0x1df8>
   13678:	ldr	sl, [sp, #20]
   1367c:	mov	r1, r8
   13680:	ldr	r2, [sp, #28]
   13684:	ldr	r7, [sp, #16]
   13688:	add	lr, r2, r7
   1368c:	movw	r2, #12648	; 0x3168
   13690:	movt	r2, #4
   13694:	ldr	r2, [r2, #8]
   13698:	cmp	r2, #0
   1369c:	beq	1374c <ftello64@plt+0x1ec4>
   136a0:	ldr	r4, [sp, #40]	; 0x28
   136a4:	mov	r2, r1
   136a8:	mov	r7, r2
   136ac:	cmp	r2, sl
   136b0:	bls	136d0 <ftello64@plt+0x1e48>
   136b4:	mov	r2, r7
   136b8:	ldr	r5, [r4]
   136bc:	ldrb	r6, [r2, #-1]!
   136c0:	add	r6, r5, r6, lsl #1
   136c4:	ldrb	r6, [r6, #1]
   136c8:	tst	r6, #32
   136cc:	bne	136a8 <ftello64@plt+0x1e20>
   136d0:	movw	r5, #14136	; 0x3738
   136d4:	cmp	r7, lr
   136d8:	mov	r2, #0
   136dc:	movt	r5, #4
   136e0:	movwhi	r2, #1
   136e4:	strb	r2, [r5, #8]
   136e8:	ldr	r2, [sp, #32]
   136ec:	cmp	r1, r2
   136f0:	bcs	13764 <ftello64@plt+0x1edc>
   136f4:	ldr	r2, [r4]
   136f8:	ldrb	r7, [r1]
   136fc:	ldr	r4, [sp, #32]
   13700:	add	r7, r2, r7, lsl #1
   13704:	ldrb	r7, [r7, #1]
   13708:	tst	r7, #32
   1370c:	ldr	r7, [sp, #44]	; 0x2c
   13710:	beq	13774 <ftello64@plt+0x1eec>
   13714:	movw	r6, #14256	; 0x37b0
   13718:	add	r1, r1, #1
   1371c:	movt	r6, #4
   13720:	cmp	r4, r1
   13724:	str	r1, [r6]
   13728:	beq	13770 <ftello64@plt+0x1ee8>
   1372c:	ldrb	r7, [r1], #1
   13730:	add	r7, r2, r7, lsl #1
   13734:	ldrb	r7, [r7, #1]
   13738:	tst	r7, #32
   1373c:	ldr	r7, [sp, #44]	; 0x2c
   13740:	bne	13720 <ftello64@plt+0x1e98>
   13744:	sub	r1, r1, #1
   13748:	b	13774 <ftello64@plt+0x1eec>
   1374c:	ldr	r4, [sp, #40]	; 0x28
   13750:	mov	r2, #0
   13754:	strb	r2, [r5, #8]
   13758:	ldr	r2, [sp, #32]
   1375c:	cmp	r1, r2
   13760:	bcc	136f4 <ftello64@plt+0x1e6c>
   13764:	ldr	r7, [sp, #44]	; 0x2c
   13768:	ldr	r4, [sp, #32]
   1376c:	b	13774 <ftello64@plt+0x1eec>
   13770:	mov	r1, r4
   13774:	sub	r0, r0, r3
   13778:	str	lr, [sp, #32]
   1377c:	add	r0, r0, r1
   13780:	movw	r1, #12648	; 0x3168
   13784:	movt	r1, #4
   13788:	ldr	r1, [r1]
   1378c:	sub	r9, r0, r1
   13790:	cmp	r9, #1
   13794:	blt	138e0 <ftello64@plt+0x2058>
   13798:	ldr	r0, [r5, #116]	; 0x74
   1379c:	cmp	r4, r0
   137a0:	str	r0, [r5, #96]	; 0x60
   137a4:	bls	138f8 <ftello64@plt+0x2070>
   137a8:	ldr	r1, [sp, #40]	; 0x28
   137ac:	ldr	r3, [sp, #28]
   137b0:	ldr	r1, [r1]
   137b4:	ldrb	r2, [r0]
   137b8:	add	r2, r1, r2, lsl #1
   137bc:	ldrb	r2, [r2, #1]
   137c0:	tst	r2, #32
   137c4:	beq	137dc <ftello64@plt+0x1f54>
   137c8:	add	r0, r0, #1
   137cc:	cmp	r4, r0
   137d0:	str	r0, [r5, #96]	; 0x60
   137d4:	bne	137b4 <ftello64@plt+0x1f2c>
   137d8:	mov	r0, r4
   137dc:	cmp	r0, r7
   137e0:	str	r0, [r5, #100]	; 0x64
   137e4:	bcs	13908 <ftello64@plt+0x2080>
   137e8:	ldr	r1, [sp, #12]
   137ec:	mov	r6, r0
   137f0:	add	r1, r3, r1
   137f4:	sub	r4, r1, #1
   137f8:	b	13810 <ftello64@plt+0x1f88>
   137fc:	add	r6, r6, #1
   13800:	add	r1, r0, r9
   13804:	cmp	r6, r7
   13808:	cmpcc	r6, r1
   1380c:	bcs	138c8 <ftello64@plt+0x2040>
   13810:	movw	r3, #13076	; 0x3314
   13814:	str	r6, [r5, #100]	; 0x64
   13818:	movt	r3, #4
   1381c:	ldr	r1, [r3]
   13820:	cmp	r1, #0
   13824:	beq	13878 <ftello64@plt+0x1ff0>
   13828:	mov	r0, #0
   1382c:	sub	r2, r7, r6
   13830:	mov	r1, r6
   13834:	str	r0, [sp]
   13838:	add	r0, r3, #4
   1383c:	mov	r3, #0
   13840:	bl	1da00 <ftello64@plt+0xc178>
   13844:	cmn	r0, #2
   13848:	beq	1463c <ftello64@plt+0x2db4>
   1384c:	cmn	r0, #1
   13850:	movw	ip, #13624	; 0x3538
   13854:	movweq	r0, #1
   13858:	movt	ip, #4
   1385c:	add	r6, r6, r0
   13860:	ldr	r0, [r5, #96]	; 0x60
   13864:	add	r1, r0, r9
   13868:	cmp	r6, r7
   1386c:	cmpcc	r6, r1
   13870:	bcc	13810 <ftello64@plt+0x1f88>
   13874:	b	138c8 <ftello64@plt+0x2040>
   13878:	ldrb	r1, [r6]
   1387c:	ldrb	r1, [ip, r1]
   13880:	cmp	r1, #0
   13884:	beq	137fc <ftello64@plt+0x1f74>
   13888:	cmp	r6, r7
   1388c:	bcs	13800 <ftello64@plt+0x1f78>
   13890:	mov	r1, r6
   13894:	cmp	r4, r1
   13898:	beq	13918 <ftello64@plt+0x2090>
   1389c:	add	r2, r1, #1
   138a0:	ldrb	r1, [r1, #1]
   138a4:	ldrb	r1, [ip, r1]
   138a8:	cmp	r1, #0
   138ac:	mov	r1, r2
   138b0:	bne	13894 <ftello64@plt+0x200c>
   138b4:	mov	r6, r2
   138b8:	add	r1, r0, r9
   138bc:	cmp	r6, r7
   138c0:	cmpcc	r6, r1
   138c4:	bcc	13810 <ftello64@plt+0x1f88>
   138c8:	movw	r9, #14256	; 0x37b0
   138cc:	cmp	r6, r1
   138d0:	movt	r9, #4
   138d4:	bcs	139c0 <ftello64@plt+0x2138>
   138d8:	mov	r1, r6
   138dc:	b	13930 <ftello64@plt+0x20a8>
   138e0:	movw	r9, #14256	; 0x37b0
   138e4:	mov	r0, #0
   138e8:	movt	r9, #4
   138ec:	str	r0, [r5, #96]	; 0x60
   138f0:	str	r0, [r5, #100]	; 0x64
   138f4:	b	139d0 <ftello64@plt+0x2148>
   138f8:	ldr	r3, [sp, #28]
   138fc:	cmp	r0, r7
   13900:	str	r0, [r5, #100]	; 0x64
   13904:	bcc	137e8 <ftello64@plt+0x1f60>
   13908:	movw	r9, #14256	; 0x37b0
   1390c:	mov	r1, r0
   13910:	movt	r9, #4
   13914:	b	13930 <ftello64@plt+0x20a8>
   13918:	add	r1, r0, r9
   1391c:	movw	r9, #14256	; 0x37b0
   13920:	movt	r9, #4
   13924:	cmp	r7, r1
   13928:	mov	r1, r7
   1392c:	bcs	13938 <ftello64@plt+0x20b0>
   13930:	mov	r6, r1
   13934:	str	r1, [r5, #100]	; 0x64
   13938:	cmp	r6, r0
   1393c:	bls	139cc <ftello64@plt+0x2144>
   13940:	movw	r2, #12648	; 0x3168
   13944:	mov	r1, #0
   13948:	cmp	r6, r7
   1394c:	movt	r2, #4
   13950:	strb	r1, [r5, #7]
   13954:	mov	r1, #0
   13958:	movwcc	r1, #1
   1395c:	ldr	r2, [r2, #8]
   13960:	cmp	r2, #0
   13964:	movwne	r2, #1
   13968:	and	r1, r1, r2
   1396c:	sub	r2, r6, #1
   13970:	strb	r1, [r5, #5]
   13974:	ldr	r1, [sp, #40]	; 0x28
   13978:	ldr	r1, [r1]
   1397c:	ldrb	r3, [r2]
   13980:	add	r3, r1, r3, lsl #1
   13984:	ldrb	r3, [r3, #1]
   13988:	tst	r3, #32
   1398c:	beq	139d4 <ftello64@plt+0x214c>
   13990:	sub	r3, r2, #1
   13994:	str	r2, [r5, #100]	; 0x64
   13998:	cmp	r2, r0
   1399c:	mov	r2, r3
   139a0:	bhi	1397c <ftello64@plt+0x20f4>
   139a4:	b	139d4 <ftello64@plt+0x214c>
   139a8:	add	r8, r8, #1
   139ac:	cmp	r8, r3
   139b0:	str	r8, [r9]
   139b4:	str	r3, [r9, #4]
   139b8:	bcc	134d8 <ftello64@plt+0x1c50>
   139bc:	b	134bc <ftello64@plt+0x1c34>
   139c0:	ldr	r6, [r5, #100]	; 0x64
   139c4:	cmp	r6, r0
   139c8:	bhi	13940 <ftello64@plt+0x20b8>
   139cc:	mov	r0, #0
   139d0:	strb	r0, [r5, #5]
   139d4:	movw	r1, #12648	; 0x3168
   139d8:	ldr	r0, [r5, #64]	; 0x40
   139dc:	ldrd	r2, [r5, #112]	; 0x70
   139e0:	movt	r1, #4
   139e4:	ldr	r1, [r1]
   139e8:	sub	r0, r0, r3
   139ec:	add	r0, r0, r2
   139f0:	sub	r4, r0, r1
   139f4:	cmp	r4, #1
   139f8:	blt	13a48 <ftello64@plt+0x21c0>
   139fc:	ldr	r1, [r9]
   13a00:	cmp	sl, r1
   13a04:	str	r1, [r5, #108]	; 0x6c
   13a08:	bcs	13e34 <ftello64@plt+0x25ac>
   13a0c:	sub	r0, r1, #1
   13a10:	ldr	r1, [sp, #40]	; 0x28
   13a14:	ldr	r1, [r1]
   13a18:	ldrb	r2, [r0]
   13a1c:	add	r2, r1, r2, lsl #1
   13a20:	ldrb	r2, [r2, #1]
   13a24:	tst	r2, #32
   13a28:	beq	13e30 <ftello64@plt+0x25a8>
   13a2c:	sub	r2, r0, #1
   13a30:	str	r0, [r5, #108]	; 0x6c
   13a34:	cmp	r0, sl
   13a38:	mov	r0, r2
   13a3c:	bhi	13a18 <ftello64@plt+0x2190>
   13a40:	add	r1, r2, #1
   13a44:	b	13e34 <ftello64@plt+0x25ac>
   13a48:	ldr	sl, [sp, #36]	; 0x24
   13a4c:	movw	r6, #13076	; 0x3314
   13a50:	mov	r0, #0
   13a54:	movt	r6, #4
   13a58:	str	r0, [r5, #104]	; 0x68
   13a5c:	str	r0, [r5, #108]	; 0x6c
   13a60:	strb	r0, [r5, #6]
   13a64:	ldrb	r0, [r5, #3]
   13a68:	cmp	r0, #1
   13a6c:	beq	13ec4 <ftello64@plt+0x263c>
   13a70:	ldrb	r0, [r5, #2]
   13a74:	movw	r8, #12648	; 0x3168
   13a78:	movw	r7, #12772	; 0x31e4
   13a7c:	movt	r8, #4
   13a80:	movt	r7, #4
   13a84:	cmp	r0, #1
   13a88:	bne	13ad8 <ftello64@plt+0x2250>
   13a8c:	ldr	r0, [sl, #16]
   13a90:	ldr	r1, [r5, #112]	; 0x70
   13a94:	add	r0, r1, r0
   13a98:	ldr	r1, [sp, #44]	; 0x2c
   13a9c:	str	r0, [r5, #88]	; 0x58
   13aa0:	str	r0, [r5, #92]	; 0x5c
   13aa4:	cmp	r0, r1
   13aa8:	bcs	13ad8 <ftello64@plt+0x2250>
   13aac:	ldr	r1, [sp, #40]	; 0x28
   13ab0:	ldr	r1, [r1]
   13ab4:	ldrb	r2, [r0], #1
   13ab8:	add	r2, r1, r2, lsl #1
   13abc:	ldrb	r2, [r2, #1]
   13ac0:	tst	r2, #32
   13ac4:	bne	13ad8 <ftello64@plt+0x2250>
   13ac8:	ldr	r2, [sp, #44]	; 0x2c
   13acc:	str	r0, [r5, #92]	; 0x5c
   13ad0:	cmp	r2, r0
   13ad4:	bne	13ab4 <ftello64@plt+0x222c>
   13ad8:	ldr	r0, [r5, #24]
   13adc:	cmp	r0, #2
   13ae0:	bcc	13f74 <ftello64@plt+0x26ec>
   13ae4:	beq	13c78 <ftello64@plt+0x23f0>
   13ae8:	cmp	r0, #3
   13aec:	bne	1323c <ftello64@plt+0x19b4>
   13af0:	ldr	r2, [r8, #12]
   13af4:	movw	r1, #8738	; 0x2222
   13af8:	mov	r0, #1
   13afc:	movt	r1, #3
   13b00:	bl	11780 <__printf_chk@plt>
   13b04:	ldr	r0, [r7]
   13b08:	ldr	r1, [r0, #20]
   13b0c:	ldr	r2, [r0, #24]
   13b10:	cmp	r1, r2
   13b14:	bcs	145ac <ftello64@plt+0x2d24>
   13b18:	add	r2, r1, #1
   13b1c:	str	r2, [r0, #20]
   13b20:	mov	r0, #123	; 0x7b
   13b24:	strb	r0, [r1]
   13b28:	ldrd	r0, [r5, #96]	; 0x60
   13b2c:	bl	1525c <ftello64@plt+0x39d4>
   13b30:	movw	r4, #8743	; 0x2227
   13b34:	ldr	r1, [r7]
   13b38:	movt	r4, #3
   13b3c:	mov	r0, r4
   13b40:	bl	114bc <fputs_unlocked@plt>
   13b44:	ldm	r9, {r0, r1}
   13b48:	bl	1525c <ftello64@plt+0x39d4>
   13b4c:	ldr	r1, [r7]
   13b50:	mov	r0, r4
   13b54:	bl	114bc <fputs_unlocked@plt>
   13b58:	ldr	r0, [r6]
   13b5c:	ldrd	r4, [r5, #112]	; 0x70
   13b60:	cmp	r0, #0
   13b64:	beq	14224 <ftello64@plt+0x299c>
   13b68:	mov	r0, #0
   13b6c:	sub	r2, r5, r4
   13b70:	mov	r1, r4
   13b74:	mov	r3, #0
   13b78:	str	r0, [sp]
   13b7c:	add	r0, r6, #4
   13b80:	bl	1da00 <ftello64@plt+0xc178>
   13b84:	cmn	r0, #2
   13b88:	beq	1463c <ftello64@plt+0x2db4>
   13b8c:	cmn	r0, #1
   13b90:	movweq	r0, #1
   13b94:	add	r6, r4, r0
   13b98:	mov	r0, r4
   13b9c:	mov	r1, r6
   13ba0:	bl	1525c <ftello64@plt+0x39d4>
   13ba4:	movw	r4, #8743	; 0x2227
   13ba8:	ldr	r1, [r7]
   13bac:	movt	r4, #3
   13bb0:	mov	r0, r4
   13bb4:	bl	114bc <fputs_unlocked@plt>
   13bb8:	mov	r0, r6
   13bbc:	mov	r1, r5
   13bc0:	bl	1525c <ftello64@plt+0x39d4>
   13bc4:	ldr	r1, [r7]
   13bc8:	mov	r0, r4
   13bcc:	bl	114bc <fputs_unlocked@plt>
   13bd0:	movw	r5, #14136	; 0x3738
   13bd4:	movt	r5, #4
   13bd8:	ldrd	r0, [r5, #104]	; 0x68
   13bdc:	bl	1525c <ftello64@plt+0x39d4>
   13be0:	ldr	r0, [r7]
   13be4:	ldr	r1, [r0, #20]
   13be8:	ldr	r2, [r0, #24]
   13bec:	cmp	r1, r2
   13bf0:	bcs	145b8 <ftello64@plt+0x2d30>
   13bf4:	add	r2, r1, #1
   13bf8:	str	r2, [r0, #20]
   13bfc:	mov	r0, #125	; 0x7d
   13c00:	strb	r0, [r1]
   13c04:	ldrb	r0, [r5, #3]
   13c08:	movw	ip, #13624	; 0x3538
   13c0c:	movt	ip, #4
   13c10:	cmp	r0, #0
   13c14:	bne	13c24 <ftello64@plt+0x239c>
   13c18:	ldrb	r0, [r5, #2]
   13c1c:	cmp	r0, #1
   13c20:	bne	1457c <ftello64@plt+0x2cf4>
   13c24:	ldr	r0, [r7]
   13c28:	ldr	r1, [r0, #20]
   13c2c:	ldr	r2, [r0, #24]
   13c30:	cmp	r1, r2
   13c34:	bcs	14600 <ftello64@plt+0x2d78>
   13c38:	add	r2, r1, #1
   13c3c:	str	r2, [r0, #20]
   13c40:	mov	r0, #123	; 0x7b
   13c44:	strb	r0, [r1]
   13c48:	ldrd	r0, [r5, #88]	; 0x58
   13c4c:	bl	1525c <ftello64@plt+0x39d4>
   13c50:	ldr	r0, [r7]
   13c54:	ldr	r1, [r0, #20]
   13c58:	ldr	r2, [r0, #24]
   13c5c:	cmp	r1, r2
   13c60:	bcs	1460c <ftello64@plt+0x2d84>
   13c64:	add	r2, r1, #1
   13c68:	str	r2, [r0, #20]
   13c6c:	mov	r0, #125	; 0x7d
   13c70:	strb	r0, [r1]
   13c74:	b	14574 <ftello64@plt+0x2cec>
   13c78:	ldr	r2, [r8, #12]
   13c7c:	movw	r1, #8732	; 0x221c
   13c80:	mov	r0, #1
   13c84:	movt	r1, #3
   13c88:	bl	11780 <__printf_chk@plt>
   13c8c:	ldrd	r0, [r5, #96]	; 0x60
   13c90:	bl	1525c <ftello64@plt+0x39d4>
   13c94:	ldrb	r0, [r5, #5]
   13c98:	mov	r4, #34	; 0x22
   13c9c:	cmp	r0, #0
   13ca0:	beq	13cb0 <ftello64@plt+0x2428>
   13ca4:	ldr	r1, [r7]
   13ca8:	ldr	r0, [r8, #8]
   13cac:	bl	114bc <fputs_unlocked@plt>
   13cb0:	ldr	r0, [r7]
   13cb4:	movw	r6, #8735	; 0x221f
   13cb8:	movt	r6, #3
   13cbc:	ldr	r1, [r0, #20]
   13cc0:	ldr	r2, [r0, #24]
   13cc4:	cmp	r1, r2
   13cc8:	bcs	145c4 <ftello64@plt+0x2d3c>
   13ccc:	add	r2, r1, #1
   13cd0:	str	r2, [r0, #20]
   13cd4:	strb	r4, [r1]
   13cd8:	ldr	r1, [r7]
   13cdc:	mov	r0, r6
   13ce0:	bl	114bc <fputs_unlocked@plt>
   13ce4:	ldrb	r0, [r5, #8]
   13ce8:	cmp	r0, #0
   13cec:	beq	13cfc <ftello64@plt+0x2474>
   13cf0:	ldr	r1, [r7]
   13cf4:	ldr	r0, [r8, #8]
   13cf8:	bl	114bc <fputs_unlocked@plt>
   13cfc:	ldm	r9, {r0, r1}
   13d00:	bl	1525c <ftello64@plt+0x39d4>
   13d04:	ldr	r0, [r7]
   13d08:	ldr	r1, [r0, #20]
   13d0c:	ldr	r2, [r0, #24]
   13d10:	cmp	r1, r2
   13d14:	bcs	145d0 <ftello64@plt+0x2d48>
   13d18:	add	r2, r1, #1
   13d1c:	str	r2, [r0, #20]
   13d20:	strb	r4, [r1]
   13d24:	ldr	r1, [r7]
   13d28:	mov	r0, r6
   13d2c:	bl	114bc <fputs_unlocked@plt>
   13d30:	ldrd	r0, [r5, #112]	; 0x70
   13d34:	bl	1525c <ftello64@plt+0x39d4>
   13d38:	ldrb	r0, [r5, #7]
   13d3c:	cmp	r0, #0
   13d40:	beq	13d50 <ftello64@plt+0x24c8>
   13d44:	ldr	r1, [r7]
   13d48:	ldr	r0, [r8, #8]
   13d4c:	bl	114bc <fputs_unlocked@plt>
   13d50:	ldr	r0, [r7]
   13d54:	ldr	r1, [r0, #20]
   13d58:	ldr	r2, [r0, #24]
   13d5c:	cmp	r1, r2
   13d60:	bcs	145dc <ftello64@plt+0x2d54>
   13d64:	add	r2, r1, #1
   13d68:	str	r2, [r0, #20]
   13d6c:	strb	r4, [r1]
   13d70:	ldr	r1, [r7]
   13d74:	mov	r0, r6
   13d78:	bl	114bc <fputs_unlocked@plt>
   13d7c:	ldrb	r0, [r5, #6]
   13d80:	cmp	r0, #0
   13d84:	beq	13d94 <ftello64@plt+0x250c>
   13d88:	ldr	r1, [r7]
   13d8c:	ldr	r0, [r8, #8]
   13d90:	bl	114bc <fputs_unlocked@plt>
   13d94:	ldrd	r0, [r5, #104]	; 0x68
   13d98:	bl	1525c <ftello64@plt+0x39d4>
   13d9c:	ldr	r0, [r7]
   13da0:	ldr	r1, [r0, #20]
   13da4:	ldr	r2, [r0, #24]
   13da8:	cmp	r1, r2
   13dac:	bcs	145e8 <ftello64@plt+0x2d60>
   13db0:	add	r2, r1, #1
   13db4:	str	r2, [r0, #20]
   13db8:	strb	r4, [r1]
   13dbc:	ldrb	r0, [r5, #3]
   13dc0:	cmp	r0, #0
   13dc4:	bne	13dd4 <ftello64@plt+0x254c>
   13dc8:	ldrb	r0, [r5, #2]
   13dcc:	cmp	r0, #1
   13dd0:	bne	13e08 <ftello64@plt+0x2580>
   13dd4:	ldr	r1, [r7]
   13dd8:	mov	r0, r6
   13ddc:	bl	114bc <fputs_unlocked@plt>
   13de0:	ldrd	r0, [r5, #88]	; 0x58
   13de4:	bl	1525c <ftello64@plt+0x39d4>
   13de8:	ldr	r0, [r7]
   13dec:	ldr	r1, [r0, #20]
   13df0:	ldr	r2, [r0, #24]
   13df4:	cmp	r1, r2
   13df8:	bcs	14618 <ftello64@plt+0x2d90>
   13dfc:	add	r2, r1, #1
   13e00:	str	r2, [r0, #20]
   13e04:	strb	r4, [r1]
   13e08:	ldr	r0, [r7]
   13e0c:	ldr	r1, [r0, #20]
   13e10:	ldr	r2, [r0, #24]
   13e14:	cmp	r1, r2
   13e18:	bcs	1322c <ftello64@plt+0x19a4>
   13e1c:	add	r2, r1, #1
   13e20:	str	r2, [r0, #20]
   13e24:	mov	r0, #10
   13e28:	strb	r0, [r1]
   13e2c:	b	13234 <ftello64@plt+0x19ac>
   13e30:	add	r1, r0, #1
   13e34:	ldr	sl, [sp, #36]	; 0x24
   13e38:	movw	r6, #13076	; 0x3314
   13e3c:	add	r0, r8, r4
   13e40:	str	r8, [r5, #104]	; 0x68
   13e44:	movt	r6, #4
   13e48:	cmp	r0, r1
   13e4c:	bcc	1403c <ftello64@plt+0x27b4>
   13e50:	mov	r0, #0
   13e54:	cmp	r1, r8
   13e58:	bls	140fc <ftello64@plt+0x2874>
   13e5c:	movw	r2, #12648	; 0x3168
   13e60:	strb	r0, [r5, #8]
   13e64:	ldr	r0, [sp, #32]
   13e68:	movt	r2, #4
   13e6c:	ldr	r2, [r2, #8]
   13e70:	cmp	r8, r0
   13e74:	mov	r0, #0
   13e78:	movwhi	r0, #1
   13e7c:	cmp	r2, #0
   13e80:	movwne	r2, #1
   13e84:	and	r0, r0, r2
   13e88:	strb	r0, [r5, #6]
   13e8c:	ldr	r0, [sp, #40]	; 0x28
   13e90:	ldr	r0, [r0]
   13e94:	ldrb	r2, [r8]
   13e98:	add	r2, r0, r2, lsl #1
   13e9c:	ldrb	r2, [r2, #1]
   13ea0:	tst	r2, #32
   13ea4:	beq	13eb8 <ftello64@plt+0x2630>
   13ea8:	add	r8, r8, #1
   13eac:	cmp	r1, r8
   13eb0:	str	r8, [r5, #104]	; 0x68
   13eb4:	bne	13e94 <ftello64@plt+0x260c>
   13eb8:	ldrb	r0, [r5, #3]
   13ebc:	cmp	r0, #1
   13ec0:	bne	13a70 <ftello64@plt+0x21e8>
   13ec4:	ldr	r1, [sl, #16]
   13ec8:	mov	r7, r5
   13ecc:	ldr	r0, [sl, #24]
   13ed0:	ldr	r2, [sl, #20]
   13ed4:	movw	r8, #12648	; 0x3168
   13ed8:	movt	r8, #4
   13edc:	adds	r9, r1, #1
   13ee0:	ldr	r1, [r7, #28]
   13ee4:	adc	r5, r2, #0
   13ee8:	movw	r2, #6672	; 0x1a10
   13eec:	movt	r2, #3
   13ef0:	ldr	r1, [r1, r0, lsl #2]
   13ef4:	cmp	r1, #0
   13ef8:	moveq	r1, r2
   13efc:	cmp	r0, #1
   13f00:	blt	13f1c <ftello64@plt+0x2694>
   13f04:	ldr	r2, [r7, #32]
   13f08:	add	r0, r2, r0, lsl #3
   13f0c:	ldr	r3, [r0, #-4]
   13f10:	ldr	r0, [r0, #-8]
   13f14:	subs	r9, r9, r0
   13f18:	sbc	r5, r5, r3
   13f1c:	ldr	r0, [r7, #88]	; 0x58
   13f20:	bl	115ac <stpcpy@plt>
   13f24:	movw	r3, #8707	; 0x2203
   13f28:	mov	r1, #1
   13f2c:	mvn	r2, #0
   13f30:	mov	r4, r0
   13f34:	str	r9, [sp]
   13f38:	str	r5, [sp, #4]
   13f3c:	movt	r3, #3
   13f40:	bl	11744 <__sprintf_chk@plt>
   13f44:	add	r0, r4, r0
   13f48:	movw	ip, #13624	; 0x3538
   13f4c:	movw	r9, #14256	; 0x37b0
   13f50:	mov	r5, r7
   13f54:	str	r0, [r7, #92]	; 0x5c
   13f58:	movw	r7, #12772	; 0x31e4
   13f5c:	movt	ip, #4
   13f60:	movt	r9, #4
   13f64:	movt	r7, #4
   13f68:	ldr	r0, [r5, #24]
   13f6c:	cmp	r0, #2
   13f70:	bcs	13ae4 <ftello64@plt+0x225c>
   13f74:	ldrb	r0, [r5, #4]
   13f78:	mov	r6, #32
   13f7c:	cmp	r0, #0
   13f80:	bne	14174 <ftello64@plt+0x28ec>
   13f84:	ldrd	r0, [r5, #88]	; 0x58
   13f88:	ldrb	r4, [r5, #3]
   13f8c:	bl	1525c <ftello64@plt+0x39d4>
   13f90:	cmp	r4, #1
   13f94:	bne	14110 <ftello64@plt+0x2888>
   13f98:	ldr	r0, [r7]
   13f9c:	ldr	r1, [r0, #20]
   13fa0:	ldr	r2, [r0, #24]
   13fa4:	cmp	r1, r2
   13fa8:	bcs	14624 <ftello64@plt+0x2d9c>
   13fac:	add	r2, r1, #1
   13fb0:	str	r2, [r0, #20]
   13fb4:	mov	r0, #58	; 0x3a
   13fb8:	strb	r0, [r1]
   13fbc:	ldr	r0, [r8]
   13fc0:	ldr	r1, [r5, #48]	; 0x30
   13fc4:	ldrd	r2, [r5, #88]	; 0x58
   13fc8:	add	r0, r1, r0
   13fcc:	sub	r0, r0, r3
   13fd0:	add	r0, r0, r2
   13fd4:	sub	r4, r0, #1
   13fd8:	cmp	r4, #1
   13fdc:	blt	14174 <ftello64@plt+0x28ec>
   13fe0:	ldr	r0, [r7]
   13fe4:	ldr	r1, [r0, #20]
   13fe8:	ldr	r2, [r0, #24]
   13fec:	cmp	r1, r2
   13ff0:	bcs	14010 <ftello64@plt+0x2788>
   13ff4:	add	r2, r1, #1
   13ff8:	str	r2, [r0, #20]
   13ffc:	strb	r6, [r1]
   14000:	sub	r4, r4, #1
   14004:	cmp	r4, #0
   14008:	bgt	13fe0 <ftello64@plt+0x2758>
   1400c:	b	14174 <ftello64@plt+0x28ec>
   14010:	mov	r1, #32
   14014:	bl	117d4 <__overflow@plt>
   14018:	sub	r4, r4, #1
   1401c:	cmp	r4, #0
   14020:	bgt	13fe0 <ftello64@plt+0x2758>
   14024:	b	14174 <ftello64@plt+0x28ec>
   14028:	add	r8, r8, #1
   1402c:	str	r8, [r5, #104]	; 0x68
   14030:	add	r0, r8, r4
   14034:	cmp	r0, r1
   14038:	bcs	13e50 <ftello64@plt+0x25c8>
   1403c:	ldr	r0, [r6]
   14040:	cmp	r0, #0
   14044:	beq	1409c <ftello64@plt+0x2814>
   14048:	mov	r0, #0
   1404c:	sub	r2, r1, r8
   14050:	mov	r1, r8
   14054:	mov	r3, #0
   14058:	str	r0, [sp]
   1405c:	add	r0, r6, #4
   14060:	bl	1da00 <ftello64@plt+0xc178>
   14064:	cmn	r0, #2
   14068:	beq	1463c <ftello64@plt+0x2db4>
   1406c:	ldr	r2, [r5, #104]	; 0x68
   14070:	cmn	r0, #1
   14074:	ldr	r1, [r5, #108]	; 0x6c
   14078:	movw	ip, #13624	; 0x3538
   1407c:	movweq	r0, #1
   14080:	movt	ip, #4
   14084:	add	r8, r2, r0
   14088:	str	r8, [r5, #104]	; 0x68
   1408c:	add	r0, r8, r4
   14090:	cmp	r0, r1
   14094:	bcc	1403c <ftello64@plt+0x27b4>
   14098:	b	13e50 <ftello64@plt+0x25c8>
   1409c:	ldrb	r0, [r8]
   140a0:	ldrb	r0, [ip, r0]
   140a4:	cmp	r0, #0
   140a8:	beq	14028 <ftello64@plt+0x27a0>
   140ac:	cmp	r8, r1
   140b0:	bcs	14030 <ftello64@plt+0x27a8>
   140b4:	add	r0, r8, #1
   140b8:	cmp	r1, r0
   140bc:	str	r0, [r5, #104]	; 0x68
   140c0:	beq	140e8 <ftello64@plt+0x2860>
   140c4:	ldrb	r2, [r0], #1
   140c8:	ldrb	r2, [ip, r2]
   140cc:	cmp	r2, #0
   140d0:	bne	140b8 <ftello64@plt+0x2830>
   140d4:	sub	r8, r0, #1
   140d8:	add	r0, r8, r4
   140dc:	cmp	r0, r1
   140e0:	bcc	1403c <ftello64@plt+0x27b4>
   140e4:	b	13e50 <ftello64@plt+0x25c8>
   140e8:	mov	r8, r1
   140ec:	add	r0, r8, r4
   140f0:	cmp	r0, r1
   140f4:	bcc	1403c <ftello64@plt+0x27b4>
   140f8:	b	13e50 <ftello64@plt+0x25c8>
   140fc:	strb	r0, [r5, #6]
   14100:	ldrb	r0, [r5, #3]
   14104:	cmp	r0, #1
   14108:	beq	13ec4 <ftello64@plt+0x263c>
   1410c:	b	13a70 <ftello64@plt+0x21e8>
   14110:	ldr	r0, [r5, #48]	; 0x30
   14114:	ldr	r1, [r8]
   14118:	ldrd	r2, [r5, #88]	; 0x58
   1411c:	add	r0, r1, r0
   14120:	sub	r1, r2, r3
   14124:	add	r4, r0, r1
   14128:	cmp	r4, #1
   1412c:	blt	14174 <ftello64@plt+0x28ec>
   14130:	ldr	r0, [r7]
   14134:	ldr	r1, [r0, #20]
   14138:	ldr	r2, [r0, #24]
   1413c:	cmp	r1, r2
   14140:	bcs	14160 <ftello64@plt+0x28d8>
   14144:	add	r2, r1, #1
   14148:	str	r2, [r0, #20]
   1414c:	strb	r6, [r1]
   14150:	sub	r4, r4, #1
   14154:	cmp	r4, #0
   14158:	bgt	14130 <ftello64@plt+0x28a8>
   1415c:	b	14174 <ftello64@plt+0x28ec>
   14160:	mov	r1, #32
   14164:	bl	117d4 <__overflow@plt>
   14168:	sub	r4, r4, #1
   1416c:	cmp	r4, #0
   14170:	bgt	14130 <ftello64@plt+0x28a8>
   14174:	ldrd	r0, [r5, #96]	; 0x60
   14178:	cmp	r0, r1
   1417c:	bcs	141ac <ftello64@plt+0x2924>
   14180:	bl	1525c <ftello64@plt+0x39d4>
   14184:	ldrb	r0, [r5, #5]
   14188:	cmp	r0, #0
   1418c:	beq	14270 <ftello64@plt+0x29e8>
   14190:	ldr	r1, [r7]
   14194:	ldr	r0, [r8, #8]
   14198:	bl	114bc <fputs_unlocked@plt>
   1419c:	ldrb	r0, [r5, #5]
   141a0:	clz	r0, r0
   141a4:	lsr	r0, r0, #5
   141a8:	b	14274 <ftello64@plt+0x29ec>
   141ac:	ldr	r0, [r8]
   141b0:	ldr	r1, [r5, #56]	; 0x38
   141b4:	sub	r0, r1, r0
   141b8:	ldm	r9, {r1, r2}
   141bc:	sub	r0, r0, r2
   141c0:	add	r4, r0, r1
   141c4:	ldrb	r1, [r5, #8]
   141c8:	ldr	r0, [r5, #68]	; 0x44
   141cc:	cmp	r1, #0
   141d0:	subne	r4, r4, r0
   141d4:	cmp	r4, #1
   141d8:	blt	14300 <ftello64@plt+0x2a78>
   141dc:	ldr	r0, [r7]
   141e0:	ldr	r1, [r0, #20]
   141e4:	ldr	r2, [r0, #24]
   141e8:	cmp	r1, r2
   141ec:	bcs	1420c <ftello64@plt+0x2984>
   141f0:	add	r2, r1, #1
   141f4:	str	r2, [r0, #20]
   141f8:	strb	r6, [r1]
   141fc:	sub	r4, r4, #1
   14200:	cmp	r4, #0
   14204:	bgt	141dc <ftello64@plt+0x2954>
   14208:	b	14300 <ftello64@plt+0x2a78>
   1420c:	mov	r1, #32
   14210:	bl	117d4 <__overflow@plt>
   14214:	sub	r4, r4, #1
   14218:	cmp	r4, #0
   1421c:	bgt	141dc <ftello64@plt+0x2954>
   14220:	b	14300 <ftello64@plt+0x2a78>
   14224:	ldrb	r0, [r4]
   14228:	movw	r2, #13624	; 0x3538
   1422c:	movt	r2, #4
   14230:	ldrb	r0, [r2, r0]
   14234:	cmp	r0, #0
   14238:	beq	145a4 <ftello64@plt+0x2d1c>
   1423c:	cmp	r4, r5
   14240:	mov	r6, r4
   14244:	bcs	13b98 <ftello64@plt+0x2310>
   14248:	add	r0, r4, #1
   1424c:	mov	r6, r0
   14250:	cmp	r0, r5
   14254:	bcs	13b98 <ftello64@plt+0x2310>
   14258:	mov	r0, r6
   1425c:	ldrb	r1, [r0], #1
   14260:	ldrb	r1, [r2, r1]
   14264:	cmp	r1, #0
   14268:	bne	1424c <ftello64@plt+0x29c4>
   1426c:	b	13b98 <ftello64@plt+0x2310>
   14270:	mov	r0, #1
   14274:	ldr	r1, [r8]
   14278:	ldr	r2, [r5, #56]	; 0x38
   1427c:	ldr	r4, [r5, #96]	; 0x60
   14280:	sub	r1, r2, r1
   14284:	ldm	r9, {r2, r3}
   14288:	sub	r1, r1, r3
   1428c:	ldrb	r3, [r5, #8]
   14290:	add	r1, r1, r2
   14294:	ldr	r2, [r5, #68]	; 0x44
   14298:	cmp	r3, #0
   1429c:	ldr	r3, [r5, #100]	; 0x64
   142a0:	subne	r1, r1, r2
   142a4:	cmp	r0, #0
   142a8:	sub	r1, r1, r3
   142ac:	subeq	r1, r1, r2
   142b0:	add	r4, r1, r4
   142b4:	cmp	r4, #1
   142b8:	blt	14300 <ftello64@plt+0x2a78>
   142bc:	ldr	r0, [r7]
   142c0:	ldr	r1, [r0, #20]
   142c4:	ldr	r2, [r0, #24]
   142c8:	cmp	r1, r2
   142cc:	bcs	142ec <ftello64@plt+0x2a64>
   142d0:	add	r2, r1, #1
   142d4:	str	r2, [r0, #20]
   142d8:	strb	r6, [r1]
   142dc:	sub	r4, r4, #1
   142e0:	cmp	r4, #0
   142e4:	bgt	142bc <ftello64@plt+0x2a34>
   142e8:	b	14300 <ftello64@plt+0x2a78>
   142ec:	mov	r1, #32
   142f0:	bl	117d4 <__overflow@plt>
   142f4:	sub	r4, r4, #1
   142f8:	cmp	r4, #0
   142fc:	bgt	142bc <ftello64@plt+0x2a34>
   14300:	ldrb	r0, [r5, #8]
   14304:	cmp	r0, #0
   14308:	beq	14318 <ftello64@plt+0x2a90>
   1430c:	ldr	r1, [r7]
   14310:	ldr	r0, [r8, #8]
   14314:	bl	114bc <fputs_unlocked@plt>
   14318:	ldm	r9, {r0, r1}
   1431c:	bl	1525c <ftello64@plt+0x39d4>
   14320:	ldr	r4, [r8]
   14324:	cmp	r4, #1
   14328:	blt	14370 <ftello64@plt+0x2ae8>
   1432c:	ldr	r0, [r7]
   14330:	ldr	r1, [r0, #20]
   14334:	ldr	r2, [r0, #24]
   14338:	cmp	r1, r2
   1433c:	bcs	1435c <ftello64@plt+0x2ad4>
   14340:	add	r2, r1, #1
   14344:	str	r2, [r0, #20]
   14348:	strb	r6, [r1]
   1434c:	sub	r4, r4, #1
   14350:	cmp	r4, #0
   14354:	bgt	1432c <ftello64@plt+0x2aa4>
   14358:	b	14370 <ftello64@plt+0x2ae8>
   1435c:	mov	r1, #32
   14360:	bl	117d4 <__overflow@plt>
   14364:	sub	r4, r4, #1
   14368:	cmp	r4, #0
   1436c:	bgt	1432c <ftello64@plt+0x2aa4>
   14370:	ldrd	r0, [r5, #112]	; 0x70
   14374:	bl	1525c <ftello64@plt+0x39d4>
   14378:	ldrb	r0, [r5, #7]
   1437c:	cmp	r0, #0
   14380:	beq	14390 <ftello64@plt+0x2b08>
   14384:	ldr	r1, [r7]
   14388:	ldr	r0, [r8, #8]
   1438c:	bl	114bc <fputs_unlocked@plt>
   14390:	ldrd	r0, [r5, #104]	; 0x68
   14394:	cmp	r0, r1
   14398:	bcs	14464 <ftello64@plt+0x2bdc>
   1439c:	sub	r0, r0, r1
   143a0:	ldr	r1, [r5, #56]	; 0x38
   143a4:	ldr	r2, [r5, #112]	; 0x70
   143a8:	add	r0, r0, r1
   143ac:	ldr	r1, [r5, #116]	; 0x74
   143b0:	sub	r0, r0, r1
   143b4:	ldr	r1, [r5, #68]	; 0x44
   143b8:	add	r4, r0, r2
   143bc:	ldrb	r2, [r5, #7]
   143c0:	ldrb	r0, [r5, #6]
   143c4:	cmp	r2, #0
   143c8:	subne	r4, r4, r1
   143cc:	cmp	r0, #0
   143d0:	subne	r4, r4, r1
   143d4:	cmp	r4, #1
   143d8:	blt	14424 <ftello64@plt+0x2b9c>
   143dc:	ldr	r0, [r7]
   143e0:	ldr	r1, [r0, #20]
   143e4:	ldr	r2, [r0, #24]
   143e8:	cmp	r1, r2
   143ec:	bcs	1440c <ftello64@plt+0x2b84>
   143f0:	add	r2, r1, #1
   143f4:	str	r2, [r0, #20]
   143f8:	strb	r6, [r1]
   143fc:	sub	r4, r4, #1
   14400:	cmp	r4, #0
   14404:	bgt	143dc <ftello64@plt+0x2b54>
   14408:	b	14420 <ftello64@plt+0x2b98>
   1440c:	mov	r1, #32
   14410:	bl	117d4 <__overflow@plt>
   14414:	sub	r4, r4, #1
   14418:	cmp	r4, #0
   1441c:	bgt	143dc <ftello64@plt+0x2b54>
   14420:	ldrb	r0, [r5, #6]
   14424:	cmp	r0, #0
   14428:	beq	14438 <ftello64@plt+0x2bb0>
   1442c:	ldr	r1, [r7]
   14430:	ldr	r0, [r8, #8]
   14434:	bl	114bc <fputs_unlocked@plt>
   14438:	ldrd	r0, [r5, #104]	; 0x68
   1443c:	bl	1525c <ftello64@plt+0x39d4>
   14440:	movw	ip, #13624	; 0x3538
   14444:	movt	ip, #4
   14448:	ldrb	r0, [r5, #3]
   1444c:	cmp	r0, #0
   14450:	bne	14510 <ftello64@plt+0x2c88>
   14454:	ldrb	r0, [r5, #2]
   14458:	cmp	r0, #1
   1445c:	bne	1457c <ftello64@plt+0x2cf4>
   14460:	b	14510 <ftello64@plt+0x2c88>
   14464:	ldrb	r0, [r5, #3]
   14468:	movw	ip, #13624	; 0x3538
   1446c:	movt	ip, #4
   14470:	cmp	r0, #0
   14474:	bne	14484 <ftello64@plt+0x2bfc>
   14478:	ldrb	r0, [r5, #2]
   1447c:	cmp	r0, #1
   14480:	bne	1457c <ftello64@plt+0x2cf4>
   14484:	ldrb	r0, [r5, #4]
   14488:	cmp	r0, #1
   1448c:	bne	14504 <ftello64@plt+0x2c7c>
   14490:	ldrd	r0, [r5, #112]	; 0x70
   14494:	ldr	r2, [r5, #56]	; 0x38
   14498:	sub	r1, r2, r1
   1449c:	add	r4, r1, r0
   144a0:	ldrb	r1, [r5, #7]
   144a4:	ldr	r0, [r5, #68]	; 0x44
   144a8:	cmp	r1, #0
   144ac:	subne	r4, r4, r0
   144b0:	cmp	r4, #1
   144b4:	blt	14504 <ftello64@plt+0x2c7c>
   144b8:	ldr	r0, [r7]
   144bc:	ldr	r1, [r0, #20]
   144c0:	ldr	r2, [r0, #24]
   144c4:	cmp	r1, r2
   144c8:	bcs	144e8 <ftello64@plt+0x2c60>
   144cc:	add	r2, r1, #1
   144d0:	str	r2, [r0, #20]
   144d4:	strb	r6, [r1]
   144d8:	sub	r4, r4, #1
   144dc:	cmp	r4, #0
   144e0:	bgt	144b8 <ftello64@plt+0x2c30>
   144e4:	b	14504 <ftello64@plt+0x2c7c>
   144e8:	mov	r1, #32
   144ec:	bl	117d4 <__overflow@plt>
   144f0:	movw	ip, #13624	; 0x3538
   144f4:	movt	ip, #4
   144f8:	sub	r4, r4, #1
   144fc:	cmp	r4, #0
   14500:	bgt	144b8 <ftello64@plt+0x2c30>
   14504:	ldrb	r0, [r5, #3]
   14508:	cmp	r0, #0
   1450c:	beq	14454 <ftello64@plt+0x2bcc>
   14510:	ldrb	r0, [r5, #4]
   14514:	cmp	r0, #1
   14518:	bne	1457c <ftello64@plt+0x2cf4>
   1451c:	ldr	r4, [r8]
   14520:	cmp	r4, #1
   14524:	blt	1456c <ftello64@plt+0x2ce4>
   14528:	ldr	r0, [r7]
   1452c:	ldr	r1, [r0, #20]
   14530:	ldr	r2, [r0, #24]
   14534:	cmp	r1, r2
   14538:	bcs	14558 <ftello64@plt+0x2cd0>
   1453c:	add	r2, r1, #1
   14540:	str	r2, [r0, #20]
   14544:	strb	r6, [r1]
   14548:	sub	r4, r4, #1
   1454c:	cmp	r4, #0
   14550:	bgt	14528 <ftello64@plt+0x2ca0>
   14554:	b	1456c <ftello64@plt+0x2ce4>
   14558:	mov	r1, #32
   1455c:	bl	117d4 <__overflow@plt>
   14560:	sub	r4, r4, #1
   14564:	cmp	r4, #0
   14568:	bgt	14528 <ftello64@plt+0x2ca0>
   1456c:	ldrd	r0, [r5, #88]	; 0x58
   14570:	bl	1525c <ftello64@plt+0x39d4>
   14574:	movw	ip, #13624	; 0x3538
   14578:	movt	ip, #4
   1457c:	ldr	r0, [r7]
   14580:	ldr	r1, [r0, #20]
   14584:	ldr	r2, [r0, #24]
   14588:	cmp	r1, r2
   1458c:	bcs	1322c <ftello64@plt+0x19a4>
   14590:	add	r2, r1, #1
   14594:	str	r2, [r0, #20]
   14598:	mov	r0, #10
   1459c:	strb	r0, [r1]
   145a0:	b	1323c <ftello64@plt+0x19b4>
   145a4:	add	r6, r4, #1
   145a8:	b	13b98 <ftello64@plt+0x2310>
   145ac:	mov	r1, #123	; 0x7b
   145b0:	bl	117d4 <__overflow@plt>
   145b4:	b	13b28 <ftello64@plt+0x22a0>
   145b8:	mov	r1, #125	; 0x7d
   145bc:	bl	117d4 <__overflow@plt>
   145c0:	b	13c04 <ftello64@plt+0x237c>
   145c4:	mov	r1, #34	; 0x22
   145c8:	bl	117d4 <__overflow@plt>
   145cc:	b	13cd8 <ftello64@plt+0x2450>
   145d0:	mov	r1, #34	; 0x22
   145d4:	bl	117d4 <__overflow@plt>
   145d8:	b	13d24 <ftello64@plt+0x249c>
   145dc:	mov	r1, #34	; 0x22
   145e0:	bl	117d4 <__overflow@plt>
   145e4:	b	13d70 <ftello64@plt+0x24e8>
   145e8:	mov	r1, #34	; 0x22
   145ec:	bl	117d4 <__overflow@plt>
   145f0:	ldrb	r0, [r5, #3]
   145f4:	cmp	r0, #0
   145f8:	beq	13dc8 <ftello64@plt+0x2540>
   145fc:	b	13dd4 <ftello64@plt+0x254c>
   14600:	mov	r1, #123	; 0x7b
   14604:	bl	117d4 <__overflow@plt>
   14608:	b	13c48 <ftello64@plt+0x23c0>
   1460c:	mov	r1, #125	; 0x7d
   14610:	bl	117d4 <__overflow@plt>
   14614:	b	14574 <ftello64@plt+0x2cec>
   14618:	mov	r1, #34	; 0x22
   1461c:	bl	117d4 <__overflow@plt>
   14620:	b	13e08 <ftello64@plt+0x2580>
   14624:	mov	r1, #58	; 0x3a
   14628:	bl	117d4 <__overflow@plt>
   1462c:	b	13fbc <ftello64@plt+0x2734>
   14630:	mov	r0, #0
   14634:	sub	sp, fp, #28
   14638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1463c:	bl	14f94 <ftello64@plt+0x370c>
   14640:	movw	r1, #8614	; 0x21a6
   14644:	mov	r0, #0
   14648:	mov	r2, #5
   1464c:	movt	r1, #3
   14650:	bl	115b8 <dcgettext@plt>
   14654:	mov	r4, r0
   14658:	ldr	r0, [r6]
   1465c:	bl	183cc <ftello64@plt+0x6b44>
   14660:	mov	r3, r0
   14664:	mov	r0, #1
   14668:	mov	r1, #0
   1466c:	mov	r2, r4
   14670:	bl	11660 <error@plt>
   14674:	mov	r0, #1
   14678:	bl	11990 <ftello64@plt+0x108>
   1467c:	movw	r0, #12664	; 0x3178
   14680:	movw	r1, #7878	; 0x1ec6
   14684:	movt	r0, #4
   14688:	movt	r1, #3
   1468c:	ldr	r4, [r0]
   14690:	movw	r0, #12772	; 0x31e4
   14694:	movt	r0, #4
   14698:	ldr	r5, [r0]
   1469c:	movw	r0, #7868	; 0x1ebc
   146a0:	movt	r0, #3
   146a4:	bl	1624c <ftello64@plt+0x49c4>
   146a8:	movw	r2, #7854	; 0x1eae
   146ac:	mov	r1, #0
   146b0:	stm	sp, {r0, r1}
   146b4:	movw	r1, #7745	; 0x1e41
   146b8:	mov	r0, r5
   146bc:	mov	r3, r4
   146c0:	movt	r1, #3
   146c4:	movt	r2, #3
   146c8:	bl	2d5b0 <ftello64@plt+0x1bd28>
   146cc:	mov	r0, #0
   146d0:	bl	116f0 <exit@plt>
   146d4:	mov	r0, #0
   146d8:	bl	11990 <ftello64@plt+0x108>
   146dc:	movw	r1, #7800	; 0x1e78
   146e0:	movt	r1, #3
   146e4:	b	146f0 <ftello64@plt+0x2e68>
   146e8:	movw	r1, #7822	; 0x1e8e
   146ec:	movt	r1, #3
   146f0:	mov	r0, #0
   146f4:	mov	r2, #5
   146f8:	bl	115b8 <dcgettext@plt>
   146fc:	mov	r4, r0
   14700:	ldr	r0, [r7]
   14704:	b	1465c <ftello64@plt+0x2dd4>
   14708:	movw	r1, #7897	; 0x1ed9
   1470c:	mov	r0, #0
   14710:	mov	r2, #5
   14714:	movt	r1, #3
   14718:	bl	115b8 <dcgettext@plt>
   1471c:	mov	r5, r0
   14720:	movw	r0, #12752	; 0x31d0
   14724:	movt	r0, #4
   14728:	ldr	r0, [r0]
   1472c:	ldr	r0, [r9, r0, lsl #2]
   14730:	bl	183cc <ftello64@plt+0x6b44>
   14734:	mov	r3, r0
   14738:	mov	r0, #0
   1473c:	mov	r1, #0
   14740:	mov	r2, r5
   14744:	bl	11660 <error@plt>
   14748:	mov	r0, #1
   1474c:	bl	11990 <ftello64@plt+0x108>
   14750:	bl	1172c <__errno_location@plt>
   14754:	movw	r1, #12752	; 0x31d0
   14758:	ldr	r4, [r0]
   1475c:	mov	r0, #0
   14760:	movt	r1, #4
   14764:	ldr	r1, [r1]
   14768:	ldr	r2, [r9, r1, lsl #2]
   1476c:	mov	r1, #3
   14770:	bl	18120 <ftello64@plt+0x6898>
   14774:	movw	r2, #9238	; 0x2416
   14778:	mov	r3, r0
   1477c:	mov	r0, #1
   14780:	mov	r1, r4
   14784:	movt	r2, #3
   14788:	bl	11660 <error@plt>
   1478c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14790:	add	fp, sp, #28
   14794:	sub	sp, sp, #4
   14798:	mov	r4, r0
   1479c:	ldrb	r0, [r0]
   147a0:	cmp	r0, #0
   147a4:	beq	14bc4 <ftello64@plt+0x333c>
   147a8:	mov	r5, #92	; 0x5c
   147ac:	mov	r6, #7
   147b0:	mov	r7, #13
   147b4:	mov	r8, #9
   147b8:	mov	r9, #11
   147bc:	mov	r1, r4
   147c0:	b	147d4 <ftello64@plt+0x2f4c>
   147c4:	strb	r0, [r4], #1
   147c8:	ldrb	r0, [r1]
   147cc:	cmp	r0, #0
   147d0:	beq	14bc4 <ftello64@plt+0x333c>
   147d4:	uxtb	r2, r0
   147d8:	mov	sl, r1
   147dc:	add	r1, r1, #1
   147e0:	cmp	r2, #92	; 0x5c
   147e4:	bne	147c4 <ftello64@plt+0x2f3c>
   147e8:	ldrb	r1, [r1]
   147ec:	sub	r0, r1, #48	; 0x30
   147f0:	cmp	r0, #72	; 0x48
   147f4:	bhi	14a7c <ftello64@plt+0x31f4>
   147f8:	add	r1, pc, #0
   147fc:	ldr	pc, [r1, r0, lsl #2]
   14800:	andeq	r4, r1, r4, lsr #18
   14804:	andeq	r4, r1, r4, lsl #21
   14808:	andeq	r4, r1, r4, lsl #21
   1480c:	andeq	r4, r1, r4, lsl #21
   14810:	andeq	r4, r1, r4, lsl #21
   14814:	andeq	r4, r1, r4, lsl #21
   14818:	andeq	r4, r1, r4, lsl #21
   1481c:	andeq	r4, r1, r4, lsl #21
   14820:	andeq	r4, r1, r4, lsl #21
   14824:	andeq	r4, r1, r4, lsl #21
   14828:	andeq	r4, r1, r4, lsl #21
   1482c:	andeq	r4, r1, r4, lsl #21
   14830:	andeq	r4, r1, r4, lsl #21
   14834:	andeq	r4, r1, r4, lsl #21
   14838:	andeq	r4, r1, r4, lsl #21
   1483c:	andeq	r4, r1, r4, lsl #21
   14840:	andeq	r4, r1, r4, lsl #21
   14844:	andeq	r4, r1, r4, lsl #21
   14848:	andeq	r4, r1, r4, lsl #21
   1484c:	andeq	r4, r1, r4, lsl #21
   14850:	andeq	r4, r1, r4, lsl #21
   14854:	andeq	r4, r1, r4, lsl #21
   14858:	andeq	r4, r1, r4, lsl #21
   1485c:	andeq	r4, r1, r4, lsl #21
   14860:	andeq	r4, r1, r4, lsl #21
   14864:	andeq	r4, r1, r4, lsl #21
   14868:	andeq	r4, r1, r4, lsl #21
   1486c:	andeq	r4, r1, r4, lsl #21
   14870:	andeq	r4, r1, r4, lsl #21
   14874:	andeq	r4, r1, r4, lsl #21
   14878:	andeq	r4, r1, r4, lsl #21
   1487c:	andeq	r4, r1, r4, lsl #21
   14880:	andeq	r4, r1, r4, lsl #21
   14884:	andeq	r4, r1, r4, lsl #21
   14888:	andeq	r4, r1, r4, lsl #21
   1488c:	andeq	r4, r1, r4, lsl #21
   14890:	andeq	r4, r1, r4, lsl #21
   14894:	andeq	r4, r1, r4, lsl #21
   14898:	andeq	r4, r1, r4, lsl #21
   1489c:	andeq	r4, r1, r4, lsl #21
   148a0:	andeq	r4, r1, r4, lsl #21
   148a4:	andeq	r4, r1, r4, lsl #21
   148a8:	andeq	r4, r1, r4, lsl #21
   148ac:	andeq	r4, r1, r4, lsl #21
   148b0:	andeq	r4, r1, r4, lsl #21
   148b4:	andeq	r4, r1, r4, lsl #21
   148b8:	andeq	r4, r1, r4, lsl #21
   148bc:	andeq	r4, r1, r4, lsl #21
   148c0:	andeq	r4, r1, r4, lsl #21
   148c4:	andeq	r4, r1, r4, asr #19
   148c8:	ldrdeq	r4, [r1], -ip
   148cc:			; <UNDEFINED> instruction: 0x00014bb4
   148d0:	andeq	r4, r1, r4, lsl #21
   148d4:	andeq	r4, r1, r4, lsl #21
   148d8:	muleq	r1, r0, r9
   148dc:	andeq	r4, r1, r4, lsl #21
   148e0:	andeq	r4, r1, r4, lsl #21
   148e4:	andeq	r4, r1, r4, lsl #21
   148e8:	andeq	r4, r1, r4, lsl #21
   148ec:	andeq	r4, r1, r4, lsl #21
   148f0:	andeq	r4, r1, r4, lsl #21
   148f4:	andeq	r4, r1, r4, lsl #21
   148f8:	strdeq	r4, [r1], -r8
   148fc:	andeq	r4, r1, r4, lsl #21
   14900:	andeq	r4, r1, r4, lsl #21
   14904:	andeq	r4, r1, r4, lsl #21
   14908:	andeq	r4, r1, r4, lsl sl
   1490c:	andeq	r4, r1, r4, lsl #21
   14910:	andeq	r4, r1, ip, lsr #20
   14914:	andeq	r4, r1, r4, lsl #21
   14918:	andeq	r4, r1, ip, lsr #19
   1491c:	andeq	r4, r1, r4, lsl #21
   14920:	andeq	r4, r1, r4, asr #20
   14924:	mov	r1, sl
   14928:	mov	r0, #0
   1492c:	ldrb	r2, [r1, #2]!
   14930:	and	r3, r2, #248	; 0xf8
   14934:	cmp	r3, #48	; 0x30
   14938:	bne	147c4 <ftello64@plt+0x2f3c>
   1493c:	mov	r1, sl
   14940:	sub	r0, r2, #48	; 0x30
   14944:	ldrb	r2, [r1, #3]!
   14948:	and	r3, r2, #248	; 0xf8
   1494c:	cmp	r3, #48	; 0x30
   14950:	bne	147c4 <ftello64@plt+0x2f3c>
   14954:	mov	r1, sl
   14958:	add	r0, r2, r0, lsl #3
   1495c:	ldrb	r2, [r1, #4]!
   14960:	sub	r0, r0, #48	; 0x30
   14964:	and	r3, r2, #248	; 0xf8
   14968:	cmp	r3, #48	; 0x30
   1496c:	bne	147c4 <ftello64@plt+0x2f3c>
   14970:	add	r0, r2, r0, lsl #3
   14974:	add	r1, sl, #5
   14978:	sub	r0, r0, #48	; 0x30
   1497c:	strb	r0, [r4], #1
   14980:	ldrb	r0, [r1]
   14984:	cmp	r0, #0
   14988:	bne	147d4 <ftello64@plt+0x2f4c>
   1498c:	b	14bc4 <ftello64@plt+0x333c>
   14990:	mov	r0, #12
   14994:	strb	r0, [r4], #1
   14998:	add	r1, sl, #2
   1499c:	ldrb	r0, [r1]
   149a0:	cmp	r0, #0
   149a4:	bne	147d4 <ftello64@plt+0x2f4c>
   149a8:	b	14bc4 <ftello64@plt+0x333c>
   149ac:	strb	r9, [r4], #1
   149b0:	add	r1, sl, #2
   149b4:	ldrb	r0, [r1]
   149b8:	cmp	r0, #0
   149bc:	bne	147d4 <ftello64@plt+0x2f4c>
   149c0:	b	14bc4 <ftello64@plt+0x333c>
   149c4:	strb	r6, [r4], #1
   149c8:	add	r1, sl, #2
   149cc:	ldrb	r0, [r1]
   149d0:	cmp	r0, #0
   149d4:	bne	147d4 <ftello64@plt+0x2f4c>
   149d8:	b	14bc4 <ftello64@plt+0x333c>
   149dc:	mov	r0, #8
   149e0:	strb	r0, [r4], #1
   149e4:	add	r1, sl, #2
   149e8:	ldrb	r0, [r1]
   149ec:	cmp	r0, #0
   149f0:	bne	147d4 <ftello64@plt+0x2f4c>
   149f4:	b	14bc4 <ftello64@plt+0x333c>
   149f8:	mov	r0, #10
   149fc:	strb	r0, [r4], #1
   14a00:	add	r1, sl, #2
   14a04:	ldrb	r0, [r1]
   14a08:	cmp	r0, #0
   14a0c:	bne	147d4 <ftello64@plt+0x2f4c>
   14a10:	b	14bc4 <ftello64@plt+0x333c>
   14a14:	strb	r7, [r4], #1
   14a18:	add	r1, sl, #2
   14a1c:	ldrb	r0, [r1]
   14a20:	cmp	r0, #0
   14a24:	bne	147d4 <ftello64@plt+0x2f4c>
   14a28:	b	14bc4 <ftello64@plt+0x333c>
   14a2c:	strb	r8, [r4], #1
   14a30:	add	r1, sl, #2
   14a34:	ldrb	r0, [r1]
   14a38:	cmp	r0, #0
   14a3c:	bne	147d4 <ftello64@plt+0x2f4c>
   14a40:	b	14bc4 <ftello64@plt+0x333c>
   14a44:	bl	116e4 <__ctype_b_loc@plt>
   14a48:	mov	r1, sl
   14a4c:	ldr	r0, [r0]
   14a50:	ldrb	r2, [r1, #2]!
   14a54:	add	r3, r0, r2, lsl #1
   14a58:	ldrb	r3, [r3, #1]
   14a5c:	tst	r3, #16
   14a60:	bne	14aa8 <ftello64@plt+0x3220>
   14a64:	movw	r0, #30812	; 0x785c
   14a68:	strh	r0, [r4], #2
   14a6c:	ldrb	r0, [r1]
   14a70:	cmp	r0, #0
   14a74:	bne	147d4 <ftello64@plt+0x2f4c>
   14a78:	b	14bc4 <ftello64@plt+0x333c>
   14a7c:	cmp	r1, #0
   14a80:	beq	14bc4 <ftello64@plt+0x333c>
   14a84:	strb	r5, [r4]
   14a88:	ldrb	r0, [sl, #1]
   14a8c:	strb	r0, [r4, #1]
   14a90:	add	r4, r4, #2
   14a94:	add	r1, sl, #2
   14a98:	ldrb	r0, [r1]
   14a9c:	cmp	r0, #0
   14aa0:	bne	147d4 <ftello64@plt+0x2f4c>
   14aa4:	b	14bc4 <ftello64@plt+0x333c>
   14aa8:	sub	r1, r2, #97	; 0x61
   14aac:	uxtb	r3, r1
   14ab0:	mvn	r1, #86	; 0x56
   14ab4:	cmp	r3, #6
   14ab8:	bcc	14ad0 <ftello64@plt+0x3248>
   14abc:	sub	r1, r2, #65	; 0x41
   14ac0:	uxtb	r1, r1
   14ac4:	cmp	r1, #6
   14ac8:	mvn	r1, #47	; 0x2f
   14acc:	mvncc	r1, #54	; 0x36
   14ad0:	add	r2, r1, r2
   14ad4:	mov	r1, sl
   14ad8:	ldrb	r3, [r1, #3]!
   14adc:	add	r6, r0, r3, lsl #1
   14ae0:	ldrb	r6, [r6, #1]
   14ae4:	tst	r6, #16
   14ae8:	bne	14b04 <ftello64@plt+0x327c>
   14aec:	mov	r6, #7
   14af0:	strb	r2, [r4], #1
   14af4:	ldrb	r0, [r1]
   14af8:	cmp	r0, #0
   14afc:	bne	147d4 <ftello64@plt+0x2f4c>
   14b00:	b	14bc4 <ftello64@plt+0x333c>
   14b04:	lsl	r1, r2, #4
   14b08:	sub	r2, r3, #97	; 0x61
   14b0c:	uxtb	r6, r2
   14b10:	mvn	r2, #86	; 0x56
   14b14:	cmp	r6, #6
   14b18:	bcc	14b30 <ftello64@plt+0x32a8>
   14b1c:	sub	r2, r3, #65	; 0x41
   14b20:	uxtb	r2, r2
   14b24:	cmp	r2, #6
   14b28:	mvn	r2, #47	; 0x2f
   14b2c:	mvncc	r2, #54	; 0x36
   14b30:	add	r2, r2, r3
   14b34:	mov	r6, #7
   14b38:	add	r2, r2, r1
   14b3c:	mov	r1, sl
   14b40:	ldrb	r3, [r1, #4]!
   14b44:	add	r0, r0, r3, lsl #1
   14b48:	ldrb	r0, [r0, #1]
   14b4c:	tst	r0, #16
   14b50:	bne	14b68 <ftello64@plt+0x32e0>
   14b54:	strb	r2, [r4], #1
   14b58:	ldrb	r0, [r1]
   14b5c:	cmp	r0, #0
   14b60:	bne	147d4 <ftello64@plt+0x2f4c>
   14b64:	b	14bc4 <ftello64@plt+0x333c>
   14b68:	sub	r1, r3, #97	; 0x61
   14b6c:	lsl	r0, r2, #4
   14b70:	uxtb	r2, r1
   14b74:	mvn	r1, #86	; 0x56
   14b78:	cmp	r2, #6
   14b7c:	bcc	14b94 <ftello64@plt+0x330c>
   14b80:	sub	r1, r3, #65	; 0x41
   14b84:	uxtb	r1, r1
   14b88:	cmp	r1, #6
   14b8c:	mvn	r1, #47	; 0x2f
   14b90:	mvncc	r1, #54	; 0x36
   14b94:	add	r1, r1, r3
   14b98:	add	r2, r1, r0
   14b9c:	add	r1, sl, #5
   14ba0:	strb	r2, [r4], #1
   14ba4:	ldrb	r0, [r1]
   14ba8:	cmp	r0, #0
   14bac:	bne	147d4 <ftello64@plt+0x2f4c>
   14bb0:	b	14bc4 <ftello64@plt+0x333c>
   14bb4:	add	r0, sl, #2
   14bb8:	ldrb	r1, [r0], #1
   14bbc:	cmp	r1, #0
   14bc0:	bne	14bb8 <ftello64@plt+0x3330>
   14bc4:	mov	r0, #0
   14bc8:	strb	r0, [r4]
   14bcc:	sub	sp, fp, #28
   14bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bd4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14bd8:	add	fp, sp, #24
   14bdc:	sub	sp, sp, #8
   14be0:	mov	r9, r1
   14be4:	mov	r1, sp
   14be8:	bl	14d34 <ftello64@plt+0x34ac>
   14bec:	mov	r1, #0
   14bf0:	mov	r8, r9
   14bf4:	mov	r0, #0
   14bf8:	str	r1, [r9, #8]
   14bfc:	str	r1, [r9]
   14c00:	str	r1, [r8, #4]!
   14c04:	ldr	r7, [sp]
   14c08:	ldr	r6, [sp, #4]
   14c0c:	cmp	r7, r6
   14c10:	bcs	14d1c <ftello64@plt+0x3494>
   14c14:	mov	r0, #0
   14c18:	mov	ip, #0
   14c1c:	mov	r3, #0
   14c20:	mov	r1, #0
   14c24:	cmp	r7, r6
   14c28:	bcs	14c38 <ftello64@plt+0x33b0>
   14c2c:	b	14c48 <ftello64@plt+0x33c0>
   14c30:	add	r7, r5, #1
   14c34:	mov	r3, r2
   14c38:	cmp	r7, r6
   14c3c:	bcs	14d1c <ftello64@plt+0x3494>
   14c40:	cmp	r7, r6
   14c44:	bcs	14c38 <ftello64@plt+0x33b0>
   14c48:	ldrb	r2, [r7]
   14c4c:	mov	r4, #1
   14c50:	mov	r5, r7
   14c54:	cmp	r2, #10
   14c58:	beq	14c94 <ftello64@plt+0x340c>
   14c5c:	add	r2, r7, #1
   14c60:	mov	r4, r2
   14c64:	cmp	r6, r2
   14c68:	beq	14c84 <ftello64@plt+0x33fc>
   14c6c:	mov	r2, r4
   14c70:	ldrb	r5, [r2], #1
   14c74:	cmp	r5, #10
   14c78:	bne	14c60 <ftello64@plt+0x33d8>
   14c7c:	sub	r5, r2, #1
   14c80:	b	14c88 <ftello64@plt+0x3400>
   14c84:	mov	r5, r6
   14c88:	cmp	r4, r6
   14c8c:	mov	r4, #0
   14c90:	movwcc	r4, #1
   14c94:	cmp	r5, r7
   14c98:	bls	14d04 <ftello64@plt+0x347c>
   14c9c:	ldr	r2, [r8]
   14ca0:	cmp	r1, r2
   14ca4:	mov	r2, ip
   14ca8:	bne	14ccc <ftello64@plt+0x3444>
   14cac:	mov	r0, r3
   14cb0:	mov	r1, r8
   14cb4:	mov	r2, #8
   14cb8:	bl	2d990 <ftello64@plt+0x1c108>
   14cbc:	str	r0, [r9]
   14cc0:	mov	r2, r0
   14cc4:	mov	ip, r0
   14cc8:	ldr	r1, [r9, #8]
   14ccc:	mov	r3, r0
   14cd0:	cmp	r4, #0
   14cd4:	str	r7, [r3, r1, lsl #3]!
   14cd8:	sub	r7, r5, r7
   14cdc:	add	r1, r1, #1
   14ce0:	str	r7, [r3, #4]
   14ce4:	str	r1, [r9, #8]
   14ce8:	bne	14c30 <ftello64@plt+0x33a8>
   14cec:	mov	r3, r2
   14cf0:	mov	ip, r2
   14cf4:	mov	r7, r5
   14cf8:	cmp	r7, r6
   14cfc:	bcc	14c40 <ftello64@plt+0x33b8>
   14d00:	b	14d1c <ftello64@plt+0x3494>
   14d04:	cmp	r4, #0
   14d08:	mov	r2, r3
   14d0c:	bne	14c30 <ftello64@plt+0x33a8>
   14d10:	mov	r7, r5
   14d14:	cmp	r7, r6
   14d18:	bcc	14c40 <ftello64@plt+0x33b8>
   14d1c:	movw	r3, #20188	; 0x4edc
   14d20:	mov	r2, #8
   14d24:	movt	r3, #1
   14d28:	sub	sp, fp, #24
   14d2c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14d30:	b	11834 <qsort@plt>
   14d34:	push	{r4, r5, r6, r7, fp, lr}
   14d38:	add	fp, sp, #16
   14d3c:	sub	sp, sp, #8
   14d40:	movw	r6, #12768	; 0x31e0
   14d44:	mov	r4, r1
   14d48:	mov	r5, r0
   14d4c:	cmp	r0, #0
   14d50:	movt	r6, #4
   14d54:	beq	14da0 <ftello64@plt+0x3518>
   14d58:	ldrb	r0, [r5]
   14d5c:	cmp	r0, #0
   14d60:	beq	14da0 <ftello64@plt+0x3518>
   14d64:	movw	r1, #9336	; 0x2478
   14d68:	mov	r0, r5
   14d6c:	movt	r1, #3
   14d70:	bl	11510 <strcmp@plt>
   14d74:	cmp	r0, #0
   14d78:	beq	14da0 <ftello64@plt+0x3518>
   14d7c:	add	r2, sp, #4
   14d80:	mov	r0, r5
   14d84:	mov	r1, #0
   14d88:	mov	r7, #0
   14d8c:	bl	1871c <ftello64@plt+0x6e94>
   14d90:	cmp	r0, #0
   14d94:	str	r0, [r4]
   14d98:	bne	14dc0 <ftello64@plt+0x3538>
   14d9c:	b	14de8 <ftello64@plt+0x3560>
   14da0:	ldr	r0, [r6]
   14da4:	add	r2, sp, #4
   14da8:	mov	r1, #0
   14dac:	bl	183e4 <ftello64@plt+0x6b5c>
   14db0:	mov	r7, #1
   14db4:	cmp	r0, #0
   14db8:	str	r0, [r4]
   14dbc:	beq	14de8 <ftello64@plt+0x3560>
   14dc0:	cmp	r7, #0
   14dc4:	beq	14dd4 <ftello64@plt+0x354c>
   14dc8:	ldr	r0, [r6]
   14dcc:	bl	11810 <clearerr_unlocked@plt>
   14dd0:	ldr	r0, [r4]
   14dd4:	ldr	r1, [sp, #4]
   14dd8:	add	r0, r0, r1
   14ddc:	str	r0, [r4, #4]
   14de0:	sub	sp, fp, #16
   14de4:	pop	{r4, r5, r6, r7, fp, pc}
   14de8:	movw	r0, #9336	; 0x2478
   14dec:	cmp	r7, #0
   14df0:	movt	r0, #3
   14df4:	movne	r5, r0
   14df8:	bl	1172c <__errno_location@plt>
   14dfc:	ldr	r4, [r0]
   14e00:	mov	r0, #0
   14e04:	mov	r1, #3
   14e08:	mov	r2, r5
   14e0c:	bl	18120 <ftello64@plt+0x6898>
   14e10:	movw	r2, #9238	; 0x2416
   14e14:	mov	r3, r0
   14e18:	mov	r0, #1
   14e1c:	mov	r1, r4
   14e20:	movt	r2, #3
   14e24:	bl	11660 <error@plt>
   14e28:	push	{r4, r5, r6, sl, fp, lr}
   14e2c:	add	fp, sp, #16
   14e30:	sub	sp, sp, #8
   14e34:	mov	r1, #0
   14e38:	mov	r6, r0
   14e3c:	movw	r3, #13368	; 0x3438
   14e40:	add	r2, r0, #36	; 0x24
   14e44:	str	r1, [r0, #8]
   14e48:	str	r1, [r6, #4]!
   14e4c:	movw	r1, #14136	; 0x3738
   14e50:	movt	r3, #4
   14e54:	movt	r1, #4
   14e58:	ldrb	r1, [r1, #1]
   14e5c:	str	r2, [r0, #20]
   14e60:	cmp	r1, #0
   14e64:	moveq	r3, r1
   14e68:	str	r3, [r0, #24]
   14e6c:	ldr	r4, [r0]
   14e70:	mov	r0, r4
   14e74:	bl	11714 <strlen@plt>
   14e78:	mov	r1, r0
   14e7c:	mov	r0, r4
   14e80:	mov	r2, r6
   14e84:	bl	187d0 <ftello64@plt+0x6f48>
   14e88:	cmp	r0, #0
   14e8c:	bne	14ea0 <ftello64@plt+0x3618>
   14e90:	mov	r0, r6
   14e94:	sub	sp, fp, #16
   14e98:	pop	{r4, r5, r6, sl, fp, lr}
   14e9c:	b	1a08c <ftello64@plt+0x8804>
   14ea0:	movw	r1, #8595	; 0x2193
   14ea4:	mov	r5, r0
   14ea8:	mov	r0, #0
   14eac:	mov	r2, #5
   14eb0:	movt	r1, #3
   14eb4:	bl	115b8 <dcgettext@plt>
   14eb8:	mov	r6, r0
   14ebc:	mov	r0, r4
   14ec0:	bl	183cc <ftello64@plt+0x6b44>
   14ec4:	str	r0, [sp]
   14ec8:	mov	r0, #1
   14ecc:	mov	r1, #0
   14ed0:	mov	r2, r6
   14ed4:	mov	r3, r5
   14ed8:	bl	11660 <error@plt>
   14edc:	push	{r4, r5, r6, sl, fp, lr}
   14ee0:	add	fp, sp, #16
   14ee4:	movw	r2, #14136	; 0x3738
   14ee8:	ldr	lr, [r1, #4]
   14eec:	ldr	ip, [r0, #4]
   14ef0:	movt	r2, #4
   14ef4:	ldrb	r2, [r2, #1]
   14ef8:	cmp	ip, lr
   14efc:	mov	r3, lr
   14f00:	movlt	r3, ip
   14f04:	cmp	r2, #0
   14f08:	beq	14f50 <ftello64@plt+0x36c8>
   14f0c:	cmp	r3, #1
   14f10:	blt	14f80 <ftello64@plt+0x36f8>
   14f14:	ldr	r1, [r1]
   14f18:	ldr	r2, [r0]
   14f1c:	movw	r5, #13368	; 0x3438
   14f20:	mov	r4, #0
   14f24:	movt	r5, #4
   14f28:	ldrb	r0, [r1, r4]
   14f2c:	ldrb	r6, [r2, r4]
   14f30:	ldrb	r0, [r5, r0]
   14f34:	ldrb	r6, [r5, r6]
   14f38:	subs	r0, r6, r0
   14f3c:	bne	14f90 <ftello64@plt+0x3708>
   14f40:	add	r4, r4, #1
   14f44:	cmp	r4, r3
   14f48:	blt	14f28 <ftello64@plt+0x36a0>
   14f4c:	b	14f80 <ftello64@plt+0x36f8>
   14f50:	cmp	r3, #1
   14f54:	blt	14f80 <ftello64@plt+0x36f8>
   14f58:	ldr	r1, [r1]
   14f5c:	ldr	r2, [r0]
   14f60:	mov	r4, #0
   14f64:	ldrb	r0, [r1, r4]
   14f68:	ldrb	r5, [r2, r4]
   14f6c:	subs	r0, r5, r0
   14f70:	bne	14f90 <ftello64@plt+0x3708>
   14f74:	add	r4, r4, #1
   14f78:	cmp	r4, r3
   14f7c:	blt	14f64 <ftello64@plt+0x36dc>
   14f80:	cmp	ip, lr
   14f84:	mov	r0, #0
   14f88:	movwgt	r0, #1
   14f8c:	mvnlt	r0, #0
   14f90:	pop	{r4, r5, r6, sl, fp, pc}
   14f94:	push	{fp, lr}
   14f98:	mov	fp, sp
   14f9c:	bl	1172c <__errno_location@plt>
   14fa0:	movw	r1, #8671	; 0x21df
   14fa4:	ldr	r4, [r0]
   14fa8:	mov	r0, #0
   14fac:	mov	r2, #5
   14fb0:	movt	r1, #3
   14fb4:	bl	115b8 <dcgettext@plt>
   14fb8:	mov	r2, r0
   14fbc:	mov	r0, #1
   14fc0:	mov	r1, r4
   14fc4:	bl	11660 <error@plt>
   14fc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fcc:	add	fp, sp, #28
   14fd0:	sub	sp, sp, #12
   14fd4:	cmp	r2, #1
   14fd8:	blt	1515c <ftello64@plt+0x38d4>
   14fdc:	sub	sl, r2, #1
   14fe0:	movw	r2, #14136	; 0x3738
   14fe4:	ldr	r8, [r0, #4]
   14fe8:	movt	r2, #4
   14fec:	ldrb	r2, [r2, #1]
   14ff0:	cmp	r2, #0
   14ff4:	beq	150c0 <ftello64@plt+0x3838>
   14ff8:	movw	r3, #13368	; 0x3438
   14ffc:	str	r0, [sp]
   15000:	mov	r0, #0
   15004:	movt	r3, #4
   15008:	b	15020 <ftello64@plt+0x3798>
   1500c:	ldr	r0, [sp, #4]
   15010:	sub	sl, r9, #1
   15014:	mov	r1, ip
   15018:	cmp	r0, sl
   1501c:	bgt	1515c <ftello64@plt+0x38d4>
   15020:	add	r2, r0, sl
   15024:	stmib	sp, {r0, sl}
   15028:	mov	ip, r1
   1502c:	add	r2, r2, r2, lsr #31
   15030:	asr	r9, r2, #1
   15034:	add	r2, r1, r9, lsl #3
   15038:	ldr	sl, [r2, #4]
   1503c:	cmp	r8, sl
   15040:	mov	r6, sl
   15044:	movlt	r6, r8
   15048:	cmp	r6, #1
   1504c:	blt	15088 <ftello64@plt+0x3800>
   15050:	ldr	r0, [sp]
   15054:	ldr	r7, [ip, r9, lsl #3]
   15058:	mov	r4, #0
   1505c:	ldr	r2, [r0]
   15060:	ldrb	r5, [r7, r4]
   15064:	ldrb	lr, [r2, r4]
   15068:	ldrb	r5, [r3, r5]
   1506c:	ldrb	r0, [r3, lr]
   15070:	sub	r5, r0, r5
   15074:	cmp	r5, #0
   15078:	bne	150b8 <ftello64@plt+0x3830>
   1507c:	add	r4, r4, #1
   15080:	cmp	r4, r6
   15084:	blt	15060 <ftello64@plt+0x37d8>
   15088:	cmp	r8, sl
   1508c:	mov	r5, #0
   15090:	movwgt	r5, #1
   15094:	blt	1500c <ftello64@plt+0x3784>
   15098:	cmp	r5, #0
   1509c:	beq	15168 <ftello64@plt+0x38e0>
   150a0:	ldr	sl, [sp, #8]
   150a4:	mov	r1, ip
   150a8:	add	r0, r9, #1
   150ac:	cmp	r0, sl
   150b0:	ble	15020 <ftello64@plt+0x3798>
   150b4:	b	1515c <ftello64@plt+0x38d4>
   150b8:	bpl	15098 <ftello64@plt+0x3810>
   150bc:	b	1500c <ftello64@plt+0x3784>
   150c0:	mov	ip, r0
   150c4:	mov	lr, #0
   150c8:	b	150d8 <ftello64@plt+0x3850>
   150cc:	sub	sl, r9, #1
   150d0:	cmp	lr, sl
   150d4:	bgt	1515c <ftello64@plt+0x38d4>
   150d8:	add	r0, lr, sl
   150dc:	add	r0, r0, r0, lsr #31
   150e0:	asr	r9, r0, #1
   150e4:	add	r0, r1, r9, lsl #3
   150e8:	ldr	r6, [r0, #4]
   150ec:	cmp	r8, r6
   150f0:	mov	r5, r6
   150f4:	movlt	r5, r8
   150f8:	cmp	r5, #1
   150fc:	blt	15128 <ftello64@plt+0x38a0>
   15100:	ldr	r2, [r1, r9, lsl #3]
   15104:	ldr	r7, [ip]
   15108:	mov	r3, #0
   1510c:	ldrb	r0, [r2, r3]
   15110:	ldrb	r4, [r7, r3]
   15114:	subs	r4, r4, r0
   15118:	bne	15150 <ftello64@plt+0x38c8>
   1511c:	add	r3, r3, #1
   15120:	cmp	r3, r5
   15124:	blt	1510c <ftello64@plt+0x3884>
   15128:	cmp	r8, r6
   1512c:	mov	r4, #0
   15130:	movwgt	r4, #1
   15134:	blt	150cc <ftello64@plt+0x3844>
   15138:	cmp	r4, #0
   1513c:	beq	15168 <ftello64@plt+0x38e0>
   15140:	add	lr, r9, #1
   15144:	cmp	lr, sl
   15148:	ble	150d8 <ftello64@plt+0x3850>
   1514c:	b	1515c <ftello64@plt+0x38d4>
   15150:	cmn	r4, #1
   15154:	bgt	15138 <ftello64@plt+0x38b0>
   15158:	b	150cc <ftello64@plt+0x3844>
   1515c:	mov	r0, #0
   15160:	sub	sp, fp, #28
   15164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15168:	mov	r0, #1
   1516c:	sub	sp, fp, #28
   15170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15174:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15178:	add	fp, sp, #24
   1517c:	movw	r2, #14136	; 0x3738
   15180:	ldr	lr, [r1, #4]
   15184:	ldr	ip, [r0, #4]
   15188:	movt	r2, #4
   1518c:	ldrb	r2, [r2, #1]
   15190:	cmp	ip, lr
   15194:	mov	r3, lr
   15198:	movlt	r3, ip
   1519c:	cmp	r2, #0
   151a0:	beq	151e8 <ftello64@plt+0x3960>
   151a4:	cmp	r3, #1
   151a8:	blt	15218 <ftello64@plt+0x3990>
   151ac:	ldr	r8, [r1]
   151b0:	ldr	r4, [r0]
   151b4:	movw	r7, #13368	; 0x3438
   151b8:	mov	r5, #0
   151bc:	movt	r7, #4
   151c0:	ldrb	r6, [r8, r5]
   151c4:	ldrb	r2, [r4, r5]
   151c8:	ldrb	r6, [r7, r6]
   151cc:	ldrb	r2, [r7, r2]
   151d0:	subs	r6, r2, r6
   151d4:	bne	1522c <ftello64@plt+0x39a4>
   151d8:	add	r5, r5, #1
   151dc:	cmp	r5, r3
   151e0:	blt	151c0 <ftello64@plt+0x3938>
   151e4:	b	15218 <ftello64@plt+0x3990>
   151e8:	cmp	r3, #1
   151ec:	blt	15218 <ftello64@plt+0x3990>
   151f0:	ldr	r2, [r1]
   151f4:	ldr	r4, [r0]
   151f8:	mov	r5, #0
   151fc:	ldrb	r6, [r2, r5]
   15200:	ldrb	r7, [r4, r5]
   15204:	subs	r6, r7, r6
   15208:	bne	1522c <ftello64@plt+0x39a4>
   1520c:	add	r5, r5, #1
   15210:	cmp	r5, r3
   15214:	blt	151fc <ftello64@plt+0x3974>
   15218:	cmp	ip, lr
   1521c:	mov	r6, #0
   15220:	mvn	r2, #0
   15224:	movwgt	r6, #1
   15228:	blt	15254 <ftello64@plt+0x39cc>
   1522c:	cmp	r6, #0
   15230:	mov	r2, r6
   15234:	bne	15254 <ftello64@plt+0x39cc>
   15238:	ldr	r1, [r1]
   1523c:	ldr	r0, [r0]
   15240:	mvn	r2, #0
   15244:	cmp	r0, r1
   15248:	bcc	15254 <ftello64@plt+0x39cc>
   1524c:	mov	r2, #0
   15250:	movwhi	r2, #1
   15254:	mov	r0, r2
   15258:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1525c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15260:	add	fp, sp, #28
   15264:	sub	sp, sp, #4
   15268:	cmp	r0, r1
   1526c:	bcs	1552c <ftello64@plt+0x3ca4>
   15270:	movw	sl, #13880	; 0x3638
   15274:	movw	r6, #12772	; 0x31e4
   15278:	mov	r4, r1
   1527c:	mov	r5, r0
   15280:	mov	r8, #34	; 0x22
   15284:	mov	r9, #92	; 0x5c
   15288:	movt	sl, #4
   1528c:	movt	r6, #4
   15290:	b	152b0 <ftello64@plt+0x3a28>
   15294:	ldr	r1, [r6]
   15298:	movw	r0, #8719	; 0x220f
   1529c:	movt	r0, #3
   152a0:	bl	114bc <fputs_unlocked@plt>
   152a4:	add	r5, r5, #1
   152a8:	cmp	r4, r5
   152ac:	beq	1552c <ftello64@plt+0x3ca4>
   152b0:	ldrb	r7, [r5]
   152b4:	ldrb	r0, [sl, r7]
   152b8:	cmp	r0, #0
   152bc:	beq	153ec <ftello64@plt+0x3b64>
   152c0:	sub	r0, r7, #34	; 0x22
   152c4:	cmp	r0, #61	; 0x3d
   152c8:	bhi	1541c <ftello64@plt+0x3b94>
   152cc:	add	r1, pc, #0
   152d0:	ldr	pc, [r1, r0, lsl #2]
   152d4:	andeq	r5, r1, r0, lsl #9
   152d8:	andeq	r5, r1, ip, asr #7
   152dc:	andeq	r5, r1, ip, asr #7
   152e0:	andeq	r5, r1, ip, asr #7
   152e4:	andeq	r5, r1, ip, asr #7
   152e8:	andeq	r5, r1, ip, asr #8
   152ec:	andeq	r5, r1, ip, asr #8
   152f0:	andeq	r5, r1, ip, asr #8
   152f4:	andeq	r5, r1, ip, asr #8
   152f8:	andeq	r5, r1, ip, asr #8
   152fc:	andeq	r5, r1, ip, asr #8
   15300:	andeq	r5, r1, ip, asr #8
   15304:	andeq	r5, r1, ip, asr #8
   15308:	andeq	r5, r1, ip, asr #8
   1530c:	andeq	r5, r1, ip, asr #8
   15310:	andeq	r5, r1, ip, asr #8
   15314:	andeq	r5, r1, ip, asr #8
   15318:	andeq	r5, r1, ip, asr #8
   1531c:	andeq	r5, r1, ip, asr #8
   15320:	andeq	r5, r1, ip, asr #8
   15324:	andeq	r5, r1, ip, asr #8
   15328:	andeq	r5, r1, ip, asr #8
   1532c:	andeq	r5, r1, ip, asr #8
   15330:	andeq	r5, r1, ip, asr #8
   15334:	andeq	r5, r1, ip, asr #8
   15338:	andeq	r5, r1, ip, asr #8
   1533c:	andeq	r5, r1, ip, asr #8
   15340:	andeq	r5, r1, ip, asr #8
   15344:	andeq	r5, r1, ip, asr #8
   15348:	andeq	r5, r1, ip, asr #8
   1534c:	andeq	r5, r1, ip, asr #8
   15350:	andeq	r5, r1, ip, asr #8
   15354:	andeq	r5, r1, ip, asr #8
   15358:	andeq	r5, r1, ip, asr #8
   1535c:	andeq	r5, r1, ip, asr #8
   15360:	andeq	r5, r1, ip, asr #8
   15364:	andeq	r5, r1, ip, asr #8
   15368:	andeq	r5, r1, ip, asr #8
   1536c:	andeq	r5, r1, ip, asr #8
   15370:	andeq	r5, r1, ip, asr #8
   15374:	andeq	r5, r1, ip, asr #8
   15378:	andeq	r5, r1, ip, asr #8
   1537c:	andeq	r5, r1, ip, asr #8
   15380:	andeq	r5, r1, ip, asr #8
   15384:	andeq	r5, r1, ip, asr #8
   15388:	andeq	r5, r1, ip, asr #8
   1538c:	andeq	r5, r1, ip, asr #8
   15390:	andeq	r5, r1, ip, asr #8
   15394:	andeq	r5, r1, ip, asr #8
   15398:	andeq	r5, r1, ip, asr #8
   1539c:	andeq	r5, r1, ip, asr #8
   153a0:	andeq	r5, r1, ip, asr #8
   153a4:	andeq	r5, r1, ip, asr #8
   153a8:	andeq	r5, r1, ip, asr #8
   153ac:	andeq	r5, r1, ip, asr #8
   153b0:	andeq	r5, r1, ip, asr #8
   153b4:	andeq	r5, r1, ip, asr #8
   153b8:	andeq	r5, r1, ip, asr #8
   153bc:	muleq	r1, r4, r2
   153c0:	andeq	r5, r1, ip, asr #8
   153c4:	andeq	r5, r1, ip, asr #8
   153c8:	andeq	r5, r1, ip, asr #7
   153cc:	ldr	r0, [r6]
   153d0:	ldr	r1, [r0, #20]
   153d4:	ldr	r2, [r0, #24]
   153d8:	cmp	r1, r2
   153dc:	bcs	154e8 <ftello64@plt+0x3c60>
   153e0:	add	r2, r1, #1
   153e4:	str	r2, [r0, #20]
   153e8:	strb	r9, [r1]
   153ec:	ldr	r0, [r6]
   153f0:	ldr	r1, [r0, #20]
   153f4:	ldr	r2, [r0, #24]
   153f8:	cmp	r1, r2
   153fc:	bcs	154d0 <ftello64@plt+0x3c48>
   15400:	add	r2, r1, #1
   15404:	str	r2, [r0, #20]
   15408:	strb	r7, [r1]
   1540c:	add	r5, r5, #1
   15410:	cmp	r4, r5
   15414:	bne	152b0 <ftello64@plt+0x3a28>
   15418:	b	1552c <ftello64@plt+0x3ca4>
   1541c:	cmp	r7, #123	; 0x7b
   15420:	cmpne	r7, #125	; 0x7d
   15424:	bne	1544c <ftello64@plt+0x3bc4>
   15428:	movw	r1, #8713	; 0x2209
   1542c:	mov	r0, #1
   15430:	mov	r2, r7
   15434:	movt	r1, #3
   15438:	bl	11780 <__printf_chk@plt>
   1543c:	add	r5, r5, #1
   15440:	cmp	r4, r5
   15444:	bne	152b0 <ftello64@plt+0x3a28>
   15448:	b	1552c <ftello64@plt+0x3ca4>
   1544c:	ldr	r0, [r6]
   15450:	ldr	r1, [r0, #20]
   15454:	ldr	r2, [r0, #24]
   15458:	cmp	r1, r2
   1545c:	bcs	154f4 <ftello64@plt+0x3c6c>
   15460:	add	r2, r1, #1
   15464:	str	r2, [r0, #20]
   15468:	mov	r0, #32
   1546c:	strb	r0, [r1]
   15470:	add	r5, r5, #1
   15474:	cmp	r4, r5
   15478:	bne	152b0 <ftello64@plt+0x3a28>
   1547c:	b	1552c <ftello64@plt+0x3ca4>
   15480:	ldr	r0, [r6]
   15484:	ldr	r1, [r0, #20]
   15488:	ldr	r2, [r0, #24]
   1548c:	cmp	r1, r2
   15490:	bcs	1550c <ftello64@plt+0x3c84>
   15494:	add	r2, r1, #1
   15498:	str	r2, [r0, #20]
   1549c:	strb	r8, [r1]
   154a0:	ldr	r0, [r6]
   154a4:	ldr	r1, [r0, #20]
   154a8:	ldr	r2, [r0, #24]
   154ac:	cmp	r1, r2
   154b0:	bcs	15518 <ftello64@plt+0x3c90>
   154b4:	add	r2, r1, #1
   154b8:	str	r2, [r0, #20]
   154bc:	strb	r8, [r1]
   154c0:	add	r5, r5, #1
   154c4:	cmp	r4, r5
   154c8:	bne	152b0 <ftello64@plt+0x3a28>
   154cc:	b	1552c <ftello64@plt+0x3ca4>
   154d0:	mov	r1, r7
   154d4:	bl	117d4 <__overflow@plt>
   154d8:	add	r5, r5, #1
   154dc:	cmp	r4, r5
   154e0:	bne	152b0 <ftello64@plt+0x3a28>
   154e4:	b	1552c <ftello64@plt+0x3ca4>
   154e8:	mov	r1, #92	; 0x5c
   154ec:	bl	117d4 <__overflow@plt>
   154f0:	b	153ec <ftello64@plt+0x3b64>
   154f4:	mov	r1, #32
   154f8:	bl	117d4 <__overflow@plt>
   154fc:	add	r5, r5, #1
   15500:	cmp	r4, r5
   15504:	bne	152b0 <ftello64@plt+0x3a28>
   15508:	b	1552c <ftello64@plt+0x3ca4>
   1550c:	mov	r1, #34	; 0x22
   15510:	bl	117d4 <__overflow@plt>
   15514:	b	154a0 <ftello64@plt+0x3c18>
   15518:	mov	r1, #34	; 0x22
   1551c:	bl	117d4 <__overflow@plt>
   15520:	add	r5, r5, #1
   15524:	cmp	r4, r5
   15528:	bne	152b0 <ftello64@plt+0x3a28>
   1552c:	sub	sp, fp, #28
   15530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15534:	mov	r0, #1
   15538:	b	11990 <ftello64@plt+0x108>
   1553c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15540:	add	fp, sp, #28
   15544:	sub	sp, sp, #12
   15548:	mov	r4, r3
   1554c:	mov	r9, r2
   15550:	mov	r7, r1
   15554:	mov	r8, r0
   15558:	bl	11714 <strlen@plt>
   1555c:	ldr	r6, [r7]
   15560:	cmp	r6, #0
   15564:	beq	15610 <ftello64@plt+0x3d88>
   15568:	mov	r5, r0
   1556c:	cmp	r9, #0
   15570:	beq	15620 <ftello64@plt+0x3d98>
   15574:	add	r0, r7, #4
   15578:	mvn	sl, #0
   1557c:	mov	r7, #0
   15580:	str	r9, [sp]
   15584:	str	r0, [sp, #8]
   15588:	mov	r0, #0
   1558c:	str	r0, [sp, #4]
   15590:	mov	r0, r9
   15594:	b	155d8 <ftello64@plt+0x3d50>
   15598:	ldr	r0, [sp]
   1559c:	mov	r1, r9
   155a0:	mov	r2, r4
   155a4:	mla	r0, sl, r4, r0
   155a8:	bl	11708 <bcmp@plt>
   155ac:	ldr	r1, [sp, #4]
   155b0:	cmp	r0, #0
   155b4:	movwne	r0, #1
   155b8:	orr	r1, r1, r0
   155bc:	str	r1, [sp, #4]
   155c0:	ldr	r0, [sp, #8]
   155c4:	add	r9, r9, r4
   155c8:	ldr	r6, [r0, r7, lsl #2]
   155cc:	add	r7, r7, #1
   155d0:	cmp	r6, #0
   155d4:	beq	15694 <ftello64@plt+0x3e0c>
   155d8:	mov	r0, r6
   155dc:	mov	r1, r8
   155e0:	mov	r2, r5
   155e4:	bl	11858 <strncmp@plt>
   155e8:	cmp	r0, #0
   155ec:	bne	155c0 <ftello64@plt+0x3d38>
   155f0:	mov	r0, r6
   155f4:	bl	11714 <strlen@plt>
   155f8:	cmp	r0, r5
   155fc:	beq	15614 <ftello64@plt+0x3d8c>
   15600:	cmn	sl, #1
   15604:	bne	15598 <ftello64@plt+0x3d10>
   15608:	mov	sl, r7
   1560c:	b	155c0 <ftello64@plt+0x3d38>
   15610:	mvn	r7, #0
   15614:	mov	r0, r7
   15618:	sub	sp, fp, #28
   1561c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15620:	add	r4, r7, #4
   15624:	mov	r0, #0
   15628:	mvn	r9, #0
   1562c:	mvn	sl, #0
   15630:	mov	r7, #0
   15634:	str	r0, [sp, #4]
   15638:	b	15668 <ftello64@plt+0x3de0>
   1563c:	ldr	r1, [sp, #4]
   15640:	subs	r0, sl, r9
   15644:	movwne	r0, #1
   15648:	cmn	sl, #1
   1564c:	moveq	sl, r7
   15650:	orr	r1, r1, r0
   15654:	str	r1, [sp, #4]
   15658:	ldr	r6, [r4, r7, lsl #2]
   1565c:	add	r7, r7, #1
   15660:	cmp	r6, #0
   15664:	beq	15694 <ftello64@plt+0x3e0c>
   15668:	mov	r0, r6
   1566c:	mov	r1, r8
   15670:	mov	r2, r5
   15674:	bl	11858 <strncmp@plt>
   15678:	cmp	r0, #0
   1567c:	bne	15658 <ftello64@plt+0x3dd0>
   15680:	mov	r0, r6
   15684:	bl	11714 <strlen@plt>
   15688:	cmp	r0, r5
   1568c:	bne	1563c <ftello64@plt+0x3db4>
   15690:	b	15614 <ftello64@plt+0x3d8c>
   15694:	ldr	r0, [sp, #4]
   15698:	tst	r0, #1
   1569c:	mvnne	sl, #1
   156a0:	mov	r0, sl
   156a4:	sub	sp, fp, #28
   156a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156ac:	push	{r4, r5, r6, r7, fp, lr}
   156b0:	add	fp, sp, #16
   156b4:	mov	r5, r0
   156b8:	ldr	r0, [r1]
   156bc:	mvn	r4, #0
   156c0:	cmp	r0, #0
   156c4:	beq	156f0 <ftello64@plt+0x3e68>
   156c8:	add	r7, r1, #4
   156cc:	mov	r6, #0
   156d0:	mov	r1, r5
   156d4:	bl	11510 <strcmp@plt>
   156d8:	cmp	r0, #0
   156dc:	beq	156f8 <ftello64@plt+0x3e70>
   156e0:	ldr	r0, [r7, r6, lsl #2]
   156e4:	add	r6, r6, #1
   156e8:	cmp	r0, #0
   156ec:	bne	156d0 <ftello64@plt+0x3e48>
   156f0:	mov	r0, r4
   156f4:	pop	{r4, r5, r6, r7, fp, pc}
   156f8:	mov	r0, r6
   156fc:	pop	{r4, r5, r6, r7, fp, pc}
   15700:	push	{r4, r5, r6, sl, fp, lr}
   15704:	add	fp, sp, #16
   15708:	sub	sp, sp, #8
   1570c:	mov	r5, r0
   15710:	movw	r0, #9151	; 0x23bf
   15714:	mov	r4, r1
   15718:	movw	r1, #9178	; 0x23da
   1571c:	cmn	r2, #1
   15720:	mov	r2, #5
   15724:	movt	r0, #3
   15728:	movt	r1, #3
   1572c:	moveq	r1, r0
   15730:	mov	r0, #0
   15734:	bl	115b8 <dcgettext@plt>
   15738:	mov	r6, r0
   1573c:	mov	r0, #0
   15740:	mov	r1, #8
   15744:	mov	r2, r4
   15748:	bl	17dfc <ftello64@plt+0x6574>
   1574c:	mov	r4, r0
   15750:	mov	r0, #1
   15754:	mov	r1, r5
   15758:	bl	183bc <ftello64@plt+0x6b34>
   1575c:	str	r0, [sp]
   15760:	mov	r0, #0
   15764:	mov	r1, #0
   15768:	mov	r2, r6
   1576c:	mov	r3, r4
   15770:	bl	11660 <error@plt>
   15774:	sub	sp, fp, #16
   15778:	pop	{r4, r5, r6, sl, fp, pc}
   1577c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15780:	add	fp, sp, #28
   15784:	sub	sp, sp, #4
   15788:	mov	sl, r1
   1578c:	movw	r1, #9207	; 0x23f7
   15790:	mov	r4, r2
   15794:	mov	r6, r0
   15798:	mov	r0, #0
   1579c:	mov	r2, #5
   157a0:	mov	r8, #0
   157a4:	movt	r1, #3
   157a8:	bl	115b8 <dcgettext@plt>
   157ac:	movw	r1, #12760	; 0x31d8
   157b0:	movt	r1, #4
   157b4:	ldr	r1, [r1]
   157b8:	bl	114bc <fputs_unlocked@plt>
   157bc:	ldr	r7, [r6]
   157c0:	cmp	r7, #0
   157c4:	beq	15880 <ftello64@plt+0x3ff8>
   157c8:	add	r0, r6, #4
   157cc:	mov	r9, #0
   157d0:	mov	r6, #0
   157d4:	str	r0, [sp]
   157d8:	cmp	r9, #0
   157dc:	bne	15834 <ftello64@plt+0x3fac>
   157e0:	mov	r5, #0
   157e4:	movw	r0, #12760	; 0x31d8
   157e8:	movt	r0, #4
   157ec:	ldr	r6, [r0]
   157f0:	mov	r0, r7
   157f4:	bl	183cc <ftello64@plt+0x6b44>
   157f8:	movw	r2, #9228	; 0x240c
   157fc:	mov	r3, r0
   15800:	mov	r0, r6
   15804:	mov	r1, #1
   15808:	movt	r2, #3
   1580c:	bl	11798 <__fprintf_chk@plt>
   15810:	add	r6, sl, r5
   15814:	ldr	r0, [sp]
   15818:	add	r8, r8, r4
   1581c:	ldr	r7, [r0, -r9, lsl #2]
   15820:	sub	r9, r9, #1
   15824:	cmp	r7, #0
   15828:	beq	15880 <ftello64@plt+0x3ff8>
   1582c:	cmp	r9, #0
   15830:	beq	157e0 <ftello64@plt+0x3f58>
   15834:	add	r1, sl, r8
   15838:	mov	r0, r6
   1583c:	mov	r2, r4
   15840:	bl	11708 <bcmp@plt>
   15844:	cmp	r0, #0
   15848:	mov	r5, r8
   1584c:	bne	157e4 <ftello64@plt+0x3f5c>
   15850:	movw	r0, #12760	; 0x31d8
   15854:	movt	r0, #4
   15858:	ldr	r5, [r0]
   1585c:	mov	r0, r7
   15860:	bl	183cc <ftello64@plt+0x6b44>
   15864:	movw	r2, #9236	; 0x2414
   15868:	mov	r3, r0
   1586c:	mov	r0, r5
   15870:	mov	r1, #1
   15874:	movt	r2, #3
   15878:	bl	11798 <__fprintf_chk@plt>
   1587c:	b	15814 <ftello64@plt+0x3f8c>
   15880:	movw	r0, #12760	; 0x31d8
   15884:	movt	r0, #4
   15888:	ldr	r0, [r0]
   1588c:	ldr	r1, [r0, #20]
   15890:	ldr	r2, [r0, #24]
   15894:	cmp	r1, r2
   15898:	addcc	r2, r1, #1
   1589c:	strcc	r2, [r0, #20]
   158a0:	movcc	r0, #10
   158a4:	strbcc	r0, [r1]
   158a8:	subcc	sp, fp, #28
   158ac:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158b0:	mov	r1, #10
   158b4:	sub	sp, fp, #28
   158b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158bc:	b	117d4 <__overflow@plt>
   158c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158c4:	add	fp, sp, #28
   158c8:	sub	sp, sp, #12
   158cc:	mov	sl, r0
   158d0:	ldr	r0, [fp, #16]
   158d4:	ldr	r9, [fp, #8]
   158d8:	mov	r5, r3
   158dc:	mov	r8, r2
   158e0:	mov	r6, r1
   158e4:	cmp	r0, #0
   158e8:	beq	15918 <ftello64@plt+0x4090>
   158ec:	mov	r0, r6
   158f0:	mov	r1, r8
   158f4:	mov	r2, r5
   158f8:	mov	r3, r9
   158fc:	bl	1553c <ftello64@plt+0x3cb4>
   15900:	mov	r4, r0
   15904:	cmn	r4, #1
   15908:	ble	15968 <ftello64@plt+0x40e0>
   1590c:	mov	r0, r4
   15910:	sub	sp, fp, #28
   15914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15918:	ldr	r0, [r8]
   1591c:	movw	r7, #9151	; 0x23bf
   15920:	str	r5, [sp, #8]
   15924:	movt	r7, #3
   15928:	cmp	r0, #0
   1592c:	beq	15980 <ftello64@plt+0x40f8>
   15930:	add	r5, r8, #4
   15934:	mov	r4, #0
   15938:	mov	r1, r6
   1593c:	bl	11510 <strcmp@plt>
   15940:	cmp	r0, #0
   15944:	beq	1595c <ftello64@plt+0x40d4>
   15948:	ldr	r0, [r5, r4, lsl #2]
   1594c:	add	r4, r4, #1
   15950:	cmp	r0, #0
   15954:	bne	15938 <ftello64@plt+0x40b0>
   15958:	b	15980 <ftello64@plt+0x40f8>
   1595c:	ldr	r5, [sp, #8]
   15960:	cmn	r4, #1
   15964:	bgt	1590c <ftello64@plt+0x4084>
   15968:	movw	r0, #9151	; 0x23bf
   1596c:	movw	r7, #9178	; 0x23da
   15970:	str	r5, [sp, #8]
   15974:	movt	r0, #3
   15978:	movt	r7, #3
   1597c:	moveq	r7, r0
   15980:	ldr	r5, [fp, #12]
   15984:	mov	r0, #0
   15988:	mov	r1, r7
   1598c:	mov	r2, #5
   15990:	bl	115b8 <dcgettext@plt>
   15994:	mov	r4, r0
   15998:	mov	r0, #0
   1599c:	mov	r1, #8
   159a0:	mov	r2, r6
   159a4:	bl	17dfc <ftello64@plt+0x6574>
   159a8:	mov	r6, r0
   159ac:	mov	r0, #1
   159b0:	mov	r1, sl
   159b4:	bl	183bc <ftello64@plt+0x6b34>
   159b8:	str	r0, [sp]
   159bc:	mov	r0, #0
   159c0:	mov	r1, #0
   159c4:	mov	r2, r4
   159c8:	mov	r3, r6
   159cc:	bl	11660 <error@plt>
   159d0:	ldr	r1, [sp, #8]
   159d4:	mov	r0, r8
   159d8:	mov	r2, r9
   159dc:	bl	1577c <ftello64@plt+0x3ef4>
   159e0:	blx	r5
   159e4:	mvn	r4, #0
   159e8:	mov	r0, r4
   159ec:	sub	sp, fp, #28
   159f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   159f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   159f8:	add	fp, sp, #24
   159fc:	ldr	r6, [r1]
   15a00:	cmp	r6, #0
   15a04:	beq	15a68 <ftello64@plt+0x41e0>
   15a08:	mov	r8, r1
   15a0c:	mov	r7, r2
   15a10:	mov	r1, r2
   15a14:	mov	r2, r3
   15a18:	mov	r4, r3
   15a1c:	mov	r9, r0
   15a20:	bl	11708 <bcmp@plt>
   15a24:	cmp	r0, #0
   15a28:	beq	15a60 <ftello64@plt+0x41d8>
   15a2c:	add	r7, r7, r4
   15a30:	add	r5, r8, #4
   15a34:	ldr	r6, [r5]
   15a38:	cmp	r6, #0
   15a3c:	beq	15a68 <ftello64@plt+0x41e0>
   15a40:	mov	r0, r9
   15a44:	mov	r1, r7
   15a48:	mov	r2, r4
   15a4c:	bl	11708 <bcmp@plt>
   15a50:	add	r7, r7, r4
   15a54:	add	r5, r5, #4
   15a58:	cmp	r0, #0
   15a5c:	bne	15a34 <ftello64@plt+0x41ac>
   15a60:	mov	r0, r6
   15a64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15a68:	mov	r6, #0
   15a6c:	mov	r0, r6
   15a70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15a74:	movw	r1, #14312	; 0x37e8
   15a78:	movt	r1, #4
   15a7c:	str	r0, [r1, #4]
   15a80:	bx	lr
   15a84:	movw	r1, #14312	; 0x37e8
   15a88:	movt	r1, #4
   15a8c:	strb	r0, [r1]
   15a90:	bx	lr
   15a94:	push	{r4, r5, r6, sl, fp, lr}
   15a98:	add	fp, sp, #16
   15a9c:	sub	sp, sp, #8
   15aa0:	movw	r0, #12772	; 0x31e4
   15aa4:	movt	r0, #4
   15aa8:	ldr	r0, [r0]
   15aac:	bl	2f89c <ftello64@plt+0x1e014>
   15ab0:	cmp	r0, #0
   15ab4:	beq	15adc <ftello64@plt+0x4254>
   15ab8:	movw	r5, #14312	; 0x37e8
   15abc:	movt	r5, #4
   15ac0:	ldrb	r0, [r5]
   15ac4:	cmp	r0, #0
   15ac8:	beq	15b08 <ftello64@plt+0x4280>
   15acc:	bl	1172c <__errno_location@plt>
   15ad0:	ldr	r0, [r0]
   15ad4:	cmp	r0, #32
   15ad8:	bne	15b08 <ftello64@plt+0x4280>
   15adc:	movw	r0, #12760	; 0x31d8
   15ae0:	movt	r0, #4
   15ae4:	ldr	r0, [r0]
   15ae8:	bl	2f89c <ftello64@plt+0x1e014>
   15aec:	cmp	r0, #0
   15af0:	subeq	sp, fp, #16
   15af4:	popeq	{r4, r5, r6, sl, fp, pc}
   15af8:	movw	r0, #12672	; 0x3180
   15afc:	movt	r0, #4
   15b00:	ldr	r0, [r0]
   15b04:	bl	11570 <_exit@plt>
   15b08:	movw	r1, #9241	; 0x2419
   15b0c:	mov	r0, #0
   15b10:	mov	r2, #5
   15b14:	movt	r1, #3
   15b18:	bl	115b8 <dcgettext@plt>
   15b1c:	ldr	r6, [r5, #4]
   15b20:	mov	r4, r0
   15b24:	bl	1172c <__errno_location@plt>
   15b28:	ldr	r5, [r0]
   15b2c:	cmp	r6, #0
   15b30:	bne	15b4c <ftello64@plt+0x42c4>
   15b34:	movw	r2, #9238	; 0x2416
   15b38:	mov	r0, #0
   15b3c:	mov	r1, r5
   15b40:	mov	r3, r4
   15b44:	movt	r2, #3
   15b48:	b	15b6c <ftello64@plt+0x42e4>
   15b4c:	mov	r0, r6
   15b50:	bl	18044 <ftello64@plt+0x67bc>
   15b54:	movw	r2, #9253	; 0x2425
   15b58:	mov	r3, r0
   15b5c:	str	r4, [sp]
   15b60:	mov	r0, #0
   15b64:	mov	r1, r5
   15b68:	movt	r2, #3
   15b6c:	bl	11660 <error@plt>
   15b70:	movw	r0, #12672	; 0x3180
   15b74:	movt	r0, #4
   15b78:	ldr	r0, [r0]
   15b7c:	bl	11570 <_exit@plt>
   15b80:	push	{r4, r5, r6, sl, fp, lr}
   15b84:	add	fp, sp, #16
   15b88:	mov	r4, r0
   15b8c:	bl	1172c <__errno_location@plt>
   15b90:	ldr	r6, [r0]
   15b94:	mov	r5, r0
   15b98:	mov	r0, r4
   15b9c:	bl	1154c <free@plt>
   15ba0:	str	r6, [r5]
   15ba4:	pop	{r4, r5, r6, sl, fp, pc}
   15ba8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bac:	add	fp, sp, #28
   15bb0:	sub	sp, sp, #4
   15bb4:	mov	r5, r0
   15bb8:	mov	r0, r2
   15bbc:	mov	r4, r2
   15bc0:	mov	r9, r1
   15bc4:	bl	1178c <fileno@plt>
   15bc8:	mov	r7, #0
   15bcc:	cmp	r0, #0
   15bd0:	beq	15c10 <ftello64@plt+0x4388>
   15bd4:	cmp	r0, #1
   15bd8:	beq	15c1c <ftello64@plt+0x4394>
   15bdc:	cmp	r0, #2
   15be0:	beq	15bf8 <ftello64@plt+0x4370>
   15be4:	mov	r0, #2
   15be8:	mov	r1, #2
   15bec:	bl	115d0 <dup2@plt>
   15bf0:	subs	r7, r0, #2
   15bf4:	movwne	r7, #1
   15bf8:	mov	r0, #1
   15bfc:	mov	r1, #1
   15c00:	bl	115d0 <dup2@plt>
   15c04:	subs	r6, r0, #1
   15c08:	movwne	r6, #1
   15c0c:	b	15c20 <ftello64@plt+0x4398>
   15c10:	mov	r6, #0
   15c14:	mov	r8, #0
   15c18:	b	15ce8 <ftello64@plt+0x4460>
   15c1c:	mov	r6, #0
   15c20:	mov	r0, #0
   15c24:	mov	r1, #0
   15c28:	mov	sl, #0
   15c2c:	bl	115d0 <dup2@plt>
   15c30:	cmp	r0, #0
   15c34:	mov	r8, #0
   15c38:	beq	15c78 <ftello64@plt+0x43f0>
   15c3c:	movw	r0, #9260	; 0x242c
   15c40:	mov	r1, #0
   15c44:	movt	r0, #3
   15c48:	bl	1166c <open64@plt>
   15c4c:	cmp	r0, #0
   15c50:	beq	15c74 <ftello64@plt+0x43ec>
   15c54:	cmn	r0, #1
   15c58:	ble	15d98 <ftello64@plt+0x4510>
   15c5c:	bl	11870 <close@plt>
   15c60:	bl	1172c <__errno_location@plt>
   15c64:	mov	r4, r0
   15c68:	mov	r0, #9
   15c6c:	str	r0, [r4]
   15c70:	b	15da0 <ftello64@plt+0x4518>
   15c74:	mov	r8, #1
   15c78:	cmp	r6, #0
   15c7c:	beq	15c9c <ftello64@plt+0x4414>
   15c80:	movw	r0, #9260	; 0x242c
   15c84:	mov	r1, #0
   15c88:	movt	r0, #3
   15c8c:	bl	1166c <open64@plt>
   15c90:	mov	sl, #1
   15c94:	cmp	r0, #1
   15c98:	bne	15d68 <ftello64@plt+0x44e0>
   15c9c:	cmp	r7, #0
   15ca0:	beq	15ce0 <ftello64@plt+0x4458>
   15ca4:	movw	r0, #9260	; 0x242c
   15ca8:	mov	r1, #0
   15cac:	movt	r0, #3
   15cb0:	bl	1166c <open64@plt>
   15cb4:	mov	r7, #1
   15cb8:	cmp	r0, #2
   15cbc:	beq	15ce4 <ftello64@plt+0x445c>
   15cc0:	cmn	r0, #1
   15cc4:	ble	15df0 <ftello64@plt+0x4568>
   15cc8:	bl	11870 <close@plt>
   15ccc:	bl	1172c <__errno_location@plt>
   15cd0:	mov	r4, r0
   15cd4:	mov	r0, #9
   15cd8:	str	r0, [r4]
   15cdc:	b	15df8 <ftello64@plt+0x4570>
   15ce0:	mov	r7, #0
   15ce4:	mov	r6, sl
   15ce8:	mov	r0, r5
   15cec:	mov	r1, r9
   15cf0:	mov	r2, r4
   15cf4:	bl	116cc <freopen64@plt>
   15cf8:	mov	r5, r0
   15cfc:	bl	1172c <__errno_location@plt>
   15d00:	ldr	r9, [r0]
   15d04:	mov	r4, r0
   15d08:	cmp	r7, #0
   15d0c:	beq	15d18 <ftello64@plt+0x4490>
   15d10:	mov	r0, #2
   15d14:	bl	11870 <close@plt>
   15d18:	cmp	r6, #0
   15d1c:	beq	15d28 <ftello64@plt+0x44a0>
   15d20:	mov	r0, #1
   15d24:	bl	11870 <close@plt>
   15d28:	cmp	r8, #0
   15d2c:	beq	15d4c <ftello64@plt+0x44c4>
   15d30:	mov	r0, #0
   15d34:	bl	11870 <close@plt>
   15d38:	cmp	r5, #0
   15d3c:	beq	15d54 <ftello64@plt+0x44cc>
   15d40:	mov	r0, r5
   15d44:	sub	sp, fp, #28
   15d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d4c:	cmp	r5, #0
   15d50:	bne	15d40 <ftello64@plt+0x44b8>
   15d54:	mov	r5, #0
   15d58:	str	r9, [r4]
   15d5c:	mov	r0, r5
   15d60:	sub	sp, fp, #28
   15d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d68:	cmn	r0, #1
   15d6c:	ble	15db8 <ftello64@plt+0x4530>
   15d70:	bl	11870 <close@plt>
   15d74:	bl	1172c <__errno_location@plt>
   15d78:	mov	r4, r0
   15d7c:	mov	r0, #9
   15d80:	str	r0, [r4]
   15d84:	ldr	r9, [r4]
   15d88:	mov	r5, #0
   15d8c:	cmp	r7, #0
   15d90:	beq	15d20 <ftello64@plt+0x4498>
   15d94:	b	15dd0 <ftello64@plt+0x4548>
   15d98:	bl	1172c <__errno_location@plt>
   15d9c:	mov	r4, r0
   15da0:	ldr	r9, [r4]
   15da4:	mov	r8, #1
   15da8:	mov	r5, #0
   15dac:	cmp	r7, #0
   15db0:	bne	15d10 <ftello64@plt+0x4488>
   15db4:	b	15d18 <ftello64@plt+0x4490>
   15db8:	bl	1172c <__errno_location@plt>
   15dbc:	mov	r4, r0
   15dc0:	ldr	r9, [r4]
   15dc4:	mov	r5, #0
   15dc8:	cmp	r7, #0
   15dcc:	beq	15d20 <ftello64@plt+0x4498>
   15dd0:	mov	r0, #2
   15dd4:	bl	11870 <close@plt>
   15dd8:	mov	r0, #1
   15ddc:	bl	11870 <close@plt>
   15de0:	mov	r5, #0
   15de4:	cmp	r8, #0
   15de8:	beq	15d54 <ftello64@plt+0x44cc>
   15dec:	b	15d30 <ftello64@plt+0x44a8>
   15df0:	bl	1172c <__errno_location@plt>
   15df4:	mov	r4, r0
   15df8:	ldr	r9, [r4]
   15dfc:	mov	r0, #2
   15e00:	bl	11870 <close@plt>
   15e04:	mov	r5, #0
   15e08:	cmp	sl, #0
   15e0c:	bne	15d20 <ftello64@plt+0x4498>
   15e10:	b	15d28 <ftello64@plt+0x44a0>
   15e14:	push	{r4, r5, fp, lr}
   15e18:	add	fp, sp, #8
   15e1c:	cmp	r0, #0
   15e20:	beq	15eb4 <ftello64@plt+0x462c>
   15e24:	mov	r1, #47	; 0x2f
   15e28:	mov	r4, r0
   15e2c:	bl	117f8 <strrchr@plt>
   15e30:	cmp	r0, #0
   15e34:	mov	r5, r4
   15e38:	addne	r5, r0, #1
   15e3c:	sub	r0, r5, r4
   15e40:	cmp	r0, #7
   15e44:	blt	15e98 <ftello64@plt+0x4610>
   15e48:	movw	r1, #9326	; 0x246e
   15e4c:	sub	r0, r5, #7
   15e50:	mov	r2, #7
   15e54:	movt	r1, #3
   15e58:	bl	11858 <strncmp@plt>
   15e5c:	cmp	r0, #0
   15e60:	bne	15e98 <ftello64@plt+0x4610>
   15e64:	movw	r1, #9334	; 0x2476
   15e68:	mov	r0, r5
   15e6c:	mov	r2, #3
   15e70:	movt	r1, #3
   15e74:	bl	11858 <strncmp@plt>
   15e78:	cmp	r0, #0
   15e7c:	beq	15e88 <ftello64@plt+0x4600>
   15e80:	mov	r4, r5
   15e84:	b	15e98 <ftello64@plt+0x4610>
   15e88:	movw	r0, #12744	; 0x31c8
   15e8c:	add	r4, r5, #3
   15e90:	movt	r0, #4
   15e94:	str	r4, [r0]
   15e98:	movw	r0, #12748	; 0x31cc
   15e9c:	movt	r0, #4
   15ea0:	str	r4, [r0]
   15ea4:	movw	r0, #14320	; 0x37f0
   15ea8:	movt	r0, #4
   15eac:	str	r4, [r0]
   15eb0:	pop	{r4, r5, fp, pc}
   15eb4:	movw	r0, #12760	; 0x31d8
   15eb8:	mov	r1, #55	; 0x37
   15ebc:	mov	r2, #1
   15ec0:	movt	r0, #4
   15ec4:	ldr	r3, [r0]
   15ec8:	movw	r0, #9270	; 0x2436
   15ecc:	movt	r0, #3
   15ed0:	bl	11618 <fwrite@plt>
   15ed4:	bl	11864 <abort@plt>
   15ed8:	push	{r4, r5, r6, sl, fp, lr}
   15edc:	add	fp, sp, #16
   15ee0:	sub	sp, sp, #8
   15ee4:	mov	r4, r0
   15ee8:	mov	r0, #0
   15eec:	mov	r2, #5
   15ef0:	mov	r1, r4
   15ef4:	bl	115b8 <dcgettext@plt>
   15ef8:	cmp	r0, r4
   15efc:	beq	15f24 <ftello64@plt+0x469c>
   15f00:	mov	r1, r4
   15f04:	mov	r5, r0
   15f08:	bl	15f80 <ftello64@plt+0x46f8>
   15f0c:	cmp	r0, #0
   15f10:	beq	15f34 <ftello64@plt+0x46ac>
   15f14:	mov	r6, r5
   15f18:	mov	r0, r6
   15f1c:	sub	sp, fp, #16
   15f20:	pop	{r4, r5, r6, sl, fp, pc}
   15f24:	mov	r6, r4
   15f28:	mov	r0, r6
   15f2c:	sub	sp, fp, #16
   15f30:	pop	{r4, r5, r6, sl, fp, pc}
   15f34:	mov	r0, r5
   15f38:	bl	11714 <strlen@plt>
   15f3c:	mov	r6, r0
   15f40:	mov	r0, r4
   15f44:	bl	11714 <strlen@plt>
   15f48:	add	r0, r6, r0
   15f4c:	add	r0, r0, #4
   15f50:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   15f54:	movw	r3, #9338	; 0x247a
   15f58:	mov	r1, #1
   15f5c:	mvn	r2, #0
   15f60:	mov	r6, r0
   15f64:	str	r5, [sp]
   15f68:	str	r4, [sp, #4]
   15f6c:	movt	r3, #3
   15f70:	bl	11744 <__sprintf_chk@plt>
   15f74:	mov	r0, r6
   15f78:	sub	sp, fp, #16
   15f7c:	pop	{r4, r5, r6, sl, fp, pc}
   15f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f84:	add	fp, sp, #28
   15f88:	sub	sp, sp, #124	; 0x7c
   15f8c:	mov	r4, r0
   15f90:	mov	r0, r1
   15f94:	mov	r1, #2
   15f98:	bl	2ce48 <ftello64@plt+0x1b5c0>
   15f9c:	mov	sl, r0
   15fa0:	ldrb	r0, [r4]
   15fa4:	cmp	r0, #0
   15fa8:	beq	16224 <ftello64@plt+0x499c>
   15fac:	add	r5, sp, #12
   15fb0:	add	r6, sp, #68	; 0x44
   15fb4:	mov	r9, #0
   15fb8:	add	r8, r6, #4
   15fbc:	add	r0, r5, #4
   15fc0:	str	r0, [sp, #4]
   15fc4:	str	r8, [sp]
   15fc8:	b	15fe0 <ftello64@plt+0x4758>
   15fcc:	ldr	r0, [sp, #88]	; 0x58
   15fd0:	add	r4, r7, r0
   15fd4:	ldrb	r0, [r4]
   15fd8:	cmp	r0, #0
   15fdc:	beq	16224 <ftello64@plt+0x499c>
   15fe0:	mov	r0, r4
   15fe4:	mov	r1, sl
   15fe8:	bl	2fe84 <ftello64@plt+0x1e5fc>
   15fec:	cmp	r0, #0
   15ff0:	beq	16224 <ftello64@plt+0x499c>
   15ff4:	mov	r7, r0
   15ff8:	bl	11630 <__ctype_get_mb_cur_max@plt>
   15ffc:	cmp	r0, #2
   16000:	bcc	1606c <ftello64@plt+0x47e4>
   16004:	mov	r0, #1
   16008:	cmp	r4, r7
   1600c:	strb	r9, [sp, #68]	; 0x44
   16010:	str	r4, [sp, #84]	; 0x54
   16014:	str	r9, [r8]
   16018:	str	r9, [r8, #4]
   1601c:	strb	r9, [sp, #80]	; 0x50
   16020:	str	r0, [sp, #8]
   16024:	bcc	16048 <ftello64@plt+0x47c0>
   16028:	b	16108 <ftello64@plt+0x4880>
   1602c:	strb	r9, [sp, #80]	; 0x50
   16030:	ldr	r2, [sp, #84]	; 0x54
   16034:	ldr	r3, [sp, #88]	; 0x58
   16038:	add	r2, r2, r3
   1603c:	cmp	r2, r7
   16040:	str	r2, [sp, #84]	; 0x54
   16044:	bcs	160f0 <ftello64@plt+0x4868>
   16048:	mov	r0, r6
   1604c:	bl	309b8 <ftello64@plt+0x1f130>
   16050:	ldrb	r1, [sp, #92]	; 0x5c
   16054:	ldr	r0, [sp, #96]	; 0x60
   16058:	cmp	r1, #0
   1605c:	beq	1602c <ftello64@plt+0x47a4>
   16060:	cmp	r0, #0
   16064:	bne	1602c <ftello64@plt+0x47a4>
   16068:	b	16248 <ftello64@plt+0x49c0>
   1606c:	cmp	r4, r7
   16070:	mov	r8, #1
   16074:	mov	r4, #1
   16078:	bcs	16098 <ftello64@plt+0x4810>
   1607c:	bl	116e4 <__ctype_b_loc@plt>
   16080:	ldrb	r1, [r7, #-1]
   16084:	ldr	r0, [r0]
   16088:	ldrb	r0, [r0, r1, lsl #1]
   1608c:	mov	r1, #1
   16090:	and	r0, r0, #8
   16094:	eor	r4, r1, r0, lsr #3
   16098:	mov	r0, sl
   1609c:	mov	r5, sl
   160a0:	bl	11714 <strlen@plt>
   160a4:	ldrb	sl, [r7, r0]
   160a8:	cmp	sl, #0
   160ac:	beq	160c8 <ftello64@plt+0x4840>
   160b0:	bl	116e4 <__ctype_b_loc@plt>
   160b4:	ldr	r0, [r0]
   160b8:	mov	r1, #1
   160bc:	ldrb	r0, [r0, sl, lsl #1]
   160c0:	and	r0, r0, #8
   160c4:	eor	r8, r1, r0, lsr #3
   160c8:	tst	r4, r8
   160cc:	bne	1623c <ftello64@plt+0x49b4>
   160d0:	ldrb	r0, [r7], #1
   160d4:	ldr	r8, [sp]
   160d8:	mov	sl, r5
   160dc:	add	r5, sp, #12
   160e0:	mov	r4, r7
   160e4:	cmp	r0, #0
   160e8:	bne	15fd4 <ftello64@plt+0x474c>
   160ec:	b	16224 <ftello64@plt+0x499c>
   160f0:	cmp	r1, #0
   160f4:	beq	16108 <ftello64@plt+0x4880>
   160f8:	bl	11738 <iswalnum@plt>
   160fc:	clz	r0, r0
   16100:	lsr	r0, r0, #5
   16104:	str	r0, [sp, #8]
   16108:	ldr	r0, [sp, #4]
   1610c:	strb	r9, [sp, #68]	; 0x44
   16110:	str	r7, [sp, #84]	; 0x54
   16114:	strb	r9, [sp, #12]
   16118:	str	sl, [sp, #28]
   1611c:	str	r9, [r8]
   16120:	str	r9, [r8, #4]
   16124:	strb	r9, [sp, #80]	; 0x50
   16128:	str	r9, [r0]
   1612c:	str	r9, [r0, #4]
   16130:	strb	r9, [sp, #24]
   16134:	b	16160 <ftello64@plt+0x48d8>
   16138:	strb	r9, [sp, #80]	; 0x50
   1613c:	strb	r9, [sp, #24]
   16140:	ldr	r0, [sp, #84]	; 0x54
   16144:	ldr	r1, [sp, #88]	; 0x58
   16148:	add	r0, r0, r1
   1614c:	ldr	r1, [sp, #32]
   16150:	str	r0, [sp, #84]	; 0x54
   16154:	ldr	r0, [sp, #28]
   16158:	add	r0, r0, r1
   1615c:	str	r0, [sp, #28]
   16160:	mov	r0, r5
   16164:	bl	309b8 <ftello64@plt+0x1f130>
   16168:	ldrb	r0, [sp, #36]	; 0x24
   1616c:	cmp	r0, #0
   16170:	beq	16180 <ftello64@plt+0x48f8>
   16174:	ldr	r0, [sp, #40]	; 0x28
   16178:	cmp	r0, #0
   1617c:	beq	161a4 <ftello64@plt+0x491c>
   16180:	mov	r0, r6
   16184:	bl	309b8 <ftello64@plt+0x1f130>
   16188:	ldrb	r0, [sp, #92]	; 0x5c
   1618c:	cmp	r0, #0
   16190:	beq	16138 <ftello64@plt+0x48b0>
   16194:	ldr	r0, [sp, #96]	; 0x60
   16198:	cmp	r0, #0
   1619c:	bne	16138 <ftello64@plt+0x48b0>
   161a0:	b	16248 <ftello64@plt+0x49c0>
   161a4:	mov	r0, r6
   161a8:	bl	309b8 <ftello64@plt+0x1f130>
   161ac:	ldrb	r0, [sp, #92]	; 0x5c
   161b0:	mov	r4, #1
   161b4:	mov	r1, #1
   161b8:	cmp	r0, #0
   161bc:	beq	161dc <ftello64@plt+0x4954>
   161c0:	ldr	r0, [sp, #96]	; 0x60
   161c4:	mov	r1, #1
   161c8:	cmp	r0, #0
   161cc:	beq	161dc <ftello64@plt+0x4954>
   161d0:	bl	11738 <iswalnum@plt>
   161d4:	clz	r0, r0
   161d8:	lsr	r1, r0, #5
   161dc:	ldr	r0, [sp, #8]
   161e0:	tst	r0, r1
   161e4:	bne	16228 <ftello64@plt+0x49a0>
   161e8:	mov	r4, #0
   161ec:	mov	r0, r6
   161f0:	strb	r4, [sp, #68]	; 0x44
   161f4:	str	r7, [sp, #84]	; 0x54
   161f8:	str	r4, [r8]
   161fc:	str	r4, [r8, #4]
   16200:	strb	r4, [sp, #80]	; 0x50
   16204:	bl	309b8 <ftello64@plt+0x1f130>
   16208:	ldrb	r0, [sp, #92]	; 0x5c
   1620c:	cmp	r0, #0
   16210:	beq	15fcc <ftello64@plt+0x4744>
   16214:	ldr	r0, [sp, #96]	; 0x60
   16218:	cmp	r0, #0
   1621c:	bne	15fcc <ftello64@plt+0x4744>
   16220:	b	16228 <ftello64@plt+0x49a0>
   16224:	mov	r4, #0
   16228:	mov	r0, sl
   1622c:	bl	15b80 <ftello64@plt+0x42f8>
   16230:	mov	r0, r4
   16234:	sub	sp, fp, #28
   16238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1623c:	mov	r4, #1
   16240:	mov	sl, r5
   16244:	b	16228 <ftello64@plt+0x49a0>
   16248:	bl	11864 <abort@plt>
   1624c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16250:	add	fp, sp, #28
   16254:	sub	sp, sp, #12
   16258:	mov	r8, r0
   1625c:	mov	r5, r1
   16260:	mov	r0, #0
   16264:	mov	r2, #5
   16268:	mov	r7, #0
   1626c:	mov	r1, r8
   16270:	bl	115b8 <dcgettext@plt>
   16274:	mov	r4, r0
   16278:	bl	2fb84 <ftello64@plt+0x1e2fc>
   1627c:	movw	r1, #9346	; 0x2482
   16280:	mov	r6, r0
   16284:	movt	r1, #3
   16288:	bl	2f848 <ftello64@plt+0x1dfc0>
   1628c:	cmp	r0, #0
   16290:	beq	16344 <ftello64@plt+0x4abc>
   16294:	str	r4, [sp, #8]
   16298:	movw	r4, #9346	; 0x2482
   1629c:	mov	r0, r5
   162a0:	mov	r2, r6
   162a4:	movt	r4, #3
   162a8:	mov	r1, r4
   162ac:	bl	2dddc <ftello64@plt+0x1c554>
   162b0:	mov	sl, r0
   162b4:	mov	r0, r6
   162b8:	bl	11714 <strlen@plt>
   162bc:	mov	r7, r0
   162c0:	add	r0, r0, #11
   162c4:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   162c8:	mov	r1, r6
   162cc:	mov	r2, r7
   162d0:	mov	r9, r0
   162d4:	bl	1157c <memcpy@plt>
   162d8:	movw	r0, #9352	; 0x2488
   162dc:	movw	r1, #18764	; 0x494c
   162e0:	mov	r2, r9
   162e4:	movt	r0, #3
   162e8:	movt	r1, #84	; 0x54
   162ec:	vldr	d16, [r0]
   162f0:	add	r0, r9, r7
   162f4:	str	r1, [r0, #7]
   162f8:	mov	r1, r4
   162fc:	vst1.8	{d16}, [r0]
   16300:	mov	r0, r5
   16304:	bl	2dddc <ftello64@plt+0x1c554>
   16308:	mov	r7, r0
   1630c:	mov	r0, r9
   16310:	bl	15b80 <ftello64@plt+0x42f8>
   16314:	mov	r5, #0
   16318:	cmp	r7, #0
   1631c:	beq	1633c <ftello64@plt+0x4ab4>
   16320:	mov	r0, r7
   16324:	mov	r1, #63	; 0x3f
   16328:	bl	11720 <strchr@plt>
   1632c:	cmp	r0, #0
   16330:	beq	16350 <ftello64@plt+0x4ac8>
   16334:	mov	r0, r7
   16338:	bl	15b80 <ftello64@plt+0x42f8>
   1633c:	mov	r7, #0
   16340:	b	16354 <ftello64@plt+0x4acc>
   16344:	mov	sl, r5
   16348:	mov	r9, #0
   1634c:	b	1635c <ftello64@plt+0x4ad4>
   16350:	mov	r5, r7
   16354:	ldr	r4, [sp, #8]
   16358:	mov	r9, sl
   1635c:	cmp	r5, #0
   16360:	mov	r6, r5
   16364:	mov	r0, r4
   16368:	mov	r1, r8
   1636c:	moveq	r6, r8
   16370:	cmp	sl, #0
   16374:	movne	r6, sl
   16378:	bl	11510 <strcmp@plt>
   1637c:	cmp	r0, #0
   16380:	beq	163fc <ftello64@plt+0x4b74>
   16384:	mov	r0, r4
   16388:	mov	r1, r8
   1638c:	bl	15f80 <ftello64@plt+0x46f8>
   16390:	cmp	r0, #0
   16394:	bne	163d0 <ftello64@plt+0x4b48>
   16398:	cmp	sl, #0
   1639c:	beq	163b4 <ftello64@plt+0x4b2c>
   163a0:	mov	r0, r4
   163a4:	mov	r1, sl
   163a8:	bl	15f80 <ftello64@plt+0x46f8>
   163ac:	cmp	r0, #0
   163b0:	bne	163d0 <ftello64@plt+0x4b48>
   163b4:	cmp	r5, #0
   163b8:	beq	16424 <ftello64@plt+0x4b9c>
   163bc:	mov	r0, r4
   163c0:	mov	r1, r5
   163c4:	bl	15f80 <ftello64@plt+0x46f8>
   163c8:	cmp	r0, #0
   163cc:	beq	16424 <ftello64@plt+0x4b9c>
   163d0:	cmp	r9, #0
   163d4:	beq	163e0 <ftello64@plt+0x4b58>
   163d8:	mov	r0, r9
   163dc:	bl	15b80 <ftello64@plt+0x42f8>
   163e0:	cmp	r7, #0
   163e4:	beq	163f0 <ftello64@plt+0x4b68>
   163e8:	mov	r0, r7
   163ec:	bl	15b80 <ftello64@plt+0x42f8>
   163f0:	mov	r0, r4
   163f4:	sub	sp, fp, #28
   163f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   163fc:	cmp	r9, #0
   16400:	cmpne	r9, r6
   16404:	bne	16490 <ftello64@plt+0x4c08>
   16408:	cmp	r7, #0
   1640c:	cmpne	r7, r6
   16410:	bne	164a4 <ftello64@plt+0x4c1c>
   16414:	mov	r4, r6
   16418:	mov	r0, r4
   1641c:	sub	sp, fp, #28
   16420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16424:	mov	r0, r4
   16428:	bl	11714 <strlen@plt>
   1642c:	mov	r5, r0
   16430:	mov	r0, r6
   16434:	bl	11714 <strlen@plt>
   16438:	add	r0, r5, r0
   1643c:	add	r0, r0, #4
   16440:	bl	2d7e4 <ftello64@plt+0x1bf5c>
   16444:	movw	r3, #9338	; 0x247a
   16448:	mov	r1, #1
   1644c:	mvn	r2, #0
   16450:	mov	r5, r0
   16454:	stm	sp, {r4, r6}
   16458:	movt	r3, #3
   1645c:	bl	11744 <__sprintf_chk@plt>
   16460:	cmp	r9, #0
   16464:	beq	16470 <ftello64@plt+0x4be8>
   16468:	mov	r0, r9
   1646c:	bl	15b80 <ftello64@plt+0x42f8>
   16470:	cmp	r7, #0
   16474:	beq	164bc <ftello64@plt+0x4c34>
   16478:	mov	r0, r7
   1647c:	bl	15b80 <ftello64@plt+0x42f8>
   16480:	mov	r4, r5
   16484:	mov	r0, r4
   16488:	sub	sp, fp, #28
   1648c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16490:	mov	r0, r9
   16494:	bl	15b80 <ftello64@plt+0x42f8>
   16498:	cmp	r7, #0
   1649c:	cmpne	r7, r6
   164a0:	beq	16414 <ftello64@plt+0x4b8c>
   164a4:	mov	r0, r7
   164a8:	bl	15b80 <ftello64@plt+0x42f8>
   164ac:	mov	r4, r6
   164b0:	mov	r0, r4
   164b4:	sub	sp, fp, #28
   164b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164bc:	mov	r4, r5
   164c0:	mov	r0, r4
   164c4:	sub	sp, fp, #28
   164c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164cc:	push	{r4, r5, r6, sl, fp, lr}
   164d0:	add	fp, sp, #16
   164d4:	mov	r4, r0
   164d8:	movw	r0, #14328	; 0x37f8
   164dc:	movt	r0, #4
   164e0:	cmp	r4, #0
   164e4:	moveq	r4, r0
   164e8:	bl	1172c <__errno_location@plt>
   164ec:	ldr	r6, [r0]
   164f0:	mov	r5, r0
   164f4:	mov	r0, r4
   164f8:	mov	r1, #48	; 0x30
   164fc:	bl	2dc44 <ftello64@plt+0x1c3bc>
   16500:	str	r6, [r5]
   16504:	pop	{r4, r5, r6, sl, fp, pc}
   16508:	movw	r1, #14328	; 0x37f8
   1650c:	cmp	r0, #0
   16510:	movt	r1, #4
   16514:	movne	r1, r0
   16518:	ldr	r0, [r1]
   1651c:	bx	lr
   16520:	movw	r2, #14328	; 0x37f8
   16524:	cmp	r0, #0
   16528:	movt	r2, #4
   1652c:	movne	r2, r0
   16530:	str	r1, [r2]
   16534:	bx	lr
   16538:	movw	r3, #14328	; 0x37f8
   1653c:	cmp	r0, #0
   16540:	and	r2, r2, #1
   16544:	movt	r3, #4
   16548:	movne	r3, r0
   1654c:	ubfx	r0, r1, #5, #3
   16550:	and	r1, r1, #31
   16554:	add	ip, r3, r0, lsl #2
   16558:	mov	r0, #1
   1655c:	ldr	r3, [ip, #8]
   16560:	and	r0, r0, r3, lsr r1
   16564:	eor	r2, r0, r2
   16568:	eor	r1, r3, r2, lsl r1
   1656c:	str	r1, [ip, #8]
   16570:	bx	lr
   16574:	movw	r2, #14328	; 0x37f8
   16578:	cmp	r0, #0
   1657c:	movt	r2, #4
   16580:	movne	r2, r0
   16584:	ldr	r0, [r2, #4]
   16588:	str	r1, [r2, #4]
   1658c:	bx	lr
   16590:	push	{fp, lr}
   16594:	mov	fp, sp
   16598:	movw	r3, #14328	; 0x37f8
   1659c:	cmp	r0, #0
   165a0:	movt	r3, #4
   165a4:	movne	r3, r0
   165a8:	cmp	r1, #0
   165ac:	mov	r0, #10
   165b0:	cmpne	r2, #0
   165b4:	str	r0, [r3]
   165b8:	bne	165c0 <ftello64@plt+0x4d38>
   165bc:	bl	11864 <abort@plt>
   165c0:	str	r1, [r3, #40]	; 0x28
   165c4:	str	r2, [r3, #44]	; 0x2c
   165c8:	pop	{fp, pc}
   165cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   165d0:	add	fp, sp, #28
   165d4:	sub	sp, sp, #20
   165d8:	mov	r7, r0
   165dc:	ldr	r0, [fp, #8]
   165e0:	movw	r5, #14328	; 0x37f8
   165e4:	mov	r8, r3
   165e8:	mov	r9, r2
   165ec:	mov	sl, r1
   165f0:	movt	r5, #4
   165f4:	cmp	r0, #0
   165f8:	movne	r5, r0
   165fc:	bl	1172c <__errno_location@plt>
   16600:	ldr	r2, [r5, #40]	; 0x28
   16604:	ldr	r3, [r5, #44]	; 0x2c
   16608:	mov	r4, r0
   1660c:	ldm	r5, {r0, r1}
   16610:	add	r5, r5, #8
   16614:	ldr	r6, [r4]
   16618:	stm	sp, {r0, r1, r5}
   1661c:	mov	r0, r7
   16620:	mov	r1, sl
   16624:	str	r2, [sp, #12]
   16628:	str	r3, [sp, #16]
   1662c:	mov	r2, r9
   16630:	mov	r3, r8
   16634:	bl	16644 <ftello64@plt+0x4dbc>
   16638:	str	r6, [r4]
   1663c:	sub	sp, fp, #28
   16640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16644:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16648:	add	fp, sp, #28
   1664c:	sub	sp, sp, #156	; 0x9c
   16650:	str	r0, [fp, #-84]	; 0xffffffac
   16654:	add	r0, r2, #1
   16658:	mov	r6, r1
   1665c:	mov	r7, r3
   16660:	str	r2, [fp, #-80]	; 0xffffffb0
   16664:	str	r0, [sp, #80]	; 0x50
   16668:	ldr	r0, [fp, #12]
   1666c:	and	r1, r0, #1
   16670:	str	r1, [sp, #36]	; 0x24
   16674:	and	r1, r0, #4
   16678:	str	r1, [sp, #32]
   1667c:	ubfx	r8, r0, #1, #1
   16680:	bl	11630 <__ctype_get_mb_cur_max@plt>
   16684:	str	r0, [sp, #40]	; 0x28
   16688:	ldr	r0, [fp, #24]
   1668c:	ldr	r4, [fp, #8]
   16690:	mov	r1, #0
   16694:	str	r1, [fp, #-52]	; 0xffffffcc
   16698:	mov	r1, #0
   1669c:	str	r1, [sp, #60]	; 0x3c
   166a0:	mov	r1, #1
   166a4:	str	r1, [sp, #84]	; 0x54
   166a8:	str	r0, [sp, #76]	; 0x4c
   166ac:	ldr	r0, [fp, #20]
   166b0:	str	r0, [sp, #72]	; 0x48
   166b4:	mov	r0, #0
   166b8:	str	r0, [sp, #56]	; 0x38
   166bc:	mov	r0, #0
   166c0:	str	r0, [fp, #-88]	; 0xffffffa8
   166c4:	mov	r0, #0
   166c8:	str	r0, [fp, #-72]	; 0xffffffb8
   166cc:	mov	r0, #0
   166d0:	cmp	r4, #10
   166d4:	bhi	179f0 <ftello64@plt+0x6168>
   166d8:	add	r1, pc, #24
   166dc:	ldr	ip, [fp, #-84]	; 0xffffffac
   166e0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   166e4:	mov	r5, r6
   166e8:	mov	r9, #0
   166ec:	mov	r2, #1
   166f0:	mov	r3, #0
   166f4:	ldr	pc, [r1, r4, lsl #2]
   166f8:	andeq	r6, r1, r0, asr #15
   166fc:	strdeq	r6, [r1], -ip
   16700:	ldrdeq	r6, [r1], -r0
   16704:			; <UNDEFINED> instruction: 0x000167b8
   16708:	strdeq	r6, [r1], -r0
   1670c:	andeq	r6, r1, r4, asr r8
   16710:	andeq	r6, r1, r0, ror #15
   16714:	andeq	r6, r1, ip, asr #21
   16718:	andeq	r6, r1, r4, lsr #14
   1671c:	andeq	r6, r1, r4, lsr #14
   16720:	andeq	r6, r1, ip, asr r9
   16724:	movw	r6, #9444	; 0x24e4
   16728:	mov	r0, #0
   1672c:	mov	r2, #5
   16730:	movt	r6, #3
   16734:	mov	r1, r6
   16738:	bl	115b8 <dcgettext@plt>
   1673c:	cmp	r0, r6
   16740:	str	r0, [sp, #72]	; 0x48
   16744:	bne	16934 <ftello64@plt+0x50ac>
   16748:	bl	2fb84 <ftello64@plt+0x1e2fc>
   1674c:	ldrb	r1, [r0]
   16750:	and	r1, r1, #223	; 0xdf
   16754:	cmp	r1, #71	; 0x47
   16758:	beq	168b4 <ftello64@plt+0x502c>
   1675c:	cmp	r1, #85	; 0x55
   16760:	bne	16918 <ftello64@plt+0x5090>
   16764:	ldrb	r1, [r0, #1]
   16768:	and	r1, r1, #223	; 0xdf
   1676c:	cmp	r1, #84	; 0x54
   16770:	bne	16918 <ftello64@plt+0x5090>
   16774:	ldrb	r1, [r0, #2]
   16778:	and	r1, r1, #223	; 0xdf
   1677c:	cmp	r1, #70	; 0x46
   16780:	bne	16918 <ftello64@plt+0x5090>
   16784:	ldrb	r1, [r0, #3]
   16788:	cmp	r1, #45	; 0x2d
   1678c:	bne	16918 <ftello64@plt+0x5090>
   16790:	ldrb	r1, [r0, #4]
   16794:	cmp	r1, #56	; 0x38
   16798:	bne	16918 <ftello64@plt+0x5090>
   1679c:	ldrb	r0, [r0, #5]
   167a0:	cmp	r0, #0
   167a4:	movw	r0, #9446	; 0x24e6
   167a8:	movt	r0, #3
   167ac:	str	r0, [sp, #72]	; 0x48
   167b0:	bne	16918 <ftello64@plt+0x5090>
   167b4:	b	16934 <ftello64@plt+0x50ac>
   167b8:	mov	r0, #1
   167bc:	b	167fc <ftello64@plt+0x4f74>
   167c0:	mov	r4, #0
   167c4:	mov	r9, #0
   167c8:	mov	r2, r0
   167cc:	b	1684c <ftello64@plt+0x4fc4>
   167d0:	tst	r8, #1
   167d4:	bne	167fc <ftello64@plt+0x4f74>
   167d8:	mov	r2, r0
   167dc:	b	16824 <ftello64@plt+0x4f9c>
   167e0:	mov	r0, #1
   167e4:	mov	r9, #0
   167e8:	mov	r4, #5
   167ec:	b	16868 <ftello64@plt+0x4fe0>
   167f0:	mov	r2, #1
   167f4:	tst	r8, #1
   167f8:	beq	16824 <ftello64@plt+0x4f9c>
   167fc:	mov	r1, #1
   16800:	mov	r9, #0
   16804:	mov	r4, #2
   16808:	mov	r2, r0
   1680c:	mov	r3, #1
   16810:	str	r1, [fp, #-72]	; 0xffffffb8
   16814:	movw	r1, #11171	; 0x2ba3
   16818:	movt	r1, #3
   1681c:	str	r1, [fp, #-88]	; 0xffffffa8
   16820:	b	16acc <ftello64@plt+0x5244>
   16824:	cmp	r5, #0
   16828:	mov	r9, #1
   1682c:	mov	r4, #2
   16830:	movne	r0, #39	; 0x27
   16834:	strbne	r0, [ip]
   16838:	movw	r0, #11171	; 0x2ba3
   1683c:	movt	r0, #3
   16840:	str	r0, [fp, #-88]	; 0xffffffa8
   16844:	mov	r0, #1
   16848:	str	r0, [fp, #-72]	; 0xffffffb8
   1684c:	mov	r3, #0
   16850:	b	16acc <ftello64@plt+0x5244>
   16854:	mov	r4, #5
   16858:	tst	r8, #1
   1685c:	beq	16884 <ftello64@plt+0x4ffc>
   16860:	mov	r0, #1
   16864:	mov	r9, #0
   16868:	str	r0, [fp, #-72]	; 0xffffffb8
   1686c:	movw	r0, #8736	; 0x2220
   16870:	mov	r2, #1
   16874:	mov	r3, #1
   16878:	movt	r0, #3
   1687c:	str	r0, [fp, #-88]	; 0xffffffa8
   16880:	b	16acc <ftello64@plt+0x5244>
   16884:	cmp	r5, #0
   16888:	mov	r3, #0
   1688c:	mov	r9, #1
   16890:	mov	r2, #1
   16894:	movne	r0, #34	; 0x22
   16898:	strbne	r0, [ip]
   1689c:	movw	r0, #8736	; 0x2220
   168a0:	movt	r0, #3
   168a4:	str	r0, [fp, #-88]	; 0xffffffa8
   168a8:	mov	r0, #1
   168ac:	str	r0, [fp, #-72]	; 0xffffffb8
   168b0:	b	16acc <ftello64@plt+0x5244>
   168b4:	ldrb	r1, [r0, #1]
   168b8:	and	r1, r1, #223	; 0xdf
   168bc:	cmp	r1, #66	; 0x42
   168c0:	bne	16918 <ftello64@plt+0x5090>
   168c4:	ldrb	r1, [r0, #2]
   168c8:	cmp	r1, #49	; 0x31
   168cc:	bne	16918 <ftello64@plt+0x5090>
   168d0:	ldrb	r1, [r0, #3]
   168d4:	cmp	r1, #56	; 0x38
   168d8:	bne	16918 <ftello64@plt+0x5090>
   168dc:	ldrb	r1, [r0, #4]
   168e0:	cmp	r1, #48	; 0x30
   168e4:	bne	16918 <ftello64@plt+0x5090>
   168e8:	ldrb	r1, [r0, #5]
   168ec:	cmp	r1, #51	; 0x33
   168f0:	bne	16918 <ftello64@plt+0x5090>
   168f4:	ldrb	r1, [r0, #6]
   168f8:	cmp	r1, #48	; 0x30
   168fc:	bne	16918 <ftello64@plt+0x5090>
   16900:	ldrb	r0, [r0, #7]
   16904:	cmp	r0, #0
   16908:	movw	r0, #9454	; 0x24ee
   1690c:	movt	r0, #3
   16910:	str	r0, [sp, #72]	; 0x48
   16914:	beq	16934 <ftello64@plt+0x50ac>
   16918:	movw	r1, #8736	; 0x2220
   1691c:	movw	r0, #11171	; 0x2ba3
   16920:	cmp	r4, #9
   16924:	movt	r1, #3
   16928:	movt	r0, #3
   1692c:	moveq	r0, r1
   16930:	str	r0, [sp, #72]	; 0x48
   16934:	movw	r6, #11171	; 0x2ba3
   16938:	mov	r0, #0
   1693c:	mov	r2, #5
   16940:	movt	r6, #3
   16944:	mov	r1, r6
   16948:	bl	115b8 <dcgettext@plt>
   1694c:	cmp	r0, r6
   16950:	str	r0, [sp, #76]	; 0x4c
   16954:	beq	169a0 <ftello64@plt+0x5118>
   16958:	ldr	ip, [fp, #-84]	; 0xffffffac
   1695c:	mov	r9, #0
   16960:	tst	r8, #1
   16964:	bne	16aa8 <ftello64@plt+0x5220>
   16968:	ldr	r0, [sp, #72]	; 0x48
   1696c:	ldrb	r0, [r0]
   16970:	cmp	r0, #0
   16974:	beq	16aa8 <ftello64@plt+0x5220>
   16978:	ldr	r1, [sp, #72]	; 0x48
   1697c:	mov	r9, #0
   16980:	add	r1, r1, #1
   16984:	cmp	r9, r5
   16988:	strbcc	r0, [ip, r9]
   1698c:	ldrb	r0, [r1, r9]
   16990:	add	r9, r9, #1
   16994:	cmp	r0, #0
   16998:	bne	16984 <ftello64@plt+0x50fc>
   1699c:	b	16aa8 <ftello64@plt+0x5220>
   169a0:	bl	2fb84 <ftello64@plt+0x1e2fc>
   169a4:	ldrb	r1, [r0]
   169a8:	and	r1, r1, #223	; 0xdf
   169ac:	cmp	r1, #71	; 0x47
   169b0:	beq	16a20 <ftello64@plt+0x5198>
   169b4:	ldr	ip, [fp, #-84]	; 0xffffffac
   169b8:	cmp	r1, #85	; 0x55
   169bc:	bne	16a7c <ftello64@plt+0x51f4>
   169c0:	ldrb	r1, [r0, #1]
   169c4:	and	r1, r1, #223	; 0xdf
   169c8:	cmp	r1, #84	; 0x54
   169cc:	bne	16a7c <ftello64@plt+0x51f4>
   169d0:	ldrb	r1, [r0, #2]
   169d4:	and	r1, r1, #223	; 0xdf
   169d8:	cmp	r1, #70	; 0x46
   169dc:	bne	16a7c <ftello64@plt+0x51f4>
   169e0:	ldrb	r1, [r0, #3]
   169e4:	cmp	r1, #45	; 0x2d
   169e8:	bne	16a7c <ftello64@plt+0x51f4>
   169ec:	ldrb	r1, [r0, #4]
   169f0:	cmp	r1, #56	; 0x38
   169f4:	bne	16a7c <ftello64@plt+0x51f4>
   169f8:	ldrb	r0, [r0, #5]
   169fc:	cmp	r0, #0
   16a00:	bne	16a7c <ftello64@plt+0x51f4>
   16a04:	movw	r0, #9450	; 0x24ea
   16a08:	movt	r0, #3
   16a0c:	str	r0, [sp, #76]	; 0x4c
   16a10:	mov	r9, #0
   16a14:	tst	r8, #1
   16a18:	beq	16968 <ftello64@plt+0x50e0>
   16a1c:	b	16aa8 <ftello64@plt+0x5220>
   16a20:	ldrb	r1, [r0, #1]
   16a24:	ldr	ip, [fp, #-84]	; 0xffffffac
   16a28:	and	r1, r1, #223	; 0xdf
   16a2c:	cmp	r1, #66	; 0x42
   16a30:	bne	16a7c <ftello64@plt+0x51f4>
   16a34:	ldrb	r1, [r0, #2]
   16a38:	cmp	r1, #49	; 0x31
   16a3c:	bne	16a7c <ftello64@plt+0x51f4>
   16a40:	ldrb	r1, [r0, #3]
   16a44:	cmp	r1, #56	; 0x38
   16a48:	bne	16a7c <ftello64@plt+0x51f4>
   16a4c:	ldrb	r1, [r0, #4]
   16a50:	cmp	r1, #48	; 0x30
   16a54:	bne	16a7c <ftello64@plt+0x51f4>
   16a58:	ldrb	r1, [r0, #5]
   16a5c:	cmp	r1, #51	; 0x33
   16a60:	bne	16a7c <ftello64@plt+0x51f4>
   16a64:	ldrb	r1, [r0, #6]
   16a68:	cmp	r1, #48	; 0x30
   16a6c:	bne	16a7c <ftello64@plt+0x51f4>
   16a70:	ldrb	r0, [r0, #7]
   16a74:	cmp	r0, #0
   16a78:	beq	17890 <ftello64@plt+0x6008>
   16a7c:	movw	r0, #11171	; 0x2ba3
   16a80:	cmp	r4, #9
   16a84:	movt	r0, #3
   16a88:	mov	r1, r0
   16a8c:	movw	r0, #8736	; 0x2220
   16a90:	movt	r0, #3
   16a94:	moveq	r1, r0
   16a98:	str	r1, [sp, #76]	; 0x4c
   16a9c:	mov	r9, #0
   16aa0:	tst	r8, #1
   16aa4:	beq	16968 <ftello64@plt+0x50e0>
   16aa8:	ldr	r6, [sp, #76]	; 0x4c
   16aac:	mov	r0, r6
   16ab0:	bl	11714 <strlen@plt>
   16ab4:	ldr	ip, [fp, #-84]	; 0xffffffac
   16ab8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   16abc:	str	r0, [fp, #-72]	; 0xffffffb8
   16ac0:	str	r6, [fp, #-88]	; 0xffffffa8
   16ac4:	mov	r2, #1
   16ac8:	mov	r3, r8
   16acc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16ad0:	str	r4, [fp, #-64]	; 0xffffffc0
   16ad4:	mov	sl, #0
   16ad8:	str	r3, [fp, #-76]	; 0xffffffb4
   16adc:	str	r2, [sp, #88]	; 0x58
   16ae0:	cmp	r0, #0
   16ae4:	movwne	r0, #1
   16ae8:	and	r1, r0, r3
   16aec:	and	r1, r2, r1
   16af0:	str	r1, [sp, #48]	; 0x30
   16af4:	sub	r1, r4, #2
   16af8:	clz	r1, r1
   16afc:	lsr	r1, r1, #5
   16b00:	and	r1, r1, r3
   16b04:	str	r1, [sp, #44]	; 0x2c
   16b08:	subs	r1, r4, #2
   16b0c:	eor	r4, r3, #1
   16b10:	movwne	r1, #1
   16b14:	str	r4, [sp, #92]	; 0x5c
   16b18:	orr	r4, r1, r4
   16b1c:	and	r1, r1, r2
   16b20:	and	r0, r0, r1
   16b24:	str	r4, [sp, #64]	; 0x40
   16b28:	ldr	r4, [sp, #84]	; 0x54
   16b2c:	str	r0, [fp, #-60]	; 0xffffffc4
   16b30:	orr	r0, r1, r3
   16b34:	ldr	r1, [fp, #16]
   16b38:	eor	r0, r0, #1
   16b3c:	clz	r1, r1
   16b40:	lsr	r1, r1, #5
   16b44:	orr	r0, r1, r0
   16b48:	str	r0, [fp, #-68]	; 0xffffffbc
   16b4c:	eor	r0, r2, #1
   16b50:	str	r0, [sp, #52]	; 0x34
   16b54:	cmn	r7, #1
   16b58:	beq	16b68 <ftello64@plt+0x52e0>
   16b5c:	cmp	sl, r7
   16b60:	bne	16b74 <ftello64@plt+0x52ec>
   16b64:	b	17808 <ftello64@plt+0x5f80>
   16b68:	ldrb	r0, [lr, sl]
   16b6c:	cmp	r0, #0
   16b70:	beq	17810 <ftello64@plt+0x5f88>
   16b74:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16b78:	cmp	r0, #0
   16b7c:	beq	16bdc <ftello64@plt+0x5354>
   16b80:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16b84:	mov	r6, r5
   16b88:	add	r5, sl, r0
   16b8c:	cmp	r0, #2
   16b90:	bcc	16bfc <ftello64@plt+0x5374>
   16b94:	mov	r0, #0
   16b98:	cmn	r7, #1
   16b9c:	str	r0, [fp, #-56]	; 0xffffffc8
   16ba0:	bne	16bb8 <ftello64@plt+0x5330>
   16ba4:	mov	r0, lr
   16ba8:	bl	11714 <strlen@plt>
   16bac:	ldr	lr, [fp, #-80]	; 0xffffffb0
   16bb0:	ldr	ip, [fp, #-84]	; 0xffffffac
   16bb4:	mov	r7, r0
   16bb8:	cmp	r5, r7
   16bbc:	bls	16c0c <ftello64@plt+0x5384>
   16bc0:	mov	r0, #0
   16bc4:	mov	r5, r6
   16bc8:	str	r0, [fp, #-48]	; 0xffffffd0
   16bcc:	ldrb	r6, [lr, sl]
   16bd0:	cmp	r6, #126	; 0x7e
   16bd4:	bls	16c5c <ftello64@plt+0x53d4>
   16bd8:	b	171b8 <ftello64@plt+0x5930>
   16bdc:	mov	r0, #0
   16be0:	str	r0, [fp, #-56]	; 0xffffffc8
   16be4:	mov	r0, #0
   16be8:	str	r0, [fp, #-48]	; 0xffffffd0
   16bec:	ldrb	r6, [lr, sl]
   16bf0:	cmp	r6, #126	; 0x7e
   16bf4:	bls	16c5c <ftello64@plt+0x53d4>
   16bf8:	b	171b8 <ftello64@plt+0x5930>
   16bfc:	mov	r0, #0
   16c00:	str	r0, [fp, #-56]	; 0xffffffc8
   16c04:	cmp	r5, r7
   16c08:	bhi	16bc0 <ftello64@plt+0x5338>
   16c0c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   16c10:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16c14:	add	r0, lr, sl
   16c18:	bl	11708 <bcmp@plt>
   16c1c:	ldr	r2, [sp, #92]	; 0x5c
   16c20:	cmp	r0, #0
   16c24:	mov	r1, r0
   16c28:	mov	r5, r6
   16c2c:	movwne	r1, #1
   16c30:	orr	r1, r1, r2
   16c34:	tst	r1, #1
   16c38:	beq	178d0 <ftello64@plt+0x6048>
   16c3c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16c40:	ldr	lr, [fp, #-80]	; 0xffffffb0
   16c44:	clz	r0, r0
   16c48:	lsr	r0, r0, #5
   16c4c:	str	r0, [fp, #-48]	; 0xffffffd0
   16c50:	ldrb	r6, [lr, sl]
   16c54:	cmp	r6, #126	; 0x7e
   16c58:	bhi	171b8 <ftello64@plt+0x5930>
   16c5c:	add	r3, pc, #16
   16c60:	mov	r8, #1
   16c64:	mov	r2, #110	; 0x6e
   16c68:	mov	r0, #97	; 0x61
   16c6c:	mov	r1, #0
   16c70:	ldr	pc, [r3, r6, lsl #2]
   16c74:	andeq	r6, r1, r0, ror pc
   16c78:			; <UNDEFINED> instruction: 0x000171b8
   16c7c:			; <UNDEFINED> instruction: 0x000171b8
   16c80:			; <UNDEFINED> instruction: 0x000171b8
   16c84:			; <UNDEFINED> instruction: 0x000171b8
   16c88:			; <UNDEFINED> instruction: 0x000171b8
   16c8c:			; <UNDEFINED> instruction: 0x000171b8
   16c90:	andeq	r7, r1, ip, ror #4
   16c94:	andeq	r6, r1, r0, asr pc
   16c98:	andeq	r6, r1, r8, asr #30
   16c9c:	andeq	r6, r1, ip, asr pc
   16ca0:	andeq	r7, r1, ip, lsl #1
   16ca4:	andeq	r6, r1, r0, asr #30
   16ca8:	andeq	r6, r1, r8, asr pc
   16cac:			; <UNDEFINED> instruction: 0x000171b8
   16cb0:			; <UNDEFINED> instruction: 0x000171b8
   16cb4:			; <UNDEFINED> instruction: 0x000171b8
   16cb8:			; <UNDEFINED> instruction: 0x000171b8
   16cbc:			; <UNDEFINED> instruction: 0x000171b8
   16cc0:			; <UNDEFINED> instruction: 0x000171b8
   16cc4:			; <UNDEFINED> instruction: 0x000171b8
   16cc8:			; <UNDEFINED> instruction: 0x000171b8
   16ccc:			; <UNDEFINED> instruction: 0x000171b8
   16cd0:			; <UNDEFINED> instruction: 0x000171b8
   16cd4:			; <UNDEFINED> instruction: 0x000171b8
   16cd8:			; <UNDEFINED> instruction: 0x000171b8
   16cdc:			; <UNDEFINED> instruction: 0x000171b8
   16ce0:			; <UNDEFINED> instruction: 0x000171b8
   16ce4:			; <UNDEFINED> instruction: 0x000171b8
   16ce8:			; <UNDEFINED> instruction: 0x000171b8
   16cec:			; <UNDEFINED> instruction: 0x000171b8
   16cf0:			; <UNDEFINED> instruction: 0x000171b8
   16cf4:	andeq	r6, r1, r4, ror #29
   16cf8:	andeq	r6, r1, r8, ror #29
   16cfc:	andeq	r6, r1, r8, ror #29
   16d00:	ldrdeq	r6, [r1], -r8
   16d04:	andeq	r6, r1, r8, ror #29
   16d08:	andeq	r6, r1, r0, ror lr
   16d0c:	andeq	r6, r1, r8, ror #29
   16d10:	muleq	r1, r4, r0
   16d14:	andeq	r6, r1, r8, ror #29
   16d18:	andeq	r6, r1, r8, ror #29
   16d1c:	andeq	r6, r1, r8, ror #29
   16d20:	andeq	r6, r1, r0, ror lr
   16d24:	andeq	r6, r1, r0, ror lr
   16d28:	andeq	r6, r1, r0, ror lr
   16d2c:	andeq	r6, r1, r0, ror lr
   16d30:	andeq	r6, r1, r0, ror lr
   16d34:	andeq	r6, r1, r0, ror lr
   16d38:	andeq	r6, r1, r0, ror lr
   16d3c:	andeq	r6, r1, r0, ror lr
   16d40:	andeq	r6, r1, r0, ror lr
   16d44:	andeq	r6, r1, r0, ror lr
   16d48:	andeq	r6, r1, r0, ror lr
   16d4c:	andeq	r6, r1, r0, ror lr
   16d50:	andeq	r6, r1, r0, ror lr
   16d54:	andeq	r6, r1, r0, ror lr
   16d58:	andeq	r6, r1, r0, ror lr
   16d5c:	andeq	r6, r1, r0, ror lr
   16d60:	andeq	r6, r1, r8, ror #29
   16d64:	andeq	r6, r1, r8, ror #29
   16d68:	andeq	r6, r1, r8, ror #29
   16d6c:	andeq	r6, r1, r8, ror #29
   16d70:	andeq	r7, r1, r8, asr r0
   16d74:			; <UNDEFINED> instruction: 0x000171b8
   16d78:	andeq	r6, r1, r0, ror lr
   16d7c:	andeq	r6, r1, r0, ror lr
   16d80:	andeq	r6, r1, r0, ror lr
   16d84:	andeq	r6, r1, r0, ror lr
   16d88:	andeq	r6, r1, r0, ror lr
   16d8c:	andeq	r6, r1, r0, ror lr
   16d90:	andeq	r6, r1, r0, ror lr
   16d94:	andeq	r6, r1, r0, ror lr
   16d98:	andeq	r6, r1, r0, ror lr
   16d9c:	andeq	r6, r1, r0, ror lr
   16da0:	andeq	r6, r1, r0, ror lr
   16da4:	andeq	r6, r1, r0, ror lr
   16da8:	andeq	r6, r1, r0, ror lr
   16dac:	andeq	r6, r1, r0, ror lr
   16db0:	andeq	r6, r1, r0, ror lr
   16db4:	andeq	r6, r1, r0, ror lr
   16db8:	andeq	r6, r1, r0, ror lr
   16dbc:	andeq	r6, r1, r0, ror lr
   16dc0:	andeq	r6, r1, r0, ror lr
   16dc4:	andeq	r6, r1, r0, ror lr
   16dc8:	andeq	r6, r1, r0, ror lr
   16dcc:	andeq	r6, r1, r0, ror lr
   16dd0:	andeq	r6, r1, r0, ror lr
   16dd4:	andeq	r6, r1, r0, ror lr
   16dd8:	andeq	r6, r1, r0, ror lr
   16ddc:	andeq	r6, r1, r0, ror lr
   16de0:	andeq	r6, r1, r8, ror #29
   16de4:	andeq	r6, r1, ip, lsl pc
   16de8:	andeq	r6, r1, r0, ror lr
   16dec:	andeq	r6, r1, r8, ror #29
   16df0:	andeq	r6, r1, r0, ror lr
   16df4:	andeq	r6, r1, r8, ror #29
   16df8:	andeq	r6, r1, r0, ror lr
   16dfc:	andeq	r6, r1, r0, ror lr
   16e00:	andeq	r6, r1, r0, ror lr
   16e04:	andeq	r6, r1, r0, ror lr
   16e08:	andeq	r6, r1, r0, ror lr
   16e0c:	andeq	r6, r1, r0, ror lr
   16e10:	andeq	r6, r1, r0, ror lr
   16e14:	andeq	r6, r1, r0, ror lr
   16e18:	andeq	r6, r1, r0, ror lr
   16e1c:	andeq	r6, r1, r0, ror lr
   16e20:	andeq	r6, r1, r0, ror lr
   16e24:	andeq	r6, r1, r0, ror lr
   16e28:	andeq	r6, r1, r0, ror lr
   16e2c:	andeq	r6, r1, r0, ror lr
   16e30:	andeq	r6, r1, r0, ror lr
   16e34:	andeq	r6, r1, r0, ror lr
   16e38:	andeq	r6, r1, r0, ror lr
   16e3c:	andeq	r6, r1, r0, ror lr
   16e40:	andeq	r6, r1, r0, ror lr
   16e44:	andeq	r6, r1, r0, ror lr
   16e48:	andeq	r6, r1, r0, ror lr
   16e4c:	andeq	r6, r1, r0, ror lr
   16e50:	andeq	r6, r1, r0, ror lr
   16e54:	andeq	r6, r1, r0, ror lr
   16e58:	andeq	r6, r1, r0, ror lr
   16e5c:	andeq	r6, r1, r0, ror lr
   16e60:			; <UNDEFINED> instruction: 0x00016eb0
   16e64:	andeq	r6, r1, r8, ror #29
   16e68:			; <UNDEFINED> instruction: 0x00016eb0
   16e6c:	ldrdeq	r6, [r1], -r8
   16e70:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16e74:	tst	r0, #1
   16e78:	bne	17130 <ftello64@plt+0x58a8>
   16e7c:	ldr	r1, [fp, #16]
   16e80:	ubfx	r0, r6, #5, #3
   16e84:	mov	r2, #1
   16e88:	ldr	r0, [r1, r0, lsl #2]
   16e8c:	and	r1, r6, #31
   16e90:	tst	r0, r2, lsl r1
   16e94:	beq	17130 <ftello64@plt+0x58a8>
   16e98:	mov	r0, r6
   16e9c:	mov	r1, r8
   16ea0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16ea4:	tst	r2, #1
   16ea8:	beq	17150 <ftello64@plt+0x58c8>
   16eac:	b	178ac <ftello64@plt+0x6024>
   16eb0:	cmp	r7, #1
   16eb4:	beq	16ed8 <ftello64@plt+0x5650>
   16eb8:	mov	r8, #0
   16ebc:	cmn	r7, #1
   16ec0:	bne	1711c <ftello64@plt+0x5894>
   16ec4:	ldrb	r0, [lr, #1]
   16ec8:	cmp	r0, #0
   16ecc:	beq	16ed8 <ftello64@plt+0x5650>
   16ed0:	mvn	r7, #0
   16ed4:	b	1711c <ftello64@plt+0x5894>
   16ed8:	mov	r8, #0
   16edc:	cmp	sl, #0
   16ee0:	bne	1711c <ftello64@plt+0x5894>
   16ee4:	mov	r1, #1
   16ee8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16eec:	cmp	r0, #2
   16ef0:	bne	16f08 <ftello64@plt+0x5680>
   16ef4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16ef8:	mov	r8, r1
   16efc:	tst	r0, #1
   16f00:	beq	16e70 <ftello64@plt+0x55e8>
   16f04:	b	178ac <ftello64@plt+0x6024>
   16f08:	mov	r8, r1
   16f0c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16f10:	tst	r0, #1
   16f14:	beq	16e7c <ftello64@plt+0x55f4>
   16f18:	b	17130 <ftello64@plt+0x58a8>
   16f1c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16f20:	cmp	r0, #2
   16f24:	bne	171e4 <ftello64@plt+0x595c>
   16f28:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16f2c:	tst	r0, #1
   16f30:	bne	178ac <ftello64@plt+0x6024>
   16f34:	mov	r0, #0
   16f38:	str	r0, [fp, #-56]	; 0xffffffc8
   16f3c:	b	171fc <ftello64@plt+0x5974>
   16f40:	mov	r0, #102	; 0x66
   16f44:	b	1726c <ftello64@plt+0x59e4>
   16f48:	mov	r2, #116	; 0x74
   16f4c:	b	16f5c <ftello64@plt+0x56d4>
   16f50:	mov	r0, #98	; 0x62
   16f54:	b	1726c <ftello64@plt+0x59e4>
   16f58:	mov	r2, #114	; 0x72
   16f5c:	ldr	r0, [sp, #64]	; 0x40
   16f60:	tst	r0, #1
   16f64:	mov	r0, r2
   16f68:	bne	1726c <ftello64@plt+0x59e4>
   16f6c:	b	178ac <ftello64@plt+0x6024>
   16f70:	ldr	r0, [sp, #88]	; 0x58
   16f74:	tst	r0, #1
   16f78:	beq	1728c <ftello64@plt+0x5a04>
   16f7c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16f80:	tst	r0, #1
   16f84:	bne	179e8 <ftello64@plt+0x6160>
   16f88:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16f8c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16f90:	subs	r0, r0, #2
   16f94:	movwne	r0, #1
   16f98:	orr	r0, r0, r1
   16f9c:	tst	r0, #1
   16fa0:	bne	16fdc <ftello64@plt+0x5754>
   16fa4:	cmp	r9, r5
   16fa8:	movcc	r0, #39	; 0x27
   16fac:	strbcc	r0, [ip, r9]
   16fb0:	add	r0, r9, #1
   16fb4:	cmp	r0, r5
   16fb8:	movcc	r1, #36	; 0x24
   16fbc:	strbcc	r1, [ip, r0]
   16fc0:	add	r0, r9, #2
   16fc4:	add	r9, r9, #3
   16fc8:	cmp	r0, r5
   16fcc:	movcc	r1, #39	; 0x27
   16fd0:	strbcc	r1, [ip, r0]
   16fd4:	mov	r0, #1
   16fd8:	str	r0, [fp, #-52]	; 0xffffffcc
   16fdc:	mov	r1, #1
   16fe0:	cmp	r9, r5
   16fe4:	mov	r8, #0
   16fe8:	mov	r6, #48	; 0x30
   16fec:	str	r1, [fp, #-56]	; 0xffffffc8
   16ff0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16ff4:	movcc	r0, #92	; 0x5c
   16ff8:	strbcc	r0, [ip, r9]
   16ffc:	add	r0, r9, #1
   17000:	cmp	r1, #2
   17004:	beq	17458 <ftello64@plt+0x5bd0>
   17008:	add	r1, sl, #1
   1700c:	cmp	r1, r7
   17010:	bcs	17458 <ftello64@plt+0x5bd0>
   17014:	ldrb	r1, [lr, r1]
   17018:	sub	r1, r1, #48	; 0x30
   1701c:	uxtb	r1, r1
   17020:	cmp	r1, #9
   17024:	bhi	17458 <ftello64@plt+0x5bd0>
   17028:	cmp	r0, r5
   1702c:	movcc	r1, #48	; 0x30
   17030:	strbcc	r1, [ip, r0]
   17034:	add	r0, r9, #2
   17038:	add	r9, r9, #3
   1703c:	cmp	r0, r5
   17040:	movcc	r1, #48	; 0x30
   17044:	strbcc	r1, [ip, r0]
   17048:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1704c:	tst	r0, #1
   17050:	beq	16e7c <ftello64@plt+0x55f4>
   17054:	b	17130 <ftello64@plt+0x58a8>
   17058:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1705c:	mov	r6, #63	; 0x3f
   17060:	cmp	r0, #5
   17064:	beq	1746c <ftello64@plt+0x5be4>
   17068:	mov	r1, #0
   1706c:	cmp	r0, #2
   17070:	str	r1, [fp, #-56]	; 0xffffffc8
   17074:	bne	17534 <ftello64@plt+0x5cac>
   17078:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1707c:	mov	r8, #0
   17080:	tst	r0, #1
   17084:	beq	16e70 <ftello64@plt+0x55e8>
   17088:	b	178ac <ftello64@plt+0x6024>
   1708c:	mov	r0, #118	; 0x76
   17090:	b	1726c <ftello64@plt+0x59e4>
   17094:	mov	r0, #1
   17098:	mov	r6, #39	; 0x27
   1709c:	str	r0, [sp, #60]	; 0x3c
   170a0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   170a4:	cmp	r0, #2
   170a8:	bne	172ac <ftello64@plt+0x5a24>
   170ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   170b0:	tst	r0, #1
   170b4:	bne	178ac <ftello64@plt+0x6024>
   170b8:	ldr	r2, [sp, #56]	; 0x38
   170bc:	clz	r1, r5
   170c0:	mov	r8, #1
   170c4:	lsr	r1, r1, #5
   170c8:	cmp	r2, #0
   170cc:	mov	r0, r2
   170d0:	movwne	r0, #1
   170d4:	orrs	r0, r0, r1
   170d8:	moveq	r2, r5
   170dc:	moveq	r5, r0
   170e0:	cmp	r9, r5
   170e4:	str	r2, [sp, #56]	; 0x38
   170e8:	movcc	r0, #39	; 0x27
   170ec:	strbcc	r0, [ip, r9]
   170f0:	add	r0, r9, #1
   170f4:	cmp	r0, r5
   170f8:	movcc	r1, #92	; 0x5c
   170fc:	strbcc	r1, [ip, r0]
   17100:	add	r0, r9, #2
   17104:	add	r9, r9, #3
   17108:	cmp	r0, r5
   1710c:	movcc	r1, #39	; 0x27
   17110:	strbcc	r1, [ip, r0]
   17114:	mov	r0, #0
   17118:	str	r0, [fp, #-52]	; 0xffffffcc
   1711c:	mov	r0, #0
   17120:	str	r0, [fp, #-56]	; 0xffffffc8
   17124:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17128:	tst	r0, #1
   1712c:	beq	16e7c <ftello64@plt+0x55f4>
   17130:	ldr	r0, [fp, #-48]	; 0xffffffd0
   17134:	mov	r1, r8
   17138:	cmp	r0, #0
   1713c:	mov	r0, r6
   17140:	beq	17204 <ftello64@plt+0x597c>
   17144:	ldr	r2, [fp, #-76]	; 0xffffffb4
   17148:	tst	r2, #1
   1714c:	bne	178ac <ftello64@plt+0x6024>
   17150:	ldr	r2, [fp, #-64]	; 0xffffffc0
   17154:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17158:	subs	r2, r2, #2
   1715c:	movwne	r2, #1
   17160:	orr	r2, r2, r3
   17164:	tst	r2, #1
   17168:	bne	171a4 <ftello64@plt+0x591c>
   1716c:	cmp	r9, r5
   17170:	movcc	r2, #39	; 0x27
   17174:	strbcc	r2, [ip, r9]
   17178:	add	r2, r9, #1
   1717c:	cmp	r2, r5
   17180:	movcc	r3, #36	; 0x24
   17184:	strbcc	r3, [ip, r2]
   17188:	add	r2, r9, #2
   1718c:	add	r9, r9, #3
   17190:	cmp	r2, r5
   17194:	movcc	r3, #39	; 0x27
   17198:	strbcc	r3, [ip, r2]
   1719c:	mov	r2, #1
   171a0:	str	r2, [fp, #-52]	; 0xffffffcc
   171a4:	cmp	r9, r5
   171a8:	movcc	r2, #92	; 0x5c
   171ac:	strbcc	r2, [ip, r9]
   171b0:	add	r9, r9, #1
   171b4:	b	1724c <ftello64@plt+0x59c4>
   171b8:	ldr	r0, [sp, #40]	; 0x28
   171bc:	cmp	r0, #1
   171c0:	bne	172c0 <ftello64@plt+0x5a38>
   171c4:	bl	116e4 <__ctype_b_loc@plt>
   171c8:	ldr	r0, [r0]
   171cc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   171d0:	mov	r1, #1
   171d4:	add	r0, r0, r6, lsl #1
   171d8:	ldrb	r0, [r0, #1]
   171dc:	ubfx	r8, r0, #6, #1
   171e0:	b	17618 <ftello64@plt+0x5d90>
   171e4:	ldr	r1, [sp, #48]	; 0x30
   171e8:	mov	r0, #0
   171ec:	str	r0, [fp, #-56]	; 0xffffffc8
   171f0:	mov	r0, #92	; 0x5c
   171f4:	cmp	r1, #0
   171f8:	beq	1726c <ftello64@plt+0x59e4>
   171fc:	mov	r6, #92	; 0x5c
   17200:	mov	r8, #0
   17204:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17208:	cmp	r0, #0
   1720c:	bne	17244 <ftello64@plt+0x59bc>
   17210:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17214:	tst	r0, #1
   17218:	beq	17244 <ftello64@plt+0x59bc>
   1721c:	cmp	r9, r5
   17220:	movcc	r0, #39	; 0x27
   17224:	strbcc	r0, [ip, r9]
   17228:	add	r0, r9, #1
   1722c:	add	r9, r9, #2
   17230:	cmp	r0, r5
   17234:	movcc	r1, #39	; 0x27
   17238:	strbcc	r1, [ip, r0]
   1723c:	mov	r0, #0
   17240:	str	r0, [fp, #-52]	; 0xffffffcc
   17244:	mov	r1, r8
   17248:	mov	r0, r6
   1724c:	cmp	r9, r5
   17250:	and	r4, r4, r1
   17254:	strbcc	r0, [ip, r9]
   17258:	add	r9, r9, #1
   1725c:	add	sl, sl, #1
   17260:	cmn	r7, #1
   17264:	bne	16b5c <ftello64@plt+0x52d4>
   17268:	b	16b68 <ftello64@plt+0x52e0>
   1726c:	mov	r1, #0
   17270:	mov	r8, #0
   17274:	str	r1, [fp, #-56]	; 0xffffffc8
   17278:	ldr	r1, [sp, #88]	; 0x58
   1727c:	tst	r1, #1
   17280:	mov	r1, #0
   17284:	beq	16e70 <ftello64@plt+0x55e8>
   17288:	b	17144 <ftello64@plt+0x58bc>
   1728c:	ldr	r0, [sp, #36]	; 0x24
   17290:	mov	r6, #0
   17294:	mov	r8, #0
   17298:	cmp	r0, #0
   1729c:	mov	r0, #0
   172a0:	str	r0, [fp, #-56]	; 0xffffffc8
   172a4:	bne	1725c <ftello64@plt+0x59d4>
   172a8:	b	16e70 <ftello64@plt+0x55e8>
   172ac:	mov	r8, #1
   172b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   172b4:	tst	r0, #1
   172b8:	beq	16e7c <ftello64@plt+0x55f4>
   172bc:	b	17130 <ftello64@plt+0x58a8>
   172c0:	mov	r0, #0
   172c4:	cmn	r7, #1
   172c8:	str	r0, [fp, #-36]	; 0xffffffdc
   172cc:	str	r0, [fp, #-40]	; 0xffffffd8
   172d0:	bne	172e4 <ftello64@plt+0x5a5c>
   172d4:	mov	r0, lr
   172d8:	bl	11714 <strlen@plt>
   172dc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   172e0:	mov	r7, r0
   172e4:	ldr	r0, [sp, #44]	; 0x2c
   172e8:	str	r4, [sp, #84]	; 0x54
   172ec:	str	r5, [sp, #28]
   172f0:	cmp	r0, #0
   172f4:	beq	17548 <ftello64@plt+0x5cc0>
   172f8:	ldr	r0, [sp, #80]	; 0x50
   172fc:	mov	r8, #1
   17300:	mov	r5, #0
   17304:	add	r0, r0, sl
   17308:	str	r0, [sp, #24]
   1730c:	sub	r0, fp, #40	; 0x28
   17310:	mov	r3, r0
   17314:	b	17350 <ftello64@plt+0x5ac8>
   17318:	ldr	r5, [sp, #68]	; 0x44
   1731c:	add	r5, r0, r5
   17320:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17324:	bl	11600 <iswprint@plt>
   17328:	cmp	r0, #0
   1732c:	sub	r4, fp, #40	; 0x28
   17330:	movwne	r0, #1
   17334:	and	r8, r8, r0
   17338:	mov	r0, r4
   1733c:	bl	115a0 <mbsinit@plt>
   17340:	ldr	lr, [fp, #-80]	; 0xffffffb0
   17344:	mov	r3, r4
   17348:	cmp	r0, #0
   1734c:	bne	1760c <ftello64@plt+0x5d84>
   17350:	str	r5, [sp, #68]	; 0x44
   17354:	add	r5, r5, sl
   17358:	sub	r0, fp, #44	; 0x2c
   1735c:	add	r1, lr, r5
   17360:	sub	r2, r7, r5
   17364:	bl	2fe20 <ftello64@plt+0x1e598>
   17368:	cmn	r0, #2
   1736c:	beq	175cc <ftello64@plt+0x5d44>
   17370:	ldr	ip, [fp, #-84]	; 0xffffffac
   17374:	cmn	r0, #1
   17378:	beq	175c0 <ftello64@plt+0x5d38>
   1737c:	cmp	r0, #0
   17380:	beq	175c4 <ftello64@plt+0x5d3c>
   17384:	cmp	r0, #2
   17388:	bcc	17318 <ftello64@plt+0x5a90>
   1738c:	ldr	r1, [sp, #68]	; 0x44
   17390:	ldr	r2, [sp, #24]
   17394:	add	r1, r2, r1
   17398:	sub	r2, r0, #1
   1739c:	ldrb	r3, [r1]
   173a0:	sub	r3, r3, #91	; 0x5b
   173a4:	cmp	r3, #33	; 0x21
   173a8:	bls	173c8 <ftello64@plt+0x5b40>
   173ac:	add	r1, r1, #1
   173b0:	subs	r2, r2, #1
   173b4:	beq	17318 <ftello64@plt+0x5a90>
   173b8:	ldrb	r3, [r1]
   173bc:	sub	r3, r3, #91	; 0x5b
   173c0:	cmp	r3, #33	; 0x21
   173c4:	bhi	173ac <ftello64@plt+0x5b24>
   173c8:	add	r5, pc, #0
   173cc:	ldr	pc, [r5, r3, lsl #2]
   173d0:	andeq	r7, r1, r4, ror #17
   173d4:	andeq	r7, r1, r4, ror #17
   173d8:	andeq	r7, r1, ip, lsr #7
   173dc:	andeq	r7, r1, r4, ror #17
   173e0:	andeq	r7, r1, ip, lsr #7
   173e4:	andeq	r7, r1, r4, ror #17
   173e8:	andeq	r7, r1, ip, lsr #7
   173ec:	andeq	r7, r1, ip, lsr #7
   173f0:	andeq	r7, r1, ip, lsr #7
   173f4:	andeq	r7, r1, ip, lsr #7
   173f8:	andeq	r7, r1, ip, lsr #7
   173fc:	andeq	r7, r1, ip, lsr #7
   17400:	andeq	r7, r1, ip, lsr #7
   17404:	andeq	r7, r1, ip, lsr #7
   17408:	andeq	r7, r1, ip, lsr #7
   1740c:	andeq	r7, r1, ip, lsr #7
   17410:	andeq	r7, r1, ip, lsr #7
   17414:	andeq	r7, r1, ip, lsr #7
   17418:	andeq	r7, r1, ip, lsr #7
   1741c:	andeq	r7, r1, ip, lsr #7
   17420:	andeq	r7, r1, ip, lsr #7
   17424:	andeq	r7, r1, ip, lsr #7
   17428:	andeq	r7, r1, ip, lsr #7
   1742c:	andeq	r7, r1, ip, lsr #7
   17430:	andeq	r7, r1, ip, lsr #7
   17434:	andeq	r7, r1, ip, lsr #7
   17438:	andeq	r7, r1, ip, lsr #7
   1743c:	andeq	r7, r1, ip, lsr #7
   17440:	andeq	r7, r1, ip, lsr #7
   17444:	andeq	r7, r1, ip, lsr #7
   17448:	andeq	r7, r1, ip, lsr #7
   1744c:	andeq	r7, r1, ip, lsr #7
   17450:	andeq	r7, r1, ip, lsr #7
   17454:	andeq	r7, r1, r4, ror #17
   17458:	mov	r9, r0
   1745c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17460:	tst	r0, #1
   17464:	beq	16e7c <ftello64@plt+0x55f4>
   17468:	b	17130 <ftello64@plt+0x58a8>
   1746c:	mov	r0, #0
   17470:	str	r0, [fp, #-56]	; 0xffffffc8
   17474:	ldr	r0, [sp, #32]
   17478:	cmp	r0, #0
   1747c:	beq	17534 <ftello64@plt+0x5cac>
   17480:	add	r0, sl, #2
   17484:	mov	r1, r7
   17488:	cmp	r0, r7
   1748c:	bcs	17534 <ftello64@plt+0x5cac>
   17490:	add	r1, sl, lr
   17494:	ldrb	r1, [r1, #1]
   17498:	cmp	r1, #63	; 0x3f
   1749c:	bne	17534 <ftello64@plt+0x5cac>
   174a0:	ldrb	r8, [lr, r0]
   174a4:	sub	r2, r8, #33	; 0x21
   174a8:	cmp	r2, #29
   174ac:	bhi	17534 <ftello64@plt+0x5cac>
   174b0:	mov	r1, r4
   174b4:	movw	r4, #20929	; 0x51c1
   174b8:	mov	r3, #1
   174bc:	movt	r4, #14336	; 0x3800
   174c0:	tst	r4, r3, lsl r2
   174c4:	beq	177f0 <ftello64@plt+0x5f68>
   174c8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   174cc:	tst	r2, #1
   174d0:	bne	178ac <ftello64@plt+0x6024>
   174d4:	cmp	r9, r5
   174d8:	mov	r6, r8
   174dc:	mov	r4, r1
   174e0:	mov	sl, r0
   174e4:	mov	r8, #0
   174e8:	movcc	r2, #63	; 0x3f
   174ec:	strbcc	r2, [ip, r9]
   174f0:	add	r2, r9, #1
   174f4:	cmp	r2, r5
   174f8:	movcc	r3, #34	; 0x22
   174fc:	strbcc	r3, [ip, r2]
   17500:	add	r2, r9, #2
   17504:	cmp	r2, r5
   17508:	movcc	r3, #34	; 0x22
   1750c:	strbcc	r3, [ip, r2]
   17510:	add	r2, r9, #3
   17514:	add	r9, r9, #4
   17518:	cmp	r2, r5
   1751c:	movcc	r3, #63	; 0x3f
   17520:	strbcc	r3, [ip, r2]
   17524:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17528:	tst	r0, #1
   1752c:	beq	16e7c <ftello64@plt+0x55f4>
   17530:	b	17130 <ftello64@plt+0x58a8>
   17534:	mov	r8, #0
   17538:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1753c:	tst	r0, #1
   17540:	beq	16e7c <ftello64@plt+0x55f4>
   17544:	b	17130 <ftello64@plt+0x58a8>
   17548:	mov	r8, #1
   1754c:	mov	r5, #0
   17550:	sub	r4, fp, #40	; 0x28
   17554:	str	r5, [sp, #68]	; 0x44
   17558:	add	r5, r5, sl
   1755c:	sub	r0, fp, #44	; 0x2c
   17560:	mov	r3, r4
   17564:	add	r1, lr, r5
   17568:	sub	r2, r7, r5
   1756c:	bl	2fe20 <ftello64@plt+0x1e598>
   17570:	cmn	r0, #2
   17574:	beq	175cc <ftello64@plt+0x5d44>
   17578:	cmn	r0, #1
   1757c:	beq	175c0 <ftello64@plt+0x5d38>
   17580:	ldr	r5, [sp, #68]	; 0x44
   17584:	cmp	r0, #0
   17588:	beq	17608 <ftello64@plt+0x5d80>
   1758c:	add	r5, r0, r5
   17590:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17594:	bl	11600 <iswprint@plt>
   17598:	cmp	r0, #0
   1759c:	sub	r4, fp, #40	; 0x28
   175a0:	movwne	r0, #1
   175a4:	and	r8, r8, r0
   175a8:	mov	r0, r4
   175ac:	bl	115a0 <mbsinit@plt>
   175b0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   175b4:	cmp	r0, #0
   175b8:	beq	17554 <ftello64@plt+0x5ccc>
   175bc:	b	1760c <ftello64@plt+0x5d84>
   175c0:	mov	r8, #0
   175c4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   175c8:	b	17600 <ftello64@plt+0x5d78>
   175cc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   175d0:	mov	r8, #0
   175d4:	cmp	r5, r7
   175d8:	bcs	17600 <ftello64@plt+0x5d78>
   175dc:	ldrb	r0, [lr, r5]
   175e0:	cmp	r0, #0
   175e4:	beq	17600 <ftello64@plt+0x5d78>
   175e8:	ldr	r0, [sp, #68]	; 0x44
   175ec:	add	r0, r0, #1
   175f0:	add	r5, r0, sl
   175f4:	str	r0, [sp, #68]	; 0x44
   175f8:	cmp	r5, r7
   175fc:	bcc	175dc <ftello64@plt+0x5d54>
   17600:	ldr	r5, [sp, #68]	; 0x44
   17604:	b	1760c <ftello64@plt+0x5d84>
   17608:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1760c:	mov	r1, r5
   17610:	ldr	r5, [sp, #28]
   17614:	ldr	r4, [sp, #84]	; 0x54
   17618:	ldr	r0, [sp, #52]	; 0x34
   1761c:	ldr	ip, [fp, #-84]	; 0xffffffac
   17620:	cmp	r1, #1
   17624:	orr	r2, r8, r0
   17628:	mov	r0, r1
   1762c:	bhi	17638 <ftello64@plt+0x5db0>
   17630:	tst	r2, #1
   17634:	bne	16e70 <ftello64@plt+0x55e8>
   17638:	add	r0, r0, sl
   1763c:	str	r2, [sp, #84]	; 0x54
   17640:	str	r0, [fp, #-56]	; 0xffffffc8
   17644:	mov	r0, #0
   17648:	tst	r2, #1
   1764c:	bne	1772c <ftello64@plt+0x5ea4>
   17650:	ldr	r1, [fp, #-76]	; 0xffffffb4
   17654:	tst	r1, #1
   17658:	bne	178ac <ftello64@plt+0x6024>
   1765c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17660:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17664:	subs	r2, r1, #2
   17668:	movwne	r2, #1
   1766c:	orr	r2, r2, r0
   17670:	tst	r2, #1
   17674:	bne	176b0 <ftello64@plt+0x5e28>
   17678:	cmp	r9, r5
   1767c:	add	r2, r9, #1
   17680:	mov	r0, #1
   17684:	movcc	r1, #39	; 0x27
   17688:	str	r0, [fp, #-52]	; 0xffffffcc
   1768c:	strbcc	r1, [ip, r9]
   17690:	cmp	r2, r5
   17694:	movcc	r1, #36	; 0x24
   17698:	strbcc	r1, [ip, r2]
   1769c:	add	r2, r9, #2
   176a0:	add	r9, r9, #3
   176a4:	cmp	r2, r5
   176a8:	movcc	r1, #39	; 0x27
   176ac:	strbcc	r1, [ip, r2]
   176b0:	cmp	r9, r5
   176b4:	add	r2, r9, #1
   176b8:	movcc	r1, #92	; 0x5c
   176bc:	strbcc	r1, [ip, r9]
   176c0:	cmp	r2, r5
   176c4:	bcs	176d8 <ftello64@plt+0x5e50>
   176c8:	uxtb	r3, r6
   176cc:	mov	r1, #48	; 0x30
   176d0:	orr	r3, r1, r3, lsr #6
   176d4:	strb	r3, [ip, r2]
   176d8:	add	r2, r9, #2
   176dc:	add	r9, r9, #3
   176e0:	cmp	r2, r5
   176e4:	lsrcc	r3, r6, #3
   176e8:	movcc	r1, #6
   176ec:	bficc	r3, r1, #3, #29
   176f0:	mov	r1, #6
   176f4:	bfi	r6, r1, #3, #29
   176f8:	strbcc	r3, [ip, r2]
   176fc:	mov	r2, #1
   17700:	b	17760 <ftello64@plt+0x5ed8>
   17704:	ldr	r1, [sp, #80]	; 0x50
   17708:	cmp	r9, r2
   1770c:	mov	r5, r2
   17710:	ldr	r2, [sp, #84]	; 0x54
   17714:	strbcc	r6, [ip, r9]
   17718:	add	r9, r9, #1
   1771c:	ldrb	r6, [r1, sl]
   17720:	mov	sl, r3
   17724:	tst	r2, #1
   17728:	beq	17650 <ftello64@plt+0x5dc8>
   1772c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   17730:	tst	r1, #1
   17734:	beq	17754 <ftello64@plt+0x5ecc>
   17738:	cmp	r9, r5
   1773c:	mov	r2, r0
   17740:	movcc	r1, #92	; 0x5c
   17744:	strbcc	r1, [ip, r9]
   17748:	add	r9, r9, #1
   1774c:	mov	r1, #0
   17750:	b	1775c <ftello64@plt+0x5ed4>
   17754:	mov	r1, #0
   17758:	mov	r2, r0
   1775c:	str	r1, [fp, #-48]	; 0xffffffd0
   17760:	mov	r0, r2
   17764:	and	r1, r2, #1
   17768:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1776c:	add	r3, sl, #1
   17770:	cmp	r2, r3
   17774:	bls	177d4 <ftello64@plt+0x5f4c>
   17778:	mov	r2, r5
   1777c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   17780:	cmp	r1, #0
   17784:	movwne	r1, #1
   17788:	mvn	r5, r5
   1778c:	orr	r5, r5, r1
   17790:	tst	r5, #1
   17794:	bne	17704 <ftello64@plt+0x5e7c>
   17798:	cmp	r9, r2
   1779c:	movcc	r5, r4
   177a0:	movcc	r4, #39	; 0x27
   177a4:	strbcc	r4, [ip, r9]
   177a8:	movcc	r4, r5
   177ac:	add	r5, r9, #1
   177b0:	add	r9, r9, #2
   177b4:	cmp	r5, r2
   177b8:	movcc	r1, r4
   177bc:	movcc	r4, #39	; 0x27
   177c0:	strbcc	r4, [ip, r5]
   177c4:	movcc	r4, r1
   177c8:	mov	r1, #0
   177cc:	str	r1, [fp, #-52]	; 0xffffffcc
   177d0:	b	17704 <ftello64@plt+0x5e7c>
   177d4:	cmp	r1, #0
   177d8:	movwne	r1, #1
   177dc:	str	r1, [fp, #-56]	; 0xffffffc8
   177e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   177e4:	cmp	r0, #0
   177e8:	beq	17210 <ftello64@plt+0x5988>
   177ec:	b	17244 <ftello64@plt+0x59bc>
   177f0:	mov	r8, #0
   177f4:	mov	r4, r1
   177f8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   177fc:	tst	r0, #1
   17800:	beq	16e7c <ftello64@plt+0x55f4>
   17804:	b	17130 <ftello64@plt+0x58a8>
   17808:	mov	r7, sl
   1780c:	b	17814 <ftello64@plt+0x5f8c>
   17810:	mvn	r7, #0
   17814:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17818:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1781c:	ldr	r2, [sp, #88]	; 0x58
   17820:	eor	r0, r1, #2
   17824:	orr	r0, r0, r9
   17828:	clz	r0, r0
   1782c:	lsr	r0, r0, #5
   17830:	tst	r3, r0
   17834:	bne	178ac <ftello64@plt+0x6024>
   17838:	subs	r0, r1, #2
   1783c:	movwne	r0, #1
   17840:	orr	r0, r3, r0
   17844:	tst	r0, #1
   17848:	ldreq	r0, [sp, #60]	; 0x3c
   1784c:	eoreq	r0, r0, #1
   17850:	tsteq	r0, #1
   17854:	bne	17988 <ftello64@plt+0x6100>
   17858:	tst	r4, #1
   1785c:	bne	1794c <ftello64@plt+0x60c4>
   17860:	ldr	r6, [sp, #56]	; 0x38
   17864:	mov	r8, #0
   17868:	cmp	r6, #0
   1786c:	beq	17984 <ftello64@plt+0x60fc>
   17870:	mov	r1, #0
   17874:	mov	r4, #2
   17878:	cmp	r5, #0
   1787c:	mov	r0, r2
   17880:	mov	r3, #0
   17884:	str	r1, [sp, #84]	; 0x54
   17888:	beq	166d0 <ftello64@plt+0x4e48>
   1788c:	b	17988 <ftello64@plt+0x6100>
   17890:	movw	r0, #9458	; 0x24f2
   17894:	movt	r0, #3
   17898:	str	r0, [sp, #76]	; 0x4c
   1789c:	mov	r9, #0
   178a0:	tst	r8, #1
   178a4:	beq	16968 <ftello64@plt+0x50e0>
   178a8:	b	16aa8 <ftello64@plt+0x5220>
   178ac:	ldr	r1, [sp, #88]	; 0x58
   178b0:	mov	r0, #2
   178b4:	tst	r1, #1
   178b8:	movwne	r0, #4
   178bc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   178c0:	ldr	r1, [fp, #12]
   178c4:	cmp	r2, #2
   178c8:	moveq	r2, r0
   178cc:	b	17904 <ftello64@plt+0x607c>
   178d0:	ldr	ip, [fp, #-84]	; 0xffffffac
   178d4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   178d8:	ldr	r1, [fp, #12]
   178dc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   178e0:	b	17904 <ftello64@plt+0x607c>
   178e4:	ldr	r1, [sp, #88]	; 0x58
   178e8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   178ec:	ldr	r5, [sp, #28]
   178f0:	mov	r0, #2
   178f4:	tst	r1, #1
   178f8:	ldr	r1, [fp, #12]
   178fc:	movwne	r0, #4
   17900:	mov	r2, r0
   17904:	mov	r0, #0
   17908:	bic	r1, r1, #2
   1790c:	str	r2, [sp]
   17910:	mov	r2, lr
   17914:	str	r0, [sp, #8]
   17918:	ldr	r0, [sp, #72]	; 0x48
   1791c:	str	r1, [sp, #4]
   17920:	mov	r1, r5
   17924:	str	r0, [sp, #12]
   17928:	ldr	r0, [sp, #76]	; 0x4c
   1792c:	str	r0, [sp, #16]
   17930:	mov	r0, ip
   17934:	mov	r3, r7
   17938:	bl	16644 <ftello64@plt+0x4dbc>
   1793c:	mov	r9, r0
   17940:	mov	r0, r9
   17944:	sub	sp, fp, #28
   17948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1794c:	mov	r0, #5
   17950:	ldr	r1, [sp, #56]	; 0x38
   17954:	ldr	r2, [fp, #-80]	; 0xffffffb0
   17958:	str	r0, [sp]
   1795c:	ldr	r0, [fp, #12]
   17960:	str	r0, [sp, #4]
   17964:	ldr	r0, [fp, #16]
   17968:	str	r0, [sp, #8]
   1796c:	ldr	r0, [sp, #72]	; 0x48
   17970:	str	r0, [sp, #12]
   17974:	ldr	r0, [sp, #76]	; 0x4c
   17978:	str	r0, [sp, #16]
   1797c:	ldr	r0, [fp, #-84]	; 0xffffffac
   17980:	b	17934 <ftello64@plt+0x60ac>
   17984:	mov	r3, #0
   17988:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1798c:	cmp	r1, #0
   17990:	beq	179cc <ftello64@plt+0x6144>
   17994:	ldr	r2, [fp, #-84]	; 0xffffffac
   17998:	tst	r3, #1
   1799c:	bne	179d0 <ftello64@plt+0x6148>
   179a0:	ldrb	r0, [r1]
   179a4:	cmp	r0, #0
   179a8:	beq	179d0 <ftello64@plt+0x6148>
   179ac:	add	r1, r1, #1
   179b0:	cmp	r9, r5
   179b4:	strbcc	r0, [r2, r9]
   179b8:	add	r9, r9, #1
   179bc:	ldrb	r0, [r1], #1
   179c0:	cmp	r0, #0
   179c4:	bne	179b0 <ftello64@plt+0x6128>
   179c8:	b	179d0 <ftello64@plt+0x6148>
   179cc:	ldr	r2, [fp, #-84]	; 0xffffffac
   179d0:	cmp	r9, r5
   179d4:	movcc	r0, #0
   179d8:	strbcc	r0, [r2, r9]
   179dc:	mov	r0, r9
   179e0:	sub	sp, fp, #28
   179e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179e8:	mov	r0, #4
   179ec:	b	178bc <ftello64@plt+0x6034>
   179f0:	bl	11864 <abort@plt>
   179f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179f8:	add	fp, sp, #28
   179fc:	sub	sp, sp, #28
   17a00:	movw	r5, #14328	; 0x37f8
   17a04:	cmp	r2, #0
   17a08:	mov	r4, r1
   17a0c:	mov	r7, r0
   17a10:	str	r0, [sp, #20]
   17a14:	movt	r5, #4
   17a18:	movne	r5, r2
   17a1c:	bl	1172c <__errno_location@plt>
   17a20:	mov	sl, r0
   17a24:	ldr	r2, [r5, #40]	; 0x28
   17a28:	ldr	r3, [r5, #44]	; 0x2c
   17a2c:	ldm	r5, {r0, r1}
   17a30:	orr	r8, r1, #1
   17a34:	add	r9, r5, #8
   17a38:	mov	r1, #0
   17a3c:	ldr	r6, [sl]
   17a40:	stm	sp, {r0, r8, r9}
   17a44:	mov	r0, #0
   17a48:	str	r2, [sp, #12]
   17a4c:	str	r3, [sp, #16]
   17a50:	mov	r2, r7
   17a54:	mov	r3, r4
   17a58:	str	r6, [sp, #24]
   17a5c:	mov	r6, r4
   17a60:	bl	16644 <ftello64@plt+0x4dbc>
   17a64:	add	r7, r0, #1
   17a68:	mov	r0, r7
   17a6c:	bl	2d814 <ftello64@plt+0x1bf8c>
   17a70:	mov	r4, r0
   17a74:	ldr	r0, [r5]
   17a78:	ldr	r2, [r5, #44]	; 0x2c
   17a7c:	ldr	r1, [r5, #40]	; 0x28
   17a80:	mov	r3, r6
   17a84:	stm	sp, {r0, r8, r9}
   17a88:	str	r2, [sp, #16]
   17a8c:	ldr	r2, [sp, #20]
   17a90:	str	r1, [sp, #12]
   17a94:	mov	r0, r4
   17a98:	mov	r1, r7
   17a9c:	bl	16644 <ftello64@plt+0x4dbc>
   17aa0:	ldr	r0, [sp, #24]
   17aa4:	str	r0, [sl]
   17aa8:	mov	r0, r4
   17aac:	sub	sp, fp, #28
   17ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ab8:	add	fp, sp, #28
   17abc:	sub	sp, sp, #36	; 0x24
   17ac0:	movw	r8, #14328	; 0x37f8
   17ac4:	cmp	r3, #0
   17ac8:	mov	r4, r2
   17acc:	str	r2, [sp, #24]
   17ad0:	mov	r5, r1
   17ad4:	mov	r6, r0
   17ad8:	str	r0, [sp, #20]
   17adc:	movt	r8, #4
   17ae0:	movne	r8, r3
   17ae4:	bl	1172c <__errno_location@plt>
   17ae8:	str	r0, [sp, #28]
   17aec:	ldr	r1, [r8, #40]	; 0x28
   17af0:	ldr	r2, [r8, #44]	; 0x2c
   17af4:	ldr	r7, [r0]
   17af8:	cmp	r4, #0
   17afc:	add	sl, r8, #8
   17b00:	mov	r0, #0
   17b04:	ldm	r8, {r3, r9}
   17b08:	orreq	r9, r9, #1
   17b0c:	stm	sp, {r3, r9, sl}
   17b10:	str	r1, [sp, #12]
   17b14:	str	r2, [sp, #16]
   17b18:	mov	r1, #0
   17b1c:	mov	r2, r6
   17b20:	mov	r3, r5
   17b24:	str	r7, [sp, #32]
   17b28:	mov	r7, r5
   17b2c:	bl	16644 <ftello64@plt+0x4dbc>
   17b30:	add	r4, r0, #1
   17b34:	mov	r5, r0
   17b38:	mov	r0, r4
   17b3c:	bl	2d814 <ftello64@plt+0x1bf8c>
   17b40:	mov	r6, r0
   17b44:	ldr	r0, [r8]
   17b48:	ldr	r2, [r8, #44]	; 0x2c
   17b4c:	ldr	r1, [r8, #40]	; 0x28
   17b50:	mov	r3, r7
   17b54:	stm	sp, {r0, r9, sl}
   17b58:	str	r2, [sp, #16]
   17b5c:	ldr	r2, [sp, #20]
   17b60:	str	r1, [sp, #12]
   17b64:	mov	r0, r6
   17b68:	mov	r1, r4
   17b6c:	bl	16644 <ftello64@plt+0x4dbc>
   17b70:	ldr	r0, [sp, #24]
   17b74:	ldr	r1, [sp, #32]
   17b78:	ldr	r2, [sp, #28]
   17b7c:	cmp	r0, #0
   17b80:	str	r1, [r2]
   17b84:	strne	r5, [r0]
   17b88:	mov	r0, r6
   17b8c:	sub	sp, fp, #28
   17b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b94:	push	{r4, r5, r6, r7, fp, lr}
   17b98:	add	fp, sp, #16
   17b9c:	movw	r4, #12728	; 0x31b8
   17ba0:	movt	r4, #4
   17ba4:	ldrd	r6, [r4]
   17ba8:	cmp	r7, #2
   17bac:	blt	17bd8 <ftello64@plt+0x6350>
   17bb0:	add	r5, r6, #12
   17bb4:	mov	r7, #0
   17bb8:	ldr	r0, [r5, r7, lsl #3]
   17bbc:	bl	15b80 <ftello64@plt+0x42f8>
   17bc0:	ldr	r1, [r4, #4]
   17bc4:	add	r2, r7, #2
   17bc8:	add	r0, r7, #1
   17bcc:	mov	r7, r0
   17bd0:	cmp	r2, r1
   17bd4:	blt	17bb8 <ftello64@plt+0x6330>
   17bd8:	ldr	r0, [r6, #4]
   17bdc:	movw	r5, #14376	; 0x3828
   17be0:	movt	r5, #4
   17be4:	cmp	r0, r5
   17be8:	beq	17bfc <ftello64@plt+0x6374>
   17bec:	bl	15b80 <ftello64@plt+0x42f8>
   17bf0:	mov	r0, #256	; 0x100
   17bf4:	str	r0, [r4, #8]
   17bf8:	str	r5, [r4, #12]
   17bfc:	add	r5, r4, #8
   17c00:	cmp	r6, r5
   17c04:	beq	17c14 <ftello64@plt+0x638c>
   17c08:	mov	r0, r6
   17c0c:	bl	15b80 <ftello64@plt+0x42f8>
   17c10:	str	r5, [r4]
   17c14:	mov	r0, #1
   17c18:	str	r0, [r4, #4]
   17c1c:	pop	{r4, r5, r6, r7, fp, pc}
   17c20:	movw	r3, #14328	; 0x37f8
   17c24:	mvn	r2, #0
   17c28:	movt	r3, #4
   17c2c:	b	17c30 <ftello64@plt+0x63a8>
   17c30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c34:	add	fp, sp, #28
   17c38:	sub	sp, sp, #44	; 0x2c
   17c3c:	mov	r7, r3
   17c40:	str	r2, [sp, #36]	; 0x24
   17c44:	str	r1, [sp, #32]
   17c48:	mov	r5, r0
   17c4c:	bl	1172c <__errno_location@plt>
   17c50:	cmp	r5, #0
   17c54:	bmi	17dbc <ftello64@plt+0x6534>
   17c58:	cmn	r5, #-2147483647	; 0x80000001
   17c5c:	beq	17dbc <ftello64@plt+0x6534>
   17c60:	movw	r8, #12728	; 0x31b8
   17c64:	mov	r4, r0
   17c68:	ldr	r0, [r0]
   17c6c:	movt	r8, #4
   17c70:	str	r4, [sp, #28]
   17c74:	ldr	r1, [r8, #4]
   17c78:	ldr	r6, [r8]
   17c7c:	str	r0, [sp, #24]
   17c80:	cmp	r1, r5
   17c84:	ble	17c90 <ftello64@plt+0x6408>
   17c88:	mov	sl, r6
   17c8c:	b	17cf8 <ftello64@plt+0x6470>
   17c90:	mov	r0, #8
   17c94:	add	r9, r8, #8
   17c98:	str	r1, [fp, #-32]	; 0xffffffe0
   17c9c:	sub	r1, r5, r1
   17ca0:	mvn	r3, #-2147483648	; 0x80000000
   17ca4:	str	r0, [sp]
   17ca8:	subs	r0, r6, r9
   17cac:	add	r2, r1, #1
   17cb0:	sub	r1, fp, #32
   17cb4:	movne	r0, r6
   17cb8:	bl	2da14 <ftello64@plt+0x1c18c>
   17cbc:	mov	sl, r0
   17cc0:	cmp	r6, r9
   17cc4:	str	r0, [r8]
   17cc8:	bne	17cd4 <ftello64@plt+0x644c>
   17ccc:	ldrd	r0, [r8, #8]
   17cd0:	stm	sl, {r0, r1}
   17cd4:	ldr	r1, [r8, #4]
   17cd8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17cdc:	add	r0, sl, r1, lsl #3
   17ce0:	sub	r1, r2, r1
   17ce4:	lsl	r2, r1, #3
   17ce8:	mov	r1, #0
   17cec:	bl	11768 <memset@plt>
   17cf0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17cf4:	str	r0, [r8, #4]
   17cf8:	mov	r9, sl
   17cfc:	ldm	r7, {r0, r1}
   17d00:	orr	r8, r1, #1
   17d04:	add	r1, r7, #8
   17d08:	ldr	r2, [r7, #40]	; 0x28
   17d0c:	ldr	r3, [r7, #44]	; 0x2c
   17d10:	ldr	r6, [r9, r5, lsl #3]!
   17d14:	str	r1, [sp, #20]
   17d18:	ldr	r4, [r9, #4]!
   17d1c:	stm	sp, {r0, r8}
   17d20:	add	r0, sp, #8
   17d24:	stm	r0, {r1, r2, r3}
   17d28:	ldr	r2, [sp, #32]
   17d2c:	ldr	r3, [sp, #36]	; 0x24
   17d30:	mov	r1, r6
   17d34:	mov	r0, r4
   17d38:	bl	16644 <ftello64@plt+0x4dbc>
   17d3c:	cmp	r6, r0
   17d40:	bhi	17da4 <ftello64@plt+0x651c>
   17d44:	add	r6, r0, #1
   17d48:	movw	r0, #14376	; 0x3828
   17d4c:	movt	r0, #4
   17d50:	str	r6, [sl, r5, lsl #3]
   17d54:	cmp	r4, r0
   17d58:	beq	17d64 <ftello64@plt+0x64dc>
   17d5c:	mov	r0, r4
   17d60:	bl	15b80 <ftello64@plt+0x42f8>
   17d64:	mov	r0, r6
   17d68:	bl	2d814 <ftello64@plt+0x1bf8c>
   17d6c:	str	r0, [r9]
   17d70:	mov	r4, r0
   17d74:	add	r3, sp, #8
   17d78:	ldr	r0, [r7]
   17d7c:	ldr	r1, [r7, #40]	; 0x28
   17d80:	ldr	r2, [r7, #44]	; 0x2c
   17d84:	stm	sp, {r0, r8}
   17d88:	ldr	r0, [sp, #20]
   17d8c:	stm	r3, {r0, r1, r2}
   17d90:	ldr	r2, [sp, #32]
   17d94:	ldr	r3, [sp, #36]	; 0x24
   17d98:	mov	r0, r4
   17d9c:	mov	r1, r6
   17da0:	bl	16644 <ftello64@plt+0x4dbc>
   17da4:	ldr	r1, [sp, #24]
   17da8:	ldr	r0, [sp, #28]
   17dac:	str	r1, [r0]
   17db0:	mov	r0, r4
   17db4:	sub	sp, fp, #28
   17db8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17dbc:	bl	11864 <abort@plt>
   17dc0:	movw	r3, #14328	; 0x37f8
   17dc4:	movt	r3, #4
   17dc8:	b	17c30 <ftello64@plt+0x63a8>
   17dcc:	movw	r3, #14328	; 0x37f8
   17dd0:	mov	r1, r0
   17dd4:	mov	r0, #0
   17dd8:	mvn	r2, #0
   17ddc:	movt	r3, #4
   17de0:	b	17c30 <ftello64@plt+0x63a8>
   17de4:	movw	r3, #14328	; 0x37f8
   17de8:	mov	r2, r1
   17dec:	mov	r1, r0
   17df0:	mov	r0, #0
   17df4:	movt	r3, #4
   17df8:	b	17c30 <ftello64@plt+0x63a8>
   17dfc:	push	{fp, lr}
   17e00:	mov	fp, sp
   17e04:	sub	sp, sp, #48	; 0x30
   17e08:	vmov.i32	q8, #0	; 0x00000000
   17e0c:	mov	ip, #32
   17e10:	mov	r3, sp
   17e14:	mov	lr, r2
   17e18:	cmp	r1, #10
   17e1c:	add	r2, r3, #16
   17e20:	vst1.64	{d16-d17}, [r3], ip
   17e24:	vst1.64	{d16-d17}, [r2]
   17e28:	vst1.64	{d16-d17}, [r3]
   17e2c:	beq	17e4c <ftello64@plt+0x65c4>
   17e30:	str	r1, [sp]
   17e34:	mov	r3, sp
   17e38:	mov	r1, lr
   17e3c:	mvn	r2, #0
   17e40:	bl	17c30 <ftello64@plt+0x63a8>
   17e44:	mov	sp, fp
   17e48:	pop	{fp, pc}
   17e4c:	bl	11864 <abort@plt>
   17e50:	push	{r4, sl, fp, lr}
   17e54:	add	fp, sp, #8
   17e58:	sub	sp, sp, #48	; 0x30
   17e5c:	vmov.i32	q8, #0	; 0x00000000
   17e60:	mov	ip, r3
   17e64:	mov	r3, sp
   17e68:	mov	lr, #32
   17e6c:	cmp	r1, #10
   17e70:	add	r4, r3, #16
   17e74:	vst1.64	{d16-d17}, [r3], lr
   17e78:	vst1.64	{d16-d17}, [r4]
   17e7c:	vst1.64	{d16-d17}, [r3]
   17e80:	beq	17ea0 <ftello64@plt+0x6618>
   17e84:	str	r1, [sp]
   17e88:	mov	r1, r2
   17e8c:	mov	r3, sp
   17e90:	mov	r2, ip
   17e94:	bl	17c30 <ftello64@plt+0x63a8>
   17e98:	sub	sp, fp, #8
   17e9c:	pop	{r4, sl, fp, pc}
   17ea0:	bl	11864 <abort@plt>
   17ea4:	push	{fp, lr}
   17ea8:	mov	fp, sp
   17eac:	sub	sp, sp, #48	; 0x30
   17eb0:	vmov.i32	q8, #0	; 0x00000000
   17eb4:	mov	r3, sp
   17eb8:	mov	ip, #32
   17ebc:	cmp	r0, #10
   17ec0:	add	r2, r3, #16
   17ec4:	vst1.64	{d16-d17}, [r3], ip
   17ec8:	vst1.64	{d16-d17}, [r2]
   17ecc:	vst1.64	{d16-d17}, [r3]
   17ed0:	beq	17ef0 <ftello64@plt+0x6668>
   17ed4:	str	r0, [sp]
   17ed8:	mov	r3, sp
   17edc:	mov	r0, #0
   17ee0:	mvn	r2, #0
   17ee4:	bl	17c30 <ftello64@plt+0x63a8>
   17ee8:	mov	sp, fp
   17eec:	pop	{fp, pc}
   17ef0:	bl	11864 <abort@plt>
   17ef4:	push	{fp, lr}
   17ef8:	mov	fp, sp
   17efc:	sub	sp, sp, #48	; 0x30
   17f00:	vmov.i32	q8, #0	; 0x00000000
   17f04:	mov	r3, sp
   17f08:	mov	ip, #32
   17f0c:	cmp	r0, #10
   17f10:	add	lr, r3, #16
   17f14:	vst1.64	{d16-d17}, [r3], ip
   17f18:	vst1.64	{d16-d17}, [lr]
   17f1c:	vst1.64	{d16-d17}, [r3]
   17f20:	beq	17f3c <ftello64@plt+0x66b4>
   17f24:	str	r0, [sp]
   17f28:	mov	r3, sp
   17f2c:	mov	r0, #0
   17f30:	bl	17c30 <ftello64@plt+0x63a8>
   17f34:	mov	sp, fp
   17f38:	pop	{fp, pc}
   17f3c:	bl	11864 <abort@plt>
   17f40:	push	{r4, sl, fp, lr}
   17f44:	add	fp, sp, #8
   17f48:	sub	sp, sp, #48	; 0x30
   17f4c:	mov	lr, r0
   17f50:	movw	r0, #14328	; 0x37f8
   17f54:	mov	ip, r1
   17f58:	mov	r1, #32
   17f5c:	mov	r4, #1
   17f60:	movt	r0, #4
   17f64:	add	r3, r0, #16
   17f68:	vld1.64	{d16-d17}, [r0], r1
   17f6c:	vld1.64	{d20-d21}, [r0]
   17f70:	vld1.64	{d18-d19}, [r3]
   17f74:	mov	r3, sp
   17f78:	add	r0, r3, #32
   17f7c:	add	r1, r3, #16
   17f80:	vst1.64	{d20-d21}, [r0]
   17f84:	mov	r0, #28
   17f88:	vst1.64	{d18-d19}, [r1]
   17f8c:	mov	r1, r3
   17f90:	and	r0, r0, r2, lsr #3
   17f94:	and	r2, r2, #31
   17f98:	vst1.64	{d16-d17}, [r1], r0
   17f9c:	ldr	r0, [r1, #8]
   17fa0:	bic	r4, r4, r0, lsr r2
   17fa4:	eor	r0, r0, r4, lsl r2
   17fa8:	mov	r2, ip
   17fac:	str	r0, [r1, #8]
   17fb0:	mov	r0, #0
   17fb4:	mov	r1, lr
   17fb8:	bl	17c30 <ftello64@plt+0x63a8>
   17fbc:	sub	sp, fp, #8
   17fc0:	pop	{r4, sl, fp, pc}
   17fc4:	push	{fp, lr}
   17fc8:	mov	fp, sp
   17fcc:	sub	sp, sp, #48	; 0x30
   17fd0:	mov	ip, r0
   17fd4:	movw	r0, #14328	; 0x37f8
   17fd8:	mov	r2, #32
   17fdc:	movt	r0, #4
   17fe0:	add	r3, r0, #16
   17fe4:	vld1.64	{d16-d17}, [r0], r2
   17fe8:	vld1.64	{d20-d21}, [r0]
   17fec:	vld1.64	{d18-d19}, [r3]
   17ff0:	mov	r3, sp
   17ff4:	add	r0, r3, #32
   17ff8:	add	r2, r3, #16
   17ffc:	vst1.64	{d20-d21}, [r0]
   18000:	mov	r0, #28
   18004:	vst1.64	{d18-d19}, [r2]
   18008:	mov	r2, r3
   1800c:	and	r0, r0, r1, lsr #3
   18010:	and	r1, r1, #31
   18014:	vst1.64	{d16-d17}, [r2], r0
   18018:	mov	r0, #1
   1801c:	ldr	lr, [r2, #8]
   18020:	bic	r0, r0, lr, lsr r1
   18024:	eor	r0, lr, r0, lsl r1
   18028:	mov	r1, ip
   1802c:	str	r0, [r2, #8]
   18030:	mov	r0, #0
   18034:	mvn	r2, #0
   18038:	bl	17c30 <ftello64@plt+0x63a8>
   1803c:	mov	sp, fp
   18040:	pop	{fp, pc}
   18044:	push	{fp, lr}
   18048:	mov	fp, sp
   1804c:	sub	sp, sp, #48	; 0x30
   18050:	mov	r1, r0
   18054:	movw	r0, #14328	; 0x37f8
   18058:	mov	r3, #32
   1805c:	movt	r0, #4
   18060:	add	r2, r0, #16
   18064:	vld1.64	{d16-d17}, [r0], r3
   18068:	mov	r3, sp
   1806c:	vld1.64	{d18-d19}, [r2]
   18070:	vld1.64	{d20-d21}, [r0]
   18074:	add	r2, r3, #16
   18078:	add	r0, r3, #32
   1807c:	vst1.64	{d18-d19}, [r2]
   18080:	vst1.64	{d20-d21}, [r0]
   18084:	mov	r0, #12
   18088:	mov	r2, r3
   1808c:	vst1.64	{d16-d17}, [r2], r0
   18090:	ldr	r0, [r2]
   18094:	orr	r0, r0, #67108864	; 0x4000000
   18098:	str	r0, [r2]
   1809c:	mov	r0, #0
   180a0:	mvn	r2, #0
   180a4:	bl	17c30 <ftello64@plt+0x63a8>
   180a8:	mov	sp, fp
   180ac:	pop	{fp, pc}
   180b0:	push	{fp, lr}
   180b4:	mov	fp, sp
   180b8:	sub	sp, sp, #48	; 0x30
   180bc:	mov	ip, r1
   180c0:	mov	r1, r0
   180c4:	movw	r0, #14328	; 0x37f8
   180c8:	mov	r2, #32
   180cc:	movt	r0, #4
   180d0:	add	r3, r0, #16
   180d4:	vld1.64	{d16-d17}, [r0], r2
   180d8:	vld1.64	{d18-d19}, [r3]
   180dc:	vld1.64	{d20-d21}, [r0]
   180e0:	mov	r3, sp
   180e4:	add	r2, r3, #16
   180e8:	add	r0, r3, #32
   180ec:	vst1.64	{d18-d19}, [r2]
   180f0:	vst1.64	{d20-d21}, [r0]
   180f4:	mov	r0, #12
   180f8:	mov	r2, r3
   180fc:	vst1.64	{d16-d17}, [r2], r0
   18100:	ldr	r0, [r2]
   18104:	orr	r0, r0, #67108864	; 0x4000000
   18108:	str	r0, [r2]
   1810c:	mov	r0, #0
   18110:	mov	r2, ip
   18114:	bl	17c30 <ftello64@plt+0x63a8>
   18118:	mov	sp, fp
   1811c:	pop	{fp, pc}
   18120:	push	{r4, sl, fp, lr}
   18124:	add	fp, sp, #8
   18128:	sub	sp, sp, #96	; 0x60
   1812c:	vmov.i32	q8, #0	; 0x00000000
   18130:	mov	ip, r2
   18134:	mov	r2, sp
   18138:	mov	r4, #28
   1813c:	cmp	r1, #10
   18140:	mov	r3, r2
   18144:	add	lr, r2, #16
   18148:	vst1.64	{d16-d17}, [r3], r4
   1814c:	vst1.64	{d16-d17}, [lr]
   18150:	vst1.32	{d16-d17}, [r3]
   18154:	beq	181a4 <ftello64@plt+0x691c>
   18158:	vld1.64	{d16-d17}, [r2], r4
   1815c:	vld1.64	{d18-d19}, [lr]
   18160:	add	r3, sp, #48	; 0x30
   18164:	vld1.32	{d20-d21}, [r2]
   18168:	add	r2, r3, #20
   1816c:	add	r4, r3, #4
   18170:	vst1.32	{d18-d19}, [r2]
   18174:	add	r2, r3, #32
   18178:	vst1.32	{d16-d17}, [r4]
   1817c:	vst1.32	{d20-d21}, [r2]
   18180:	str	r1, [sp, #48]	; 0x30
   18184:	mvn	r2, #0
   18188:	ldr	r1, [sp, #60]	; 0x3c
   1818c:	orr	r1, r1, #67108864	; 0x4000000
   18190:	str	r1, [sp, #60]	; 0x3c
   18194:	mov	r1, ip
   18198:	bl	17c30 <ftello64@plt+0x63a8>
   1819c:	sub	sp, fp, #8
   181a0:	pop	{r4, sl, fp, pc}
   181a4:	bl	11864 <abort@plt>
   181a8:	push	{r4, r5, r6, sl, fp, lr}
   181ac:	add	fp, sp, #16
   181b0:	sub	sp, sp, #48	; 0x30
   181b4:	mov	ip, r3
   181b8:	movw	r3, #14328	; 0x37f8
   181bc:	mov	r6, #32
   181c0:	cmp	r1, #0
   181c4:	mov	r4, sp
   181c8:	movt	r3, #4
   181cc:	cmpne	r2, #0
   181d0:	add	r5, r4, #16
   181d4:	add	lr, r3, #16
   181d8:	vld1.64	{d16-d17}, [r3], r6
   181dc:	vld1.64	{d18-d19}, [lr]
   181e0:	vld1.64	{d20-d21}, [r3]
   181e4:	mov	r3, #10
   181e8:	vst1.64	{d16-d17}, [r4], r6
   181ec:	vst1.64	{d18-d19}, [r5]
   181f0:	vst1.64	{d20-d21}, [r4]
   181f4:	str	r3, [sp]
   181f8:	bne	18200 <ftello64@plt+0x6978>
   181fc:	bl	11864 <abort@plt>
   18200:	str	r2, [sp, #44]	; 0x2c
   18204:	str	r1, [sp, #40]	; 0x28
   18208:	mov	r3, sp
   1820c:	mov	r1, ip
   18210:	mvn	r2, #0
   18214:	bl	17c30 <ftello64@plt+0x63a8>
   18218:	sub	sp, fp, #16
   1821c:	pop	{r4, r5, r6, sl, fp, pc}
   18220:	push	{r4, r5, r6, sl, fp, lr}
   18224:	add	fp, sp, #16
   18228:	sub	sp, sp, #48	; 0x30
   1822c:	mov	lr, r3
   18230:	movw	r3, #14328	; 0x37f8
   18234:	mov	r6, #32
   18238:	cmp	r1, #0
   1823c:	mov	r4, sp
   18240:	movt	r3, #4
   18244:	cmpne	r2, #0
   18248:	add	r5, r4, #16
   1824c:	add	ip, r3, #16
   18250:	vld1.64	{d16-d17}, [r3], r6
   18254:	vld1.64	{d18-d19}, [ip]
   18258:	vld1.64	{d20-d21}, [r3]
   1825c:	mov	r3, #10
   18260:	vst1.64	{d16-d17}, [r4], r6
   18264:	vst1.64	{d18-d19}, [r5]
   18268:	vst1.64	{d20-d21}, [r4]
   1826c:	str	r3, [sp]
   18270:	bne	18278 <ftello64@plt+0x69f0>
   18274:	bl	11864 <abort@plt>
   18278:	ldr	ip, [fp, #8]
   1827c:	str	r2, [sp, #44]	; 0x2c
   18280:	str	r1, [sp, #40]	; 0x28
   18284:	mov	r3, sp
   18288:	mov	r1, lr
   1828c:	mov	r2, ip
   18290:	bl	17c30 <ftello64@plt+0x63a8>
   18294:	sub	sp, fp, #16
   18298:	pop	{r4, r5, r6, sl, fp, pc}
   1829c:	push	{r4, sl, fp, lr}
   182a0:	add	fp, sp, #8
   182a4:	sub	sp, sp, #48	; 0x30
   182a8:	movw	r3, #14328	; 0x37f8
   182ac:	mov	lr, #32
   182b0:	mov	ip, r2
   182b4:	cmp	r0, #0
   182b8:	movt	r3, #4
   182bc:	cmpne	r1, #0
   182c0:	add	r2, r3, #16
   182c4:	vld1.64	{d16-d17}, [r3], lr
   182c8:	vld1.64	{d20-d21}, [r3]
   182cc:	vld1.64	{d18-d19}, [r2]
   182d0:	mov	r2, sp
   182d4:	add	r4, r2, #16
   182d8:	vst1.64	{d16-d17}, [r2], lr
   182dc:	vst1.64	{d20-d21}, [r2]
   182e0:	mov	r2, #10
   182e4:	vst1.64	{d18-d19}, [r4]
   182e8:	str	r2, [sp]
   182ec:	bne	182f4 <ftello64@plt+0x6a6c>
   182f0:	bl	11864 <abort@plt>
   182f4:	str	r1, [sp, #44]	; 0x2c
   182f8:	str	r0, [sp, #40]	; 0x28
   182fc:	mov	r3, sp
   18300:	mov	r0, #0
   18304:	mov	r1, ip
   18308:	mvn	r2, #0
   1830c:	bl	17c30 <ftello64@plt+0x63a8>
   18310:	sub	sp, fp, #8
   18314:	pop	{r4, sl, fp, pc}
   18318:	push	{r4, r5, fp, lr}
   1831c:	add	fp, sp, #8
   18320:	sub	sp, sp, #48	; 0x30
   18324:	mov	ip, r3
   18328:	movw	r3, #14328	; 0x37f8
   1832c:	mov	r4, #32
   18330:	mov	lr, r2
   18334:	cmp	r0, #0
   18338:	movt	r3, #4
   1833c:	cmpne	r1, #0
   18340:	add	r2, r3, #16
   18344:	vld1.64	{d16-d17}, [r3], r4
   18348:	vld1.64	{d20-d21}, [r3]
   1834c:	vld1.64	{d18-d19}, [r2]
   18350:	mov	r2, sp
   18354:	add	r5, r2, #16
   18358:	vst1.64	{d16-d17}, [r2], r4
   1835c:	vst1.64	{d20-d21}, [r2]
   18360:	mov	r2, #10
   18364:	vst1.64	{d18-d19}, [r5]
   18368:	str	r2, [sp]
   1836c:	bne	18374 <ftello64@plt+0x6aec>
   18370:	bl	11864 <abort@plt>
   18374:	str	r1, [sp, #44]	; 0x2c
   18378:	str	r0, [sp, #40]	; 0x28
   1837c:	mov	r3, sp
   18380:	mov	r0, #0
   18384:	mov	r1, lr
   18388:	mov	r2, ip
   1838c:	bl	17c30 <ftello64@plt+0x63a8>
   18390:	sub	sp, fp, #8
   18394:	pop	{r4, r5, fp, pc}
   18398:	movw	r3, #12680	; 0x3188
   1839c:	movt	r3, #4
   183a0:	b	17c30 <ftello64@plt+0x63a8>
   183a4:	movw	r3, #12680	; 0x3188
   183a8:	mov	r2, r1
   183ac:	mov	r1, r0
   183b0:	mov	r0, #0
   183b4:	movt	r3, #4
   183b8:	b	17c30 <ftello64@plt+0x63a8>
   183bc:	movw	r3, #12680	; 0x3188
   183c0:	mvn	r2, #0
   183c4:	movt	r3, #4
   183c8:	b	17c30 <ftello64@plt+0x63a8>
   183cc:	movw	r3, #12680	; 0x3188
   183d0:	mov	r1, r0
   183d4:	mov	r0, #0
   183d8:	mvn	r2, #0
   183dc:	movt	r3, #4
   183e0:	b	17c30 <ftello64@plt+0x63a8>
   183e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183e8:	add	fp, sp, #28
   183ec:	sub	sp, sp, #124	; 0x7c
   183f0:	mov	r8, r2
   183f4:	mov	sl, r1
   183f8:	mov	r4, r0
   183fc:	bl	1178c <fileno@plt>
   18400:	mov	r1, r0
   18404:	add	r2, sp, #16
   18408:	mov	r0, #3
   1840c:	bl	1160c <__fxstat64@plt>
   18410:	mov	r9, #8192	; 0x2000
   18414:	cmp	r0, #0
   18418:	bmi	18488 <ftello64@plt+0x6c00>
   1841c:	ldr	r0, [sp, #32]
   18420:	and	r0, r0, #61440	; 0xf000
   18424:	cmp	r0, #32768	; 0x8000
   18428:	bne	18488 <ftello64@plt+0x6c00>
   1842c:	mov	r0, r4
   18430:	bl	11888 <ftello64@plt>
   18434:	cmp	r1, #0
   18438:	bmi	18488 <ftello64@plt+0x6c00>
   1843c:	ldr	r2, [sp, #64]	; 0x40
   18440:	ldr	r3, [sp, #68]	; 0x44
   18444:	subs	r7, r0, r2
   18448:	sbcs	r7, r1, r3
   1844c:	bge	18488 <ftello64@plt+0x6c00>
   18450:	subs	r0, r2, r0
   18454:	mvn	r2, #-2147483647	; 0x80000001
   18458:	sbc	r1, r3, r1
   1845c:	subs	r2, r2, r0
   18460:	rscs	r1, r1, #0
   18464:	bge	18484 <ftello64@plt+0x6bfc>
   18468:	bl	1172c <__errno_location@plt>
   1846c:	mov	r1, #12
   18470:	mov	r6, #0
   18474:	str	r1, [r0]
   18478:	mov	r0, r6
   1847c:	sub	sp, fp, #28
   18480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18484:	add	r9, r0, #1
   18488:	mov	r0, r9
   1848c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   18490:	mov	r6, #0
   18494:	cmp	r0, #0
   18498:	beq	18684 <ftello64@plt+0x6dfc>
   1849c:	mov	r1, #1
   184a0:	mov	r2, r9
   184a4:	mov	r3, r4
   184a8:	mov	r5, r0
   184ac:	bl	1163c <fread@plt>
   184b0:	cmp	r0, r9
   184b4:	str	r8, [sp, #8]
   184b8:	str	sl, [sp, #12]
   184bc:	bne	18530 <ftello64@plt+0x6ca8>
   184c0:	ands	r0, sl, #2
   184c4:	bne	18580 <ftello64@plt+0x6cf8>
   184c8:	mvn	r6, #-2147483648	; 0x80000000
   184cc:	mov	r0, r9
   184d0:	cmn	r0, #-2147483647	; 0x80000001
   184d4:	beq	18640 <ftello64@plt+0x6db8>
   184d8:	eor	r1, r6, r0, lsr #1
   184dc:	mvn	r7, #-2147483648	; 0x80000000
   184e0:	cmp	r0, r1
   184e4:	addcc	r7, r0, r0, lsr #1
   184e8:	mov	r0, r5
   184ec:	mov	r1, r7
   184f0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   184f4:	cmp	r0, #0
   184f8:	beq	18668 <ftello64@plt+0x6de0>
   184fc:	sub	r5, r7, r9
   18500:	mov	sl, r0
   18504:	add	r0, r0, r9
   18508:	mov	r1, #1
   1850c:	mov	r3, r4
   18510:	mov	r2, r5
   18514:	bl	1163c <fread@plt>
   18518:	cmp	r0, r5
   1851c:	add	r9, r0, r9
   18520:	mov	r5, sl
   18524:	mov	r0, r7
   18528:	beq	184d0 <ftello64@plt+0x6c48>
   1852c:	b	1853c <ftello64@plt+0x6cb4>
   18530:	mov	r7, r9
   18534:	mov	sl, r5
   18538:	mov	r9, r0
   1853c:	mov	r0, r4
   18540:	bl	11564 <ferror@plt>
   18544:	cmp	r0, #0
   18548:	beq	1860c <ftello64@plt+0x6d84>
   1854c:	ldr	r0, [sp, #12]
   18550:	and	r5, r0, #2
   18554:	bl	1172c <__errno_location@plt>
   18558:	ldr	r4, [r0]
   1855c:	mov	r6, #0
   18560:	cmp	r5, #0
   18564:	beq	18578 <ftello64@plt+0x6cf0>
   18568:	mov	r0, sl
   1856c:	mov	r1, r7
   18570:	mvn	r2, #0
   18574:	bl	117ec <__explicit_bzero_chk@plt>
   18578:	mov	r5, sl
   1857c:	b	18674 <ftello64@plt+0x6dec>
   18580:	mvn	r8, #-2147483648	; 0x80000000
   18584:	mov	r6, r9
   18588:	str	r0, [sp, #4]
   1858c:	cmn	r6, #-2147483647	; 0x80000001
   18590:	beq	18648 <ftello64@plt+0x6dc0>
   18594:	eor	r0, r8, r6, lsr #1
   18598:	mvn	r7, #-2147483648	; 0x80000000
   1859c:	cmp	r6, r0
   185a0:	addcc	r7, r6, r6, lsr #1
   185a4:	mov	r0, r7
   185a8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   185ac:	cmp	r0, #0
   185b0:	beq	18690 <ftello64@plt+0x6e08>
   185b4:	mov	r1, r5
   185b8:	mov	r2, r6
   185bc:	mov	sl, r0
   185c0:	bl	1157c <memcpy@plt>
   185c4:	mov	r0, r5
   185c8:	mov	r1, r6
   185cc:	mvn	r2, #0
   185d0:	bl	117ec <__explicit_bzero_chk@plt>
   185d4:	mov	r0, r5
   185d8:	bl	15b80 <ftello64@plt+0x42f8>
   185dc:	sub	r5, r7, r9
   185e0:	add	r0, sl, r9
   185e4:	mov	r1, #1
   185e8:	mov	r3, r4
   185ec:	mov	r2, r5
   185f0:	bl	1163c <fread@plt>
   185f4:	cmp	r0, r5
   185f8:	add	r9, r0, r9
   185fc:	mov	r5, sl
   18600:	mov	r6, r7
   18604:	beq	1858c <ftello64@plt+0x6d04>
   18608:	b	1853c <ftello64@plt+0x6cb4>
   1860c:	sub	r0, r7, #1
   18610:	cmp	r9, r0
   18614:	bcs	186fc <ftello64@plt+0x6e74>
   18618:	ldr	r0, [sp, #12]
   1861c:	add	r1, r9, #1
   18620:	tst	r0, #2
   18624:	bne	186b0 <ftello64@plt+0x6e28>
   18628:	mov	r0, sl
   1862c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18630:	cmp	r0, #0
   18634:	mov	r6, r0
   18638:	moveq	r6, sl
   1863c:	b	18700 <ftello64@plt+0x6e78>
   18640:	mov	r4, #12
   18644:	b	18670 <ftello64@plt+0x6de8>
   18648:	mov	r4, #12
   1864c:	mov	sl, r5
   18650:	mvn	r7, #-2147483648	; 0x80000000
   18654:	ldr	r5, [sp, #4]
   18658:	mov	r6, #0
   1865c:	cmp	r5, #0
   18660:	bne	18568 <ftello64@plt+0x6ce0>
   18664:	b	18578 <ftello64@plt+0x6cf0>
   18668:	bl	1172c <__errno_location@plt>
   1866c:	ldr	r4, [r0]
   18670:	mov	r6, #0
   18674:	mov	r0, r5
   18678:	bl	15b80 <ftello64@plt+0x42f8>
   1867c:	bl	1172c <__errno_location@plt>
   18680:	str	r4, [r0]
   18684:	mov	r0, r6
   18688:	sub	sp, fp, #28
   1868c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18690:	bl	1172c <__errno_location@plt>
   18694:	ldr	r4, [r0]
   18698:	mov	sl, r5
   1869c:	ldr	r5, [sp, #4]
   186a0:	mov	r6, #0
   186a4:	cmp	r5, #0
   186a8:	bne	18568 <ftello64@plt+0x6ce0>
   186ac:	b	18578 <ftello64@plt+0x6cf0>
   186b0:	mov	r0, r1
   186b4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   186b8:	cmp	r0, #0
   186bc:	beq	186ec <ftello64@plt+0x6e64>
   186c0:	mov	r1, sl
   186c4:	mov	r2, r9
   186c8:	mov	r6, r0
   186cc:	bl	1157c <memcpy@plt>
   186d0:	mov	r0, sl
   186d4:	mov	r1, r7
   186d8:	mvn	r2, #0
   186dc:	bl	117ec <__explicit_bzero_chk@plt>
   186e0:	mov	r0, sl
   186e4:	bl	15b80 <ftello64@plt+0x42f8>
   186e8:	b	18700 <ftello64@plt+0x6e78>
   186ec:	add	r0, sl, r9
   186f0:	sub	r1, r7, r9
   186f4:	mvn	r2, #0
   186f8:	bl	117ec <__explicit_bzero_chk@plt>
   186fc:	mov	r6, sl
   18700:	ldr	r1, [sp, #8]
   18704:	mov	r0, #0
   18708:	strb	r0, [r6, r9]
   1870c:	str	r9, [r1]
   18710:	mov	r0, r6
   18714:	sub	sp, fp, #28
   18718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1871c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18720:	add	fp, sp, #24
   18724:	mov	r5, r2
   18728:	movw	r2, #9552	; 0x2550
   1872c:	mov	r6, r1
   18730:	movw	r1, #9548	; 0x254c
   18734:	movt	r2, #3
   18738:	tst	r6, #1
   1873c:	movt	r1, #3
   18740:	moveq	r1, r2
   18744:	bl	11828 <fopen64@plt>
   18748:	mov	r4, #0
   1874c:	cmp	r0, #0
   18750:	beq	187c0 <ftello64@plt+0x6f38>
   18754:	mov	r7, r0
   18758:	ands	r8, r6, #2
   1875c:	beq	18774 <ftello64@plt+0x6eec>
   18760:	mov	r0, r7
   18764:	mov	r1, #0
   18768:	mov	r2, #2
   1876c:	mov	r3, #0
   18770:	bl	1175c <setvbuf@plt>
   18774:	mov	r0, r7
   18778:	mov	r1, r6
   1877c:	mov	r2, r5
   18780:	bl	183e4 <ftello64@plt+0x6b5c>
   18784:	mov	r6, r0
   18788:	mov	r0, r7
   1878c:	bl	2f9e4 <ftello64@plt+0x1e15c>
   18790:	cmp	r0, #0
   18794:	beq	187c8 <ftello64@plt+0x6f40>
   18798:	cmp	r6, #0
   1879c:	beq	187c0 <ftello64@plt+0x6f38>
   187a0:	cmp	r8, #0
   187a4:	beq	187b8 <ftello64@plt+0x6f30>
   187a8:	ldr	r1, [r5]
   187ac:	mov	r0, r6
   187b0:	mvn	r2, #0
   187b4:	bl	117ec <__explicit_bzero_chk@plt>
   187b8:	mov	r0, r6
   187bc:	bl	15b80 <ftello64@plt+0x42f8>
   187c0:	mov	r0, r4
   187c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   187c8:	mov	r0, r6
   187cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   187d0:	push	{fp, lr}
   187d4:	mov	fp, sp
   187d8:	mov	lr, r0
   187dc:	movw	r0, #14632	; 0x3928
   187e0:	mov	ip, r1
   187e4:	ldrb	r1, [r2, #28]
   187e8:	movt	r0, #4
   187ec:	ldr	r3, [r0]
   187f0:	mov	r0, #16
   187f4:	and	r1, r1, #111	; 0x6f
   187f8:	and	r0, r0, r3, lsr #21
   187fc:	orr	r0, r1, r0
   18800:	mov	r1, lr
   18804:	orr	r0, r0, #128	; 0x80
   18808:	strb	r0, [r2, #28]
   1880c:	mov	r0, r2
   18810:	mov	r2, ip
   18814:	bl	18850 <ftello64@plt+0x6fc8>
   18818:	cmp	r0, #0
   1881c:	beq	18848 <ftello64@plt+0x6fc0>
   18820:	movw	r1, #9944	; 0x26d8
   18824:	mov	r2, #5
   18828:	movt	r1, #3
   1882c:	ldr	r0, [r1, r0, lsl #2]
   18830:	movw	r1, #9560	; 0x2558
   18834:	movt	r1, #3
   18838:	add	r1, r1, r0
   1883c:	mov	r0, #0
   18840:	pop	{fp, lr}
   18844:	b	115b8 <dcgettext@plt>
   18848:	mov	r0, #0
   1884c:	pop	{fp, pc}
   18850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18854:	add	fp, sp, #28
   18858:	sub	sp, sp, #140	; 0x8c
   1885c:	mov	sl, r0
   18860:	mov	r0, #0
   18864:	mov	r9, r3
   18868:	mov	r7, r2
   1886c:	str	r1, [sp, #28]
   18870:	str	r0, [fp, #-52]	; 0xffffffcc
   18874:	str	r0, [sl, #24]
   18878:	str	r0, [sl, #8]
   1887c:	str	r3, [sl, #12]
   18880:	ldrb	r0, [sl, #28]
   18884:	and	r0, r0, #144	; 0x90
   18888:	strb	r0, [sl, #28]
   1888c:	ldr	r0, [sl, #4]
   18890:	ldr	r5, [sl]
   18894:	cmp	r0, #159	; 0x9f
   18898:	bls	193b4 <ftello64@plt+0x7b2c>
   1889c:	mov	r0, #160	; 0xa0
   188a0:	mov	r1, #0
   188a4:	mov	r2, #160	; 0xa0
   188a8:	str	r0, [sl, #8]
   188ac:	mov	r0, r5
   188b0:	bl	11768 <memset@plt>
   188b4:	mov	r0, #31
   188b8:	str	r0, [r5, #64]	; 0x40
   188bc:	movw	r0, #43689	; 0xaaa9
   188c0:	movt	r0, #2730	; 0xaaa
   188c4:	cmp	r7, r0
   188c8:	bhi	18cc8 <ftello64@plt+0x7440>
   188cc:	add	r8, r7, #1
   188d0:	lsl	r0, r8, #3
   188d4:	str	r8, [r5, #4]
   188d8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   188dc:	str	r0, [r5]
   188e0:	mov	r0, #1
   188e4:	mov	r6, r0
   188e8:	lsl	r0, r0, #1
   188ec:	cmp	r6, r7
   188f0:	bls	188e4 <ftello64@plt+0x705c>
   188f4:	mov	r0, #12
   188f8:	mov	r1, r6
   188fc:	bl	2f770 <ftello64@plt+0x1dee8>
   18900:	sub	r1, r6, #1
   18904:	str	r1, [r5, #68]	; 0x44
   18908:	str	r0, [r5, #32]
   1890c:	bl	11630 <__ctype_get_mb_cur_max@plt>
   18910:	str	r0, [r5, #92]	; 0x5c
   18914:	mov	r0, #14
   18918:	bl	11804 <nl_langinfo@plt>
   1891c:	ldrb	r1, [r0]
   18920:	orr	r1, r1, #32
   18924:	cmp	r1, #117	; 0x75
   18928:	bne	18978 <ftello64@plt+0x70f0>
   1892c:	ldrb	r1, [r0, #1]
   18930:	orr	r1, r1, #32
   18934:	cmp	r1, #116	; 0x74
   18938:	bne	18978 <ftello64@plt+0x70f0>
   1893c:	ldrb	r1, [r0, #2]
   18940:	orr	r1, r1, #32
   18944:	cmp	r1, #102	; 0x66
   18948:	bne	18978 <ftello64@plt+0x70f0>
   1894c:	ldrb	r1, [r0, #3]!
   18950:	cmp	r1, #45	; 0x2d
   18954:	movw	r1, #9350	; 0x2486
   18958:	movt	r1, #3
   1895c:	addeq	r0, r0, #1
   18960:	bl	11510 <strcmp@plt>
   18964:	cmp	r0, #0
   18968:	bne	18978 <ftello64@plt+0x70f0>
   1896c:	ldrb	r0, [r5, #88]	; 0x58
   18970:	orr	r0, r0, #4
   18974:	strb	r0, [r5, #88]	; 0x58
   18978:	ldrb	r0, [r5, #88]	; 0x58
   1897c:	and	r1, r0, #247	; 0xf7
   18980:	strb	r1, [r5, #88]	; 0x58
   18984:	ldr	r1, [r5, #92]	; 0x5c
   18988:	cmp	r1, #2
   1898c:	blt	18cb4 <ftello64@plt+0x742c>
   18990:	tst	r0, #4
   18994:	bne	18a10 <ftello64@plt+0x7188>
   18998:	mov	r0, #32
   1899c:	mov	r1, #1
   189a0:	mov	r4, #1
   189a4:	bl	2f770 <ftello64@plt+0x1dee8>
   189a8:	cmp	r0, #0
   189ac:	str	r0, [r5, #60]	; 0x3c
   189b0:	beq	18cc8 <ftello64@plt+0x7440>
   189b4:	mov	r6, #0
   189b8:	mov	r0, r6
   189bc:	bl	11774 <btowc@plt>
   189c0:	cmn	r0, #1
   189c4:	bne	189e8 <ftello64@plt+0x7160>
   189c8:	b	189f8 <ftello64@plt+0x7170>
   189cc:	add	r6, r6, #1
   189d0:	cmp	r6, #32
   189d4:	beq	18a20 <ftello64@plt+0x7198>
   189d8:	mov	r0, r6
   189dc:	bl	11774 <btowc@plt>
   189e0:	cmn	r0, #1
   189e4:	beq	189f8 <ftello64@plt+0x7170>
   189e8:	ldr	r1, [r5, #60]	; 0x3c
   189ec:	ldr	r2, [r1]
   189f0:	orr	r2, r2, r4, lsl r6
   189f4:	str	r2, [r1]
   189f8:	cmp	r6, r0
   189fc:	beq	189cc <ftello64@plt+0x7144>
   18a00:	ldrb	r0, [r5, #88]	; 0x58
   18a04:	orr	r0, r0, #8
   18a08:	strb	r0, [r5, #88]	; 0x58
   18a0c:	b	189cc <ftello64@plt+0x7144>
   18a10:	movw	r0, #10012	; 0x271c
   18a14:	movt	r0, #3
   18a18:	str	r0, [r5, #60]	; 0x3c
   18a1c:	b	18cb4 <ftello64@plt+0x742c>
   18a20:	mov	r6, #32
   18a24:	mov	r4, #1
   18a28:	mov	r0, r6
   18a2c:	bl	11774 <btowc@plt>
   18a30:	cmn	r0, #1
   18a34:	bne	18a60 <ftello64@plt+0x71d8>
   18a38:	b	18a74 <ftello64@plt+0x71ec>
   18a3c:	sub	r1, r6, #31
   18a40:	add	r0, r6, #1
   18a44:	cmp	r1, #32
   18a48:	mov	r6, r0
   18a4c:	beq	18a8c <ftello64@plt+0x7204>
   18a50:	mov	r0, r6
   18a54:	bl	11774 <btowc@plt>
   18a58:	cmn	r0, #1
   18a5c:	beq	18a74 <ftello64@plt+0x71ec>
   18a60:	ldr	r2, [r5, #60]	; 0x3c
   18a64:	sub	r1, r6, #32
   18a68:	ldr	r3, [r2, #4]
   18a6c:	orr	r1, r3, r4, lsl r1
   18a70:	str	r1, [r2, #4]
   18a74:	cmp	r0, r6
   18a78:	beq	18a3c <ftello64@plt+0x71b4>
   18a7c:	ldrb	r0, [r5, #88]	; 0x58
   18a80:	orr	r0, r0, #8
   18a84:	strb	r0, [r5, #88]	; 0x58
   18a88:	b	18a3c <ftello64@plt+0x71b4>
   18a8c:	mov	r6, #64	; 0x40
   18a90:	mov	r4, #1
   18a94:	mov	r0, r6
   18a98:	bl	11774 <btowc@plt>
   18a9c:	cmn	r0, #1
   18aa0:	bne	18acc <ftello64@plt+0x7244>
   18aa4:	b	18ae0 <ftello64@plt+0x7258>
   18aa8:	sub	r1, r6, #63	; 0x3f
   18aac:	add	r0, r6, #1
   18ab0:	cmp	r1, #32
   18ab4:	mov	r6, r0
   18ab8:	beq	18af8 <ftello64@plt+0x7270>
   18abc:	mov	r0, r6
   18ac0:	bl	11774 <btowc@plt>
   18ac4:	cmn	r0, #1
   18ac8:	beq	18ae0 <ftello64@plt+0x7258>
   18acc:	ldr	r2, [r5, #60]	; 0x3c
   18ad0:	sub	r1, r6, #64	; 0x40
   18ad4:	ldr	r3, [r2, #8]
   18ad8:	orr	r1, r3, r4, lsl r1
   18adc:	str	r1, [r2, #8]
   18ae0:	cmp	r0, r6
   18ae4:	beq	18aa8 <ftello64@plt+0x7220>
   18ae8:	ldrb	r0, [r5, #88]	; 0x58
   18aec:	orr	r0, r0, #8
   18af0:	strb	r0, [r5, #88]	; 0x58
   18af4:	b	18aa8 <ftello64@plt+0x7220>
   18af8:	mov	r6, #96	; 0x60
   18afc:	mov	r4, #1
   18b00:	mov	r0, r6
   18b04:	bl	11774 <btowc@plt>
   18b08:	cmn	r0, #1
   18b0c:	bne	18b38 <ftello64@plt+0x72b0>
   18b10:	b	18b4c <ftello64@plt+0x72c4>
   18b14:	sub	r1, r6, #95	; 0x5f
   18b18:	add	r0, r6, #1
   18b1c:	cmp	r1, #32
   18b20:	mov	r6, r0
   18b24:	beq	18b64 <ftello64@plt+0x72dc>
   18b28:	mov	r0, r6
   18b2c:	bl	11774 <btowc@plt>
   18b30:	cmn	r0, #1
   18b34:	beq	18b4c <ftello64@plt+0x72c4>
   18b38:	ldr	r2, [r5, #60]	; 0x3c
   18b3c:	sub	r1, r6, #96	; 0x60
   18b40:	ldr	r3, [r2, #12]
   18b44:	orr	r1, r3, r4, lsl r1
   18b48:	str	r1, [r2, #12]
   18b4c:	cmp	r0, r6
   18b50:	beq	18b14 <ftello64@plt+0x728c>
   18b54:	ldrb	r0, [r5, #88]	; 0x58
   18b58:	orr	r0, r0, #8
   18b5c:	strb	r0, [r5, #88]	; 0x58
   18b60:	b	18b14 <ftello64@plt+0x728c>
   18b64:	mov	r6, #128	; 0x80
   18b68:	mov	r4, #1
   18b6c:	mov	r0, r6
   18b70:	bl	11774 <btowc@plt>
   18b74:	cmn	r0, #1
   18b78:	bne	18ba0 <ftello64@plt+0x7318>
   18b7c:	sub	r1, r6, #127	; 0x7f
   18b80:	add	r0, r6, #1
   18b84:	cmp	r1, #32
   18b88:	mov	r6, r0
   18b8c:	beq	18bb8 <ftello64@plt+0x7330>
   18b90:	mov	r0, r6
   18b94:	bl	11774 <btowc@plt>
   18b98:	cmn	r0, #1
   18b9c:	beq	18b7c <ftello64@plt+0x72f4>
   18ba0:	ldr	r1, [r5, #60]	; 0x3c
   18ba4:	sub	r0, r6, #128	; 0x80
   18ba8:	ldr	r2, [r1, #16]
   18bac:	orr	r0, r2, r4, lsl r0
   18bb0:	str	r0, [r1, #16]
   18bb4:	b	18b7c <ftello64@plt+0x72f4>
   18bb8:	mov	r6, #160	; 0xa0
   18bbc:	mov	r4, #1
   18bc0:	mov	r0, r6
   18bc4:	bl	11774 <btowc@plt>
   18bc8:	cmn	r0, #1
   18bcc:	bne	18bf4 <ftello64@plt+0x736c>
   18bd0:	sub	r1, r6, #159	; 0x9f
   18bd4:	add	r0, r6, #1
   18bd8:	cmp	r1, #32
   18bdc:	mov	r6, r0
   18be0:	beq	18c0c <ftello64@plt+0x7384>
   18be4:	mov	r0, r6
   18be8:	bl	11774 <btowc@plt>
   18bec:	cmn	r0, #1
   18bf0:	beq	18bd0 <ftello64@plt+0x7348>
   18bf4:	ldr	r1, [r5, #60]	; 0x3c
   18bf8:	sub	r0, r6, #160	; 0xa0
   18bfc:	ldr	r2, [r1, #20]
   18c00:	orr	r0, r2, r4, lsl r0
   18c04:	str	r0, [r1, #20]
   18c08:	b	18bd0 <ftello64@plt+0x7348>
   18c0c:	mov	r6, #192	; 0xc0
   18c10:	mov	r4, #1
   18c14:	mov	r0, r6
   18c18:	bl	11774 <btowc@plt>
   18c1c:	cmn	r0, #1
   18c20:	bne	18c48 <ftello64@plt+0x73c0>
   18c24:	sub	r1, r6, #191	; 0xbf
   18c28:	add	r0, r6, #1
   18c2c:	cmp	r1, #32
   18c30:	mov	r6, r0
   18c34:	beq	18c60 <ftello64@plt+0x73d8>
   18c38:	mov	r0, r6
   18c3c:	bl	11774 <btowc@plt>
   18c40:	cmn	r0, #1
   18c44:	beq	18c24 <ftello64@plt+0x739c>
   18c48:	ldr	r1, [r5, #60]	; 0x3c
   18c4c:	sub	r0, r6, #192	; 0xc0
   18c50:	ldr	r2, [r1, #24]
   18c54:	orr	r0, r2, r4, lsl r0
   18c58:	str	r0, [r1, #24]
   18c5c:	b	18c24 <ftello64@plt+0x739c>
   18c60:	mov	r6, #224	; 0xe0
   18c64:	mov	r4, #1
   18c68:	mov	r0, r6
   18c6c:	bl	11774 <btowc@plt>
   18c70:	cmn	r0, #1
   18c74:	bne	18c9c <ftello64@plt+0x7414>
   18c78:	sub	r1, r6, #223	; 0xdf
   18c7c:	add	r0, r6, #1
   18c80:	cmp	r1, #32
   18c84:	mov	r6, r0
   18c88:	beq	18cb4 <ftello64@plt+0x742c>
   18c8c:	mov	r0, r6
   18c90:	bl	11774 <btowc@plt>
   18c94:	cmn	r0, #1
   18c98:	beq	18c78 <ftello64@plt+0x73f0>
   18c9c:	ldr	r1, [r5, #60]	; 0x3c
   18ca0:	sub	r0, r6, #224	; 0xe0
   18ca4:	ldr	r2, [r1, #28]
   18ca8:	orr	r0, r2, r4, lsl r0
   18cac:	str	r0, [r1, #28]
   18cb0:	b	18c78 <ftello64@plt+0x73f0>
   18cb4:	ldr	r0, [r5]
   18cb8:	cmp	r0, #0
   18cbc:	ldrne	r0, [r5, #32]
   18cc0:	cmpne	r0, #0
   18cc4:	bne	18cf0 <ftello64@plt+0x7468>
   18cc8:	mov	r4, #12
   18ccc:	mov	r0, r5
   18cd0:	str	r4, [fp, #-52]	; 0xffffffcc
   18cd4:	bl	1ae84 <ftello64@plt+0x95fc>
   18cd8:	mov	r0, #0
   18cdc:	str	r0, [sl]
   18ce0:	str	r0, [sl, #4]
   18ce4:	mov	r0, r4
   18ce8:	sub	sp, fp, #28
   18cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cf0:	movw	r0, #0
   18cf4:	movw	r1, #0
   18cf8:	mov	r6, #0
   18cfc:	movt	r0, #0
   18d00:	movt	r1, #0
   18d04:	str	r6, [fp, #-52]	; 0xffffffcc
   18d08:	orrs	r4, r1, r0
   18d0c:	beq	18d24 <ftello64@plt+0x749c>
   18d10:	add	r0, r5, #136	; 0x88
   18d14:	mov	r1, #0
   18d18:	bl	11588 <pthread_mutex_init@plt>
   18d1c:	cmp	r0, #0
   18d20:	bne	18cc8 <ftello64@plt+0x7440>
   18d24:	vmov.i32	q8, #0	; 0x00000000
   18d28:	add	r1, sp, #32
   18d2c:	str	r4, [sp, #8]
   18d30:	ldr	r4, [sl, #20]
   18d34:	ldr	r3, [sp, #28]
   18d38:	add	r0, r1, #64	; 0x40
   18d3c:	vst1.32	{d16-d17}, [r0]
   18d40:	add	r0, r1, #52	; 0x34
   18d44:	vst1.32	{d16-d17}, [r0]
   18d48:	add	r0, r1, #36	; 0x24
   18d4c:	vst1.32	{d16-d17}, [r0]
   18d50:	add	r0, r1, #20
   18d54:	vst1.32	{d16-d17}, [r0]
   18d58:	add	r0, r1, #4
   18d5c:	add	r1, r1, #44	; 0x2c
   18d60:	vst1.32	{d16-d17}, [r0]
   18d64:	str	r3, [sp, #32]
   18d68:	ubfx	r0, r9, #22, #1
   18d6c:	str	r9, [sp, #24]
   18d70:	vdup.32	q8, r7
   18d74:	str	r5, [sp, #20]
   18d78:	strb	r0, [sp, #104]	; 0x68
   18d7c:	and	r0, r9, #4194304	; 0x400000
   18d80:	str	r4, [sp, #96]	; 0x60
   18d84:	orrs	r9, r0, r4
   18d88:	str	r0, [sp, #12]
   18d8c:	movwne	r9, #1
   18d90:	cmp	r7, #1
   18d94:	strb	r9, [sp, #107]	; 0x6b
   18d98:	ldr	r0, [r5, #92]	; 0x5c
   18d9c:	str	r0, [sp, #112]	; 0x70
   18da0:	ldrb	r2, [r5, #88]	; 0x58
   18da4:	vst1.32	{d16-d17}, [r1]
   18da8:	ubfx	r1, r2, #3, #1
   18dac:	strb	r1, [sp, #106]	; 0x6a
   18db0:	ubfx	r1, r2, #2, #1
   18db4:	strb	r1, [sp, #105]	; 0x69
   18db8:	blt	18e30 <ftello64@plt+0x75a8>
   18dbc:	cmp	r0, #2
   18dc0:	blt	18dec <ftello64@plt+0x7564>
   18dc4:	mov	r6, #12
   18dc8:	cmn	r7, #-1073741822	; 0xc0000002
   18dcc:	bhi	19398 <ftello64@plt+0x7b10>
   18dd0:	lsl	r1, r8, #2
   18dd4:	mov	r0, #0
   18dd8:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18ddc:	cmp	r0, #0
   18de0:	beq	19398 <ftello64@plt+0x7b10>
   18de4:	ldr	r3, [sp, #28]
   18de8:	str	r0, [sp, #40]	; 0x28
   18dec:	cmp	r9, #0
   18df0:	mov	r6, #0
   18df4:	mov	r9, #0
   18df8:	beq	18e20 <ftello64@plt+0x7598>
   18dfc:	mov	r0, #0
   18e00:	mov	r1, r8
   18e04:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18e08:	cmp	r0, #0
   18e0c:	beq	19394 <ftello64@plt+0x7b0c>
   18e10:	ldr	r3, [sp, #28]
   18e14:	mov	r6, r0
   18e18:	mov	r9, #1
   18e1c:	str	r0, [sp, #36]	; 0x24
   18e20:	ldr	r0, [sp, #20]
   18e24:	str	r8, [sp, #68]	; 0x44
   18e28:	ldr	r0, [r0, #92]	; 0x5c
   18e2c:	b	18e34 <ftello64@plt+0x75ac>
   18e30:	mov	r8, #0
   18e34:	ldr	r1, [sp, #12]
   18e38:	cmp	r9, #0
   18e3c:	moveq	r6, r3
   18e40:	str	r6, [sp, #36]	; 0x24
   18e44:	cmp	r1, #0
   18e48:	beq	18f38 <ftello64@plt+0x76b0>
   18e4c:	cmp	r0, #2
   18e50:	blt	18f50 <ftello64@plt+0x76c8>
   18e54:	add	r0, sp, #32
   18e58:	bl	1e2b0 <ftello64@plt+0xca28>
   18e5c:	ldr	r9, [sp, #20]
   18e60:	cmp	r0, #0
   18e64:	bne	1938c <ftello64@plt+0x7b04>
   18e68:	add	r5, sp, #32
   18e6c:	ldr	r0, [sp, #64]	; 0x40
   18e70:	cmp	r0, r7
   18e74:	blt	18e9c <ftello64@plt+0x7614>
   18e78:	b	19044 <ftello64@plt+0x77bc>
   18e7c:	mov	r0, r5
   18e80:	str	r4, [sp, #68]	; 0x44
   18e84:	bl	1e2b0 <ftello64@plt+0xca28>
   18e88:	cmp	r0, #0
   18e8c:	bne	1938c <ftello64@plt+0x7b04>
   18e90:	ldr	r0, [sp, #64]	; 0x40
   18e94:	cmp	r0, r7
   18e98:	bge	19044 <ftello64@plt+0x77bc>
   18e9c:	ldr	r0, [r9, #92]	; 0x5c
   18ea0:	ldr	r2, [sp, #60]	; 0x3c
   18ea4:	ldr	r1, [sp, #68]	; 0x44
   18ea8:	add	r0, r0, r2
   18eac:	cmp	r1, r0
   18eb0:	bgt	19044 <ftello64@plt+0x77bc>
   18eb4:	ldr	r0, [sp, #112]	; 0x70
   18eb8:	lsl	r4, r1, #1
   18ebc:	cmp	r0, #2
   18ec0:	blt	18f10 <ftello64@plt+0x7688>
   18ec4:	mov	r6, #12
   18ec8:	cmn	r4, #-1073741823	; 0xc0000001
   18ecc:	bhi	19398 <ftello64@plt+0x7b10>
   18ed0:	ldr	r0, [sp, #40]	; 0x28
   18ed4:	lsl	r8, r1, #3
   18ed8:	mov	r1, r8
   18edc:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18ee0:	cmp	r0, #0
   18ee4:	beq	19398 <ftello64@plt+0x7b10>
   18ee8:	str	r0, [sp, #40]	; 0x28
   18eec:	ldr	r0, [sp, #44]	; 0x2c
   18ef0:	cmp	r0, #0
   18ef4:	beq	18f10 <ftello64@plt+0x7688>
   18ef8:	mov	r1, r8
   18efc:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18f00:	cmp	r0, #0
   18f04:	beq	19398 <ftello64@plt+0x7b10>
   18f08:	ldr	r9, [sp, #20]
   18f0c:	str	r0, [sp, #44]	; 0x2c
   18f10:	ldrb	r0, [sp, #107]	; 0x6b
   18f14:	cmp	r0, #0
   18f18:	beq	18e7c <ftello64@plt+0x75f4>
   18f1c:	ldr	r0, [sp, #36]	; 0x24
   18f20:	mov	r1, r4
   18f24:	bl	2f7f4 <ftello64@plt+0x1df6c>
   18f28:	cmp	r0, #0
   18f2c:	beq	19394 <ftello64@plt+0x7b0c>
   18f30:	str	r0, [sp, #36]	; 0x24
   18f34:	b	18e7c <ftello64@plt+0x75f4>
   18f38:	cmp	r0, #2
   18f3c:	blt	18fd0 <ftello64@plt+0x7748>
   18f40:	add	r0, sp, #32
   18f44:	bl	1ebd0 <ftello64@plt+0xd348>
   18f48:	ldr	r9, [sp, #20]
   18f4c:	b	19044 <ftello64@plt+0x77bc>
   18f50:	ldr	r9, [sp, #20]
   18f54:	cmp	r8, r7
   18f58:	movgt	r8, r7
   18f5c:	cmp	r8, #1
   18f60:	blt	19038 <ftello64@plt+0x77b0>
   18f64:	mov	r6, #0
   18f68:	bl	116b4 <__ctype_toupper_loc@plt>
   18f6c:	ldr	r3, [sp, #28]
   18f70:	mov	r1, #0
   18f74:	add	r2, r3, r6
   18f78:	cmp	r4, #0
   18f7c:	ldrb	r2, [r2, r1]
   18f80:	beq	18fac <ftello64@plt+0x7724>
   18f84:	b	18fa8 <ftello64@plt+0x7720>
   18f88:	ldr	r3, [sp, #32]
   18f8c:	ldr	r6, [sp, #56]	; 0x38
   18f90:	ldr	r4, [sp, #96]	; 0x60
   18f94:	mov	r1, r2
   18f98:	add	r2, r3, r6
   18f9c:	cmp	r4, #0
   18fa0:	ldrb	r2, [r2, r1]
   18fa4:	beq	18fac <ftello64@plt+0x7724>
   18fa8:	ldrb	r2, [r4, r2]
   18fac:	ldr	r3, [r0]
   18fb0:	ldr	r2, [r3, r2, lsl #2]
   18fb4:	ldr	r3, [sp, #36]	; 0x24
   18fb8:	strb	r2, [r3, r1]
   18fbc:	add	r2, r1, #1
   18fc0:	cmp	r2, r8
   18fc4:	blt	18f88 <ftello64@plt+0x7700>
   18fc8:	add	r0, r1, #1
   18fcc:	b	1903c <ftello64@plt+0x77b4>
   18fd0:	ldr	r9, [sp, #20]
   18fd4:	cmp	r4, #0
   18fd8:	beq	192ec <ftello64@plt+0x7a64>
   18fdc:	cmp	r8, r7
   18fe0:	movgt	r8, r7
   18fe4:	cmp	r8, #1
   18fe8:	blt	19038 <ftello64@plt+0x77b0>
   18fec:	ldrb	r0, [r3]
   18ff0:	cmp	r8, #1
   18ff4:	ldrb	r0, [r4, r0]
   18ff8:	strb	r0, [r6]
   18ffc:	mov	r0, #1
   19000:	beq	1903c <ftello64@plt+0x77b4>
   19004:	mov	r0, #1
   19008:	ldr	r1, [sp, #32]
   1900c:	ldr	r3, [sp, #56]	; 0x38
   19010:	ldr	r7, [sp, #96]	; 0x60
   19014:	ldr	r2, [sp, #36]	; 0x24
   19018:	add	r1, r1, r3
   1901c:	ldrb	r1, [r1, r0]
   19020:	ldrb	r1, [r7, r1]
   19024:	strb	r1, [r2, r0]
   19028:	add	r0, r0, #1
   1902c:	cmp	r0, r8
   19030:	blt	19008 <ftello64@plt+0x7780>
   19034:	b	1903c <ftello64@plt+0x77b4>
   19038:	mov	r0, #0
   1903c:	str	r0, [sp, #64]	; 0x40
   19040:	str	r0, [sp, #60]	; 0x3c
   19044:	mov	r5, #0
   19048:	ldr	r4, [sp, #24]
   1904c:	sub	r8, fp, #48	; 0x30
   19050:	add	r6, sp, #32
   19054:	str	r5, [fp, #-52]	; 0xffffffcc
   19058:	str	r5, [sl, #24]
   1905c:	mov	r0, r8
   19060:	mov	r1, r6
   19064:	ldr	r7, [sl]
   19068:	orr	r2, r4, #8388608	; 0x800000
   1906c:	str	r4, [r7, #128]	; 0x80
   19070:	bl	1f168 <ftello64@plt+0xd8e0>
   19074:	ldr	r1, [sp, #72]	; 0x48
   19078:	mov	r2, r8
   1907c:	mov	r3, r4
   19080:	str	r5, [sp]
   19084:	add	r0, r1, r0
   19088:	mov	r1, sl
   1908c:	str	r0, [sp, #72]	; 0x48
   19090:	sub	r0, fp, #52	; 0x34
   19094:	str	r0, [sp, #4]
   19098:	mov	r0, r6
   1909c:	bl	1ede0 <ftello64@plt+0xd558>
   190a0:	mov	r4, r0
   190a4:	cmp	r0, #0
   190a8:	bne	190b8 <ftello64@plt+0x7830>
   190ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   190b0:	cmp	r0, #0
   190b4:	bne	19440 <ftello64@plt+0x7bb8>
   190b8:	ldr	r1, [r7, #64]	; 0x40
   190bc:	cmp	r1, #31
   190c0:	beq	193d8 <ftello64@plt+0x7b50>
   190c4:	ldr	r0, [r7, #56]	; 0x38
   190c8:	add	r0, r0, r1, lsl #5
   190cc:	add	r2, r1, #1
   190d0:	vmov.i32	q8, #0	; 0x00000000
   190d4:	mov	r1, #0
   190d8:	str	r2, [r7, #64]	; 0x40
   190dc:	mov	r2, #2
   190e0:	add	r6, r0, #4
   190e4:	str	r1, [r0, #20]
   190e8:	str	r1, [r0, #24]
   190ec:	str	r2, [r0, #28]
   190f0:	mov	r0, #28
   190f4:	mov	r1, r6
   190f8:	vst1.32	{d16-d17}, [r1], r0
   190fc:	mvn	r0, #0
   19100:	str	r0, [r1]
   19104:	cmp	r4, #0
   19108:	mov	r0, r6
   1910c:	beq	19160 <ftello64@plt+0x78d8>
   19110:	ldr	r1, [r7, #64]	; 0x40
   19114:	cmp	r1, #31
   19118:	beq	19410 <ftello64@plt+0x7b88>
   1911c:	ldr	r0, [r7, #56]	; 0x38
   19120:	add	r0, r0, r1, lsl #5
   19124:	add	r2, r1, #1
   19128:	mov	r1, #0
   1912c:	cmp	r6, #0
   19130:	mvn	r3, #0
   19134:	str	r2, [r7, #64]	; 0x40
   19138:	mov	r2, #16
   1913c:	str	r1, [r0, #4]!
   19140:	add	ip, r0, #20
   19144:	stmib	r0, {r4, r6}
   19148:	str	r1, [r0, #12]
   1914c:	str	r1, [r0, #16]
   19150:	stm	ip, {r1, r2, r3}
   19154:	str	r0, [r4]
   19158:	beq	19438 <ftello64@plt+0x7bb0>
   1915c:	str	r0, [r6]
   19160:	cmp	r6, #0
   19164:	cmpne	r0, #0
   19168:	beq	19438 <ftello64@plt+0x7bb0>
   1916c:	str	r0, [r9, #52]	; 0x34
   19170:	ldr	r8, [sl]
   19174:	ldr	r0, [r8, #4]
   19178:	lsl	r0, r0, #2
   1917c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19180:	str	r0, [r8, #12]
   19184:	ldr	r0, [r8, #4]
   19188:	lsl	r0, r0, #2
   1918c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19190:	str	r0, [r8, #16]
   19194:	ldr	r0, [r8, #4]
   19198:	add	r0, r0, r0, lsl #1
   1919c:	lsl	r0, r0, #2
   191a0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   191a4:	str	r0, [r8, #20]
   191a8:	ldr	r0, [r8, #4]
   191ac:	add	r0, r0, r0, lsl #1
   191b0:	lsl	r0, r0, #2
   191b4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   191b8:	str	r0, [r8, #24]
   191bc:	ldr	r1, [r8, #12]
   191c0:	cmp	r1, #0
   191c4:	ldrne	r1, [r8, #16]
   191c8:	cmpne	r1, #0
   191cc:	beq	191e0 <ftello64@plt+0x7958>
   191d0:	cmp	r0, #0
   191d4:	ldrne	r0, [r8, #20]
   191d8:	cmpne	r0, #0
   191dc:	bne	19288 <ftello64@plt+0x7a00>
   191e0:	mov	r0, #12
   191e4:	str	r0, [fp, #-52]	; 0xffffffcc
   191e8:	ldr	r4, [sl]
   191ec:	ldr	r0, [r4, #56]	; 0x38
   191f0:	cmp	r0, #0
   191f4:	beq	1920c <ftello64@plt+0x7984>
   191f8:	ldr	r5, [r0]
   191fc:	bl	15b80 <ftello64@plt+0x42f8>
   19200:	cmp	r5, #0
   19204:	mov	r0, r5
   19208:	bne	191f8 <ftello64@plt+0x7970>
   1920c:	mov	r0, #31
   19210:	mov	r5, #0
   19214:	str	r0, [r4, #64]	; 0x40
   19218:	str	r5, [r4, #52]	; 0x34
   1921c:	str	r5, [r4, #56]	; 0x38
   19220:	ldr	r0, [r4, #16]
   19224:	bl	15b80 <ftello64@plt+0x42f8>
   19228:	str	r5, [r4, #16]
   1922c:	ldr	r0, [sp, #40]	; 0x28
   19230:	bl	15b80 <ftello64@plt+0x42f8>
   19234:	ldr	r0, [sp, #44]	; 0x2c
   19238:	bl	15b80 <ftello64@plt+0x42f8>
   1923c:	ldrb	r0, [sp, #107]	; 0x6b
   19240:	cmp	r0, #0
   19244:	beq	19250 <ftello64@plt+0x79c8>
   19248:	ldr	r0, [sp, #36]	; 0x24
   1924c:	bl	15b80 <ftello64@plt+0x42f8>
   19250:	ldr	r0, [sp, #8]
   19254:	cmp	r0, #0
   19258:	beq	19264 <ftello64@plt+0x79dc>
   1925c:	add	r0, r9, #136	; 0x88
   19260:	bl	1151c <pthread_mutex_destroy@plt>
   19264:	mov	r0, r9
   19268:	bl	1ae84 <ftello64@plt+0x95fc>
   1926c:	mov	r0, #0
   19270:	str	r0, [sl]
   19274:	str	r0, [sl, #4]
   19278:	ldr	r4, [fp, #-52]	; 0xffffffcc
   1927c:	mov	r0, r4
   19280:	sub	sp, fp, #28
   19284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19288:	ldr	r0, [sl, #24]
   1928c:	lsl	r0, r0, #2
   19290:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19294:	cmp	r0, #0
   19298:	str	r0, [r8, #132]	; 0x84
   1929c:	beq	19654 <ftello64@plt+0x7dcc>
   192a0:	ldr	r1, [sl, #24]
   192a4:	cmp	r1, #0
   192a8:	beq	19480 <ftello64@plt+0x7bf8>
   192ac:	mov	r2, #0
   192b0:	cmp	r1, #4
   192b4:	bcc	19470 <ftello64@plt+0x7be8>
   192b8:	bic	r2, r1, #3
   192bc:	mov	r3, #1
   192c0:	add	r7, pc, #872	; 0x368
   192c4:	sub	r6, r2, #4
   192c8:	add	r3, r3, r6, lsr #2
   192cc:	cmp	r6, #12
   192d0:	and	ip, r3, #3
   192d4:	bcs	192f8 <ftello64@plt+0x7a70>
   192d8:	vld1.64	{d16-d17}, [r7 :128]
   192dc:	mov	r7, #0
   192e0:	cmp	ip, #0
   192e4:	bne	19368 <ftello64@plt+0x7ae0>
   192e8:	b	19478 <ftello64@plt+0x7bf0>
   192ec:	str	r8, [sp, #64]	; 0x40
   192f0:	str	r8, [sp, #60]	; 0x3c
   192f4:	b	19044 <ftello64@plt+0x77bc>
   192f8:	sub	r6, r3, ip
   192fc:	add	r3, pc, #812	; 0x32c
   19300:	vmov.i32	q9, #12	; 0x0000000c
   19304:	vmov.i32	q10, #8	; 0x00000008
   19308:	vmov.i32	q11, #4	; 0x00000004
   1930c:	vmov.i32	q12, #16	; 0x00000010
   19310:	mov	r7, #0
   19314:	mov	lr, #64	; 0x40
   19318:	mov	r4, r0
   1931c:	vld1.64	{d16-d17}, [r3 :128]
   19320:	mov	r3, r0
   19324:	vadd.i32	q13, q8, q9
   19328:	add	r5, r3, #48	; 0x30
   1932c:	vadd.i32	q14, q8, q10
   19330:	vadd.i32	q15, q8, q11
   19334:	subs	r6, r6, #4
   19338:	add	r7, r7, #16
   1933c:	vst1.32	{d26-d27}, [r5]
   19340:	vst1.32	{d16-d17}, [r4], lr
   19344:	vadd.i32	q8, q8, q12
   19348:	add	r5, r3, #32
   1934c:	add	r3, r3, #16
   19350:	vst1.32	{d28-d29}, [r5]
   19354:	vst1.32	{d30-d31}, [r3]
   19358:	mov	r3, r4
   1935c:	bne	19324 <ftello64@plt+0x7a9c>
   19360:	cmp	ip, #0
   19364:	beq	19478 <ftello64@plt+0x7bf0>
   19368:	vmov.i32	q9, #4	; 0x00000004
   1936c:	add	r3, r0, r7, lsl #2
   19370:	rsb	r7, ip, #0
   19374:	vadd.i32	q10, q8, q9
   19378:	vst1.32	{d16-d17}, [r3]!
   1937c:	adds	r7, r7, #1
   19380:	vorr	q8, q10, q10
   19384:	bcc	19374 <ftello64@plt+0x7aec>
   19388:	b	19478 <ftello64@plt+0x7bf0>
   1938c:	mov	r6, r0
   19390:	b	19398 <ftello64@plt+0x7b10>
   19394:	mov	r6, #12
   19398:	ldr	r9, [sp, #20]
   1939c:	str	r6, [fp, #-52]	; 0xffffffcc
   193a0:	ldr	r4, [sl]
   193a4:	ldr	r0, [r4, #56]	; 0x38
   193a8:	cmp	r0, #0
   193ac:	bne	191f8 <ftello64@plt+0x7970>
   193b0:	b	1920c <ftello64@plt+0x7984>
   193b4:	mov	r0, r5
   193b8:	mov	r1, #160	; 0xa0
   193bc:	mov	r4, #160	; 0xa0
   193c0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   193c4:	cmp	r0, #0
   193c8:	beq	19400 <ftello64@plt+0x7b78>
   193cc:	mov	r5, r0
   193d0:	stm	sl, {r0, r4}
   193d4:	b	1889c <ftello64@plt+0x7014>
   193d8:	mov	r0, #996	; 0x3e4
   193dc:	bl	2f7c4 <ftello64@plt+0x1df3c>
   193e0:	cmp	r0, #0
   193e4:	beq	1945c <ftello64@plt+0x7bd4>
   193e8:	ldr	r1, [r7, #56]	; 0x38
   193ec:	str	r1, [r0]
   193f0:	mov	r1, #0
   193f4:	str	r1, [r7, #64]	; 0x40
   193f8:	str	r0, [r7, #56]	; 0x38
   193fc:	b	190c8 <ftello64@plt+0x7840>
   19400:	mov	r4, #12
   19404:	mov	r0, r4
   19408:	sub	sp, fp, #28
   1940c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19410:	mov	r0, #996	; 0x3e4
   19414:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19418:	cmp	r0, #0
   1941c:	beq	19438 <ftello64@plt+0x7bb0>
   19420:	ldr	r1, [r7, #56]	; 0x38
   19424:	str	r1, [r0]
   19428:	mov	r1, #0
   1942c:	str	r1, [r7, #64]	; 0x40
   19430:	str	r0, [r7, #56]	; 0x38
   19434:	b	19120 <ftello64@plt+0x7898>
   19438:	mov	r0, #12
   1943c:	str	r0, [fp, #-52]	; 0xffffffcc
   19440:	mov	r0, #0
   19444:	str	r0, [r9, #52]	; 0x34
   19448:	ldr	r4, [sl]
   1944c:	ldr	r0, [r4, #56]	; 0x38
   19450:	cmp	r0, #0
   19454:	bne	191f8 <ftello64@plt+0x7970>
   19458:	b	1920c <ftello64@plt+0x7984>
   1945c:	mov	r6, #0
   19460:	cmp	r4, #0
   19464:	mov	r0, r6
   19468:	bne	19110 <ftello64@plt+0x7888>
   1946c:	b	19160 <ftello64@plt+0x78d8>
   19470:	str	r2, [r0, r2, lsl #2]
   19474:	add	r2, r2, #1
   19478:	cmp	r1, r2
   1947c:	bne	19470 <ftello64@plt+0x7be8>
   19480:	ldr	r2, [r8, #52]	; 0x34
   19484:	ldrb	r1, [r2, #24]
   19488:	cmp	r1, #17
   1948c:	beq	194b8 <ftello64@plt+0x7c30>
   19490:	cmp	r1, #4
   19494:	bne	19508 <ftello64@plt+0x7c80>
   19498:	ldr	r1, [r2, #20]
   1949c:	mov	r3, #1
   194a0:	ldr	r0, [r0, r1, lsl #2]
   194a4:	str	r0, [r2, #20]
   194a8:	ldr	r1, [r8, #80]	; 0x50
   194ac:	orr	r0, r1, r3, lsl r0
   194b0:	str	r0, [r8, #80]	; 0x50
   194b4:	b	19508 <ftello64@plt+0x7c80>
   194b8:	ldr	r1, [r2, #4]
   194bc:	cmp	r1, #0
   194c0:	beq	19508 <ftello64@plt+0x7c80>
   194c4:	ldrb	r3, [r1, #24]
   194c8:	cmp	r3, #17
   194cc:	bne	19508 <ftello64@plt+0x7c80>
   194d0:	ldr	r3, [r1, #4]
   194d4:	ldr	r1, [r1, #20]
   194d8:	cmp	r3, #0
   194dc:	str	r3, [r2, #4]
   194e0:	strne	r2, [r3]
   194e4:	cmp	r1, #31
   194e8:	ldr	r3, [r2, #20]
   194ec:	ldr	r3, [r0, r3, lsl #2]
   194f0:	str	r3, [r0, r1, lsl #2]
   194f4:	bgt	19508 <ftello64@plt+0x7c80>
   194f8:	ldr	r0, [r8, #80]	; 0x50
   194fc:	mov	r3, #1
   19500:	bic	r0, r0, r3, lsl r1
   19504:	b	194b0 <ftello64@plt+0x7c28>
   19508:	mov	r0, #1
   1950c:	ldr	r7, [r2, #4]
   19510:	cmp	r7, #0
   19514:	bne	19544 <ftello64@plt+0x7cbc>
   19518:	mov	r3, #0
   1951c:	ldr	r7, [r2, #8]
   19520:	mov	r1, r2
   19524:	cmp	r7, r3
   19528:	cmpne	r7, #0
   1952c:	bne	19544 <ftello64@plt+0x7cbc>
   19530:	ldr	r2, [r1]
   19534:	mov	r3, r1
   19538:	cmp	r2, #0
   1953c:	bne	1951c <ftello64@plt+0x7c94>
   19540:	b	195f4 <ftello64@plt+0x7d6c>
   19544:	ldrb	r1, [r7, #24]
   19548:	cmp	r1, #17
   1954c:	beq	19598 <ftello64@plt+0x7d10>
   19550:	cmp	r1, #4
   19554:	mov	r2, r7
   19558:	bne	1950c <ftello64@plt+0x7c84>
   1955c:	ldr	r1, [r8, #132]	; 0x84
   19560:	mov	r2, r7
   19564:	cmp	r1, #0
   19568:	beq	1950c <ftello64@plt+0x7c84>
   1956c:	ldr	r2, [r7, #20]
   19570:	ldr	r1, [r1, r2, lsl #2]
   19574:	str	r1, [r7, #20]
   19578:	ldr	r2, [r8, #80]	; 0x50
   1957c:	orr	r1, r2, r0, lsl r1
   19580:	str	r1, [r8, #80]	; 0x50
   19584:	mov	r2, r7
   19588:	ldr	r7, [r2, #4]
   1958c:	cmp	r7, #0
   19590:	bne	19544 <ftello64@plt+0x7cbc>
   19594:	b	19518 <ftello64@plt+0x7c90>
   19598:	ldr	r3, [r7, #4]
   1959c:	mov	r2, r7
   195a0:	cmp	r3, #0
   195a4:	beq	1950c <ftello64@plt+0x7c84>
   195a8:	ldrb	r1, [r3, #24]
   195ac:	mov	r2, r7
   195b0:	cmp	r1, #17
   195b4:	bne	1950c <ftello64@plt+0x7c84>
   195b8:	ldr	r1, [r3, #4]
   195bc:	ldr	r3, [r3, #20]
   195c0:	cmp	r1, #0
   195c4:	str	r1, [r7, #4]
   195c8:	strne	r7, [r1]
   195cc:	cmp	r3, #31
   195d0:	ldr	r1, [r7, #20]
   195d4:	ldr	r2, [r8, #132]	; 0x84
   195d8:	ldr	r1, [r2, r1, lsl #2]
   195dc:	str	r1, [r2, r3, lsl #2]
   195e0:	mov	r2, r7
   195e4:	bgt	1950c <ftello64@plt+0x7c84>
   195e8:	ldr	r1, [r8, #80]	; 0x50
   195ec:	bic	r1, r1, r0, lsl r3
   195f0:	b	19580 <ftello64@plt+0x7cf8>
   195f4:	ldr	r1, [sl, #24]
   195f8:	cmp	r1, #0
   195fc:	beq	19624 <ftello64@plt+0x7d9c>
   19600:	ldr	r0, [r8, #132]	; 0x84
   19604:	mov	r2, #0
   19608:	ldr	r3, [r0, r2, lsl #2]
   1960c:	cmp	r2, r3
   19610:	bne	19640 <ftello64@plt+0x7db8>
   19614:	add	r2, r2, #1
   19618:	cmp	r1, r2
   1961c:	bne	19608 <ftello64@plt+0x7d80>
   19620:	b	19648 <ftello64@plt+0x7dc0>
   19624:	ldr	r0, [r8, #132]	; 0x84
   19628:	b	19648 <ftello64@plt+0x7dc0>
   1962c:	nop	{0}
   19630:	andeq	r0, r0, r0
   19634:	andeq	r0, r0, r1
   19638:	andeq	r0, r0, r2
   1963c:	andeq	r0, r0, r3
   19640:	cmp	r1, r2
   19644:	bne	19654 <ftello64@plt+0x7dcc>
   19648:	bl	15b80 <ftello64@plt+0x42f8>
   1964c:	mov	r0, #0
   19650:	str	r0, [r8, #132]	; 0x84
   19654:	ldr	r0, [r8, #52]	; 0x34
   19658:	str	r8, [sp, #24]
   1965c:	mov	r7, #0
   19660:	sub	r8, fp, #48	; 0x30
   19664:	mov	r4, r0
   19668:	ldr	r0, [r0, #4]
   1966c:	cmp	r0, #0
   19670:	bne	19664 <ftello64@plt+0x7ddc>
   19674:	ldr	r0, [r4, #8]
   19678:	cmp	r0, #0
   1967c:	bne	19664 <ftello64@plt+0x7ddc>
   19680:	mov	r3, #0
   19684:	cmp	r3, #0
   19688:	str	r7, [fp, #-48]	; 0xffffffd0
   1968c:	beq	196b8 <ftello64@plt+0x7e30>
   19690:	ldrb	r0, [r3, #24]
   19694:	cmp	r0, #17
   19698:	bne	196b8 <ftello64@plt+0x7e30>
   1969c:	ldrb	r2, [sl, #28]
   196a0:	ldr	r1, [sl]
   196a4:	mov	r0, r8
   196a8:	bl	23960 <ftello64@plt+0x120d8>
   196ac:	cmp	r0, #0
   196b0:	str	r0, [r4, #4]
   196b4:	strne	r4, [r0]
   196b8:	ldr	r3, [r4, #8]
   196bc:	cmp	r3, #0
   196c0:	beq	196ec <ftello64@plt+0x7e64>
   196c4:	ldrb	r0, [r3, #24]
   196c8:	cmp	r0, #17
   196cc:	bne	196ec <ftello64@plt+0x7e64>
   196d0:	ldrb	r2, [sl, #28]
   196d4:	ldr	r1, [sl]
   196d8:	mov	r0, r8
   196dc:	bl	23960 <ftello64@plt+0x120d8>
   196e0:	cmp	r0, #0
   196e4:	str	r0, [r4, #8]
   196e8:	strne	r4, [r0]
   196ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   196f0:	cmp	r0, #0
   196f4:	bne	191e4 <ftello64@plt+0x795c>
   196f8:	ldr	r1, [r4]
   196fc:	cmp	r1, #0
   19700:	beq	1972c <ftello64@plt+0x7ea4>
   19704:	ldr	r0, [r1, #8]
   19708:	cmp	r0, r4
   1970c:	cmpne	r0, #0
   19710:	bne	19664 <ftello64@plt+0x7ddc>
   19714:	ldr	r3, [r1, #4]
   19718:	mov	r4, r1
   1971c:	cmp	r3, #0
   19720:	str	r7, [fp, #-48]	; 0xffffffd0
   19724:	bne	19690 <ftello64@plt+0x7e08>
   19728:	b	196b8 <ftello64@plt+0x7e30>
   1972c:	ldr	r8, [sp, #24]
   19730:	ldr	r0, [r8, #52]	; 0x34
   19734:	mov	r4, r0
   19738:	ldr	r0, [r0, #4]
   1973c:	cmp	r0, #0
   19740:	bne	19734 <ftello64@plt+0x7eac>
   19744:	ldr	r0, [r4, #8]
   19748:	cmp	r0, #0
   1974c:	bne	19734 <ftello64@plt+0x7eac>
   19750:	ldr	r2, [r4, #24]
   19754:	uxtb	r0, r2
   19758:	cmp	r0, #16
   1975c:	bne	197a0 <ftello64@plt+0x7f18>
   19760:	ldr	r0, [r4, #4]
   19764:	ldr	r1, [r0, #12]
   19768:	str	r1, [r4, #12]
   1976c:	ldr	r0, [r0, #28]
   19770:	str	r0, [r4, #28]
   19774:	ldr	r1, [r4]
   19778:	cmp	r1, #0
   1977c:	beq	197ec <ftello64@plt+0x7f64>
   19780:	ldr	r0, [r1, #8]
   19784:	cmp	r0, r4
   19788:	mov	r4, r1
   1978c:	beq	19750 <ftello64@plt+0x7ec8>
   19790:	cmp	r0, #0
   19794:	mov	r4, r1
   19798:	beq	19750 <ftello64@plt+0x7ec8>
   1979c:	b	19734 <ftello64@plt+0x7eac>
   197a0:	str	r4, [r4, #12]
   197a4:	mov	r0, r8
   197a8:	ldr	r1, [r4, #20]
   197ac:	bl	23c48 <ftello64@plt+0x123c0>
   197b0:	cmn	r0, #1
   197b4:	str	r0, [r4, #28]
   197b8:	beq	191e0 <ftello64@plt+0x7958>
   197bc:	ldrb	r1, [r4, #24]
   197c0:	cmp	r1, #12
   197c4:	bne	197e0 <ftello64@plt+0x7f58>
   197c8:	ldr	r1, [r8]
   197cc:	ldr	r2, [r4, #20]
   197d0:	add	r0, r1, r0, lsl #3
   197d4:	ldr	r1, [r0, #4]
   197d8:	bfi	r1, r2, #8, #10
   197dc:	str	r1, [r0, #4]
   197e0:	ldr	r1, [r4]
   197e4:	cmp	r1, #0
   197e8:	bne	19780 <ftello64@plt+0x7ef8>
   197ec:	ldr	r4, [r8, #52]	; 0x34
   197f0:	ldrb	r0, [r4, #24]
   197f4:	cmp	r0, #16
   197f8:	beq	1981c <ftello64@plt+0x7f94>
   197fc:	cmp	r0, #11
   19800:	bne	1982c <ftello64@plt+0x7fa4>
   19804:	ldr	r0, [r4, #4]
   19808:	str	r4, [r0, #16]
   1980c:	mov	r1, r4
   19810:	cmp	r0, #0
   19814:	bne	19870 <ftello64@plt+0x7fe8>
   19818:	b	198d4 <ftello64@plt+0x804c>
   1981c:	ldmib	r4, {r0, r1}
   19820:	ldr	r2, [r1, #12]
   19824:	str	r2, [r0, #16]
   19828:	b	19848 <ftello64@plt+0x7fc0>
   1982c:	ldr	r0, [r4, #4]
   19830:	cmp	r0, #0
   19834:	ldrne	r1, [r4, #16]
   19838:	strne	r1, [r0, #16]
   1983c:	ldr	r1, [r4, #8]
   19840:	cmp	r1, #0
   19844:	beq	19850 <ftello64@plt+0x7fc8>
   19848:	ldr	r2, [r4, #16]
   1984c:	str	r2, [r1, #16]
   19850:	mov	r1, r4
   19854:	cmp	r0, #0
   19858:	bne	19870 <ftello64@plt+0x7fe8>
   1985c:	b	198d4 <ftello64@plt+0x804c>
   19860:	ldr	r0, [r1, #4]
   19864:	str	r1, [r0, #16]
   19868:	cmp	r0, #0
   1986c:	beq	198d4 <ftello64@plt+0x804c>
   19870:	mov	r1, r0
   19874:	ldrb	r0, [r0, #24]
   19878:	cmp	r0, #16
   1987c:	beq	198b8 <ftello64@plt+0x8030>
   19880:	cmp	r0, #11
   19884:	beq	19860 <ftello64@plt+0x7fd8>
   19888:	ldr	r0, [r1, #4]
   1988c:	cmp	r0, #0
   19890:	ldrne	r2, [r1, #16]
   19894:	strne	r2, [r0, #16]
   19898:	ldr	r2, [r1, #8]
   1989c:	cmp	r2, #0
   198a0:	beq	19868 <ftello64@plt+0x7fe0>
   198a4:	ldr	r3, [r1, #16]
   198a8:	str	r3, [r2, #16]
   198ac:	cmp	r0, #0
   198b0:	bne	19870 <ftello64@plt+0x7fe8>
   198b4:	b	198d4 <ftello64@plt+0x804c>
   198b8:	ldmib	r1, {r0, r2}
   198bc:	ldr	r3, [r2, #12]
   198c0:	str	r3, [r0, #16]
   198c4:	ldr	r3, [r1, #16]
   198c8:	str	r3, [r2, #16]
   198cc:	cmp	r0, #0
   198d0:	bne	19870 <ftello64@plt+0x7fe8>
   198d4:	mov	r3, #0
   198d8:	ldr	r0, [r1, #8]
   198dc:	mov	r2, r1
   198e0:	cmp	r0, r3
   198e4:	cmpne	r0, #0
   198e8:	bne	19870 <ftello64@plt+0x7fe8>
   198ec:	ldr	r1, [r2]
   198f0:	mov	r3, r2
   198f4:	cmp	r1, #0
   198f8:	bne	198d8 <ftello64@plt+0x8050>
   198fc:	mov	r0, r8
   19900:	mov	r1, r4
   19904:	bl	237c4 <ftello64@plt+0x11f3c>
   19908:	cmp	r0, #0
   1990c:	beq	1992c <ftello64@plt+0x80a4>
   19910:	b	191e4 <ftello64@plt+0x795c>
   19914:	mov	r0, r8
   19918:	mov	r1, r7
   1991c:	bl	237c4 <ftello64@plt+0x11f3c>
   19920:	cmp	r0, #0
   19924:	mov	r4, r7
   19928:	bne	191e4 <ftello64@plt+0x795c>
   1992c:	ldr	r7, [r4, #4]
   19930:	cmp	r7, #0
   19934:	bne	19914 <ftello64@plt+0x808c>
   19938:	mov	r1, #0
   1993c:	ldr	r7, [r4, #8]
   19940:	mov	r0, r4
   19944:	cmp	r7, r1
   19948:	cmpne	r7, #0
   1994c:	bne	19914 <ftello64@plt+0x808c>
   19950:	ldr	r4, [r0]
   19954:	mov	r1, r0
   19958:	cmp	r4, #0
   1995c:	bne	1993c <ftello64@plt+0x80b4>
   19960:	mov	r5, #0
   19964:	sub	r4, fp, #48	; 0x30
   19968:	mov	r7, #0
   1996c:	b	1999c <ftello64@plt+0x8114>
   19970:	mov	r1, r5
   19974:	ldr	r2, [r8, #8]
   19978:	add	r0, r7, #1
   1997c:	subs	r3, r0, r2
   19980:	mov	r7, r3
   19984:	movwne	r3, #1
   19988:	movne	r7, r0
   1998c:	tst	r1, #1
   19990:	and	r5, r1, r3
   19994:	cmpeq	r0, r2
   19998:	beq	199f8 <ftello64@plt+0x8170>
   1999c:	ldr	r0, [r8, #24]
   199a0:	add	r6, r7, r7, lsl #1
   199a4:	add	r0, r0, r6, lsl #2
   199a8:	ldr	r0, [r0, #4]
   199ac:	cmp	r0, #0
   199b0:	bne	19970 <ftello64@plt+0x80e8>
   199b4:	mov	r0, r4
   199b8:	mov	r1, r8
   199bc:	mov	r2, r7
   199c0:	mov	r3, #1
   199c4:	bl	23e20 <ftello64@plt+0x12598>
   199c8:	cmp	r0, #0
   199cc:	bne	191e4 <ftello64@plt+0x795c>
   199d0:	ldr	r0, [r8, #24]
   199d4:	mov	r1, r5
   199d8:	add	r0, r0, r6, lsl #2
   199dc:	ldr	r0, [r0, #4]
   199e0:	cmp	r0, #0
   199e4:	bne	19974 <ftello64@plt+0x80ec>
   199e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   199ec:	bl	15b80 <ftello64@plt+0x42f8>
   199f0:	mov	r1, #1
   199f4:	b	19974 <ftello64@plt+0x80ec>
   199f8:	ldrb	r1, [sl, #28]
   199fc:	tst	r1, #16
   19a00:	bne	19a1c <ftello64@plt+0x8194>
   19a04:	ldr	r1, [sl, #24]
   19a08:	cmp	r1, #0
   19a0c:	beq	19a1c <ftello64@plt+0x8194>
   19a10:	ldrb	r1, [r8, #88]	; 0x58
   19a14:	tst	r1, #1
   19a18:	bne	19a28 <ftello64@plt+0x81a0>
   19a1c:	ldr	r1, [r8, #76]	; 0x4c
   19a20:	cmp	r1, #0
   19a24:	beq	19b6c <ftello64@plt+0x82e4>
   19a28:	add	r0, r0, r0, lsl #1
   19a2c:	lsl	r0, r0, #2
   19a30:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19a34:	cmp	r0, #0
   19a38:	str	r0, [r8, #28]
   19a3c:	beq	1a020 <ftello64@plt+0x8798>
   19a40:	ldr	r1, [r8, #8]
   19a44:	cmp	r1, #0
   19a48:	beq	19b6c <ftello64@plt+0x82e4>
   19a4c:	mov	r1, #0
   19a50:	str	r1, [r0]
   19a54:	str	r1, [r0, #4]
   19a58:	str	r1, [r0, #8]
   19a5c:	ldr	r0, [r8, #8]
   19a60:	cmp	r0, #2
   19a64:	bcc	19a94 <ftello64@plt+0x820c>
   19a68:	mov	r2, #1
   19a6c:	mov	r3, #12
   19a70:	ldr	r0, [r8, #28]
   19a74:	add	r2, r2, #1
   19a78:	str	r1, [r0, r3]!
   19a7c:	add	r3, r3, #12
   19a80:	str	r1, [r0, #4]
   19a84:	str	r1, [r0, #8]
   19a88:	ldr	r0, [r8, #8]
   19a8c:	cmp	r2, r0
   19a90:	bcc	19a70 <ftello64@plt+0x81e8>
   19a94:	cmp	r0, #0
   19a98:	beq	19b6c <ftello64@plt+0x82e4>
   19a9c:	ldr	ip, [r8, #24]
   19aa0:	mov	r7, #0
   19aa4:	str	sl, [sp, #16]
   19aa8:	b	19ac0 <ftello64@plt+0x8238>
   19aac:	ldr	r0, [r8, #8]
   19ab0:	ldr	sl, [sp, #16]
   19ab4:	add	r7, r7, #1
   19ab8:	cmp	r7, r0
   19abc:	bcs	19b6c <ftello64@plt+0x82e4>
   19ac0:	add	r9, r7, r7, lsl #1
   19ac4:	add	r2, ip, r9, lsl #2
   19ac8:	ldr	r3, [r2, #4]
   19acc:	cmp	r3, #1
   19ad0:	blt	19ab4 <ftello64@plt+0x822c>
   19ad4:	ldr	r1, [r2, #8]
   19ad8:	mov	r6, #0
   19adc:	str	r1, [sp, #28]
   19ae0:	b	19b0c <ftello64@plt+0x8284>
   19ae4:	add	r0, r4, r0, lsl #2
   19ae8:	ldr	r0, [r0, #8]
   19aec:	add	r3, r2, #1
   19af0:	add	r6, r6, #1
   19af4:	str	r3, [sl]
   19af8:	str	r7, [r0, r2, lsl #2]
   19afc:	add	r0, ip, r9, lsl #2
   19b00:	ldr	r0, [r0, #4]
   19b04:	cmp	r6, r0
   19b08:	bge	19aac <ftello64@plt+0x8224>
   19b0c:	ldr	r0, [r1, r6, lsl #2]
   19b10:	ldr	r4, [r8, #28]
   19b14:	add	r0, r0, r0, lsl #1
   19b18:	mov	r3, r4
   19b1c:	ldr	r5, [r3, r0, lsl #2]!
   19b20:	mov	sl, r3
   19b24:	ldr	r2, [sl, #4]!
   19b28:	cmp	r5, r2
   19b2c:	bne	19ae4 <ftello64@plt+0x825c>
   19b30:	mov	r1, #2
   19b34:	add	r8, r4, r0, lsl #2
   19b38:	add	r1, r1, r5, lsl #1
   19b3c:	str	r1, [r3]
   19b40:	lsl	r1, r1, #2
   19b44:	ldr	r0, [r8, #8]!
   19b48:	bl	2f7f4 <ftello64@plt+0x1df6c>
   19b4c:	cmp	r0, #0
   19b50:	beq	1a01c <ftello64@plt+0x8794>
   19b54:	str	r0, [r8]
   19b58:	ldr	r8, [sp, #24]
   19b5c:	ldr	r1, [sp, #28]
   19b60:	ldr	r2, [sl]
   19b64:	ldr	ip, [r8, #24]
   19b68:	b	19aec <ftello64@plt+0x8264>
   19b6c:	mov	r0, #0
   19b70:	str	r0, [fp, #-52]	; 0xffffffcc
   19b74:	ldr	r0, [sp, #12]
   19b78:	cmp	r0, #0
   19b7c:	bne	19d38 <ftello64@plt+0x84b0>
   19b80:	ldr	r0, [sp, #20]
   19b84:	ldrb	r2, [r0, #88]	; 0x58
   19b88:	ands	r0, r2, #4
   19b8c:	beq	19d38 <ftello64@plt+0x84b0>
   19b90:	ldr	r0, [sl, #20]
   19b94:	cmp	r0, #0
   19b98:	bne	19d38 <ftello64@plt+0x84b0>
   19b9c:	ldr	r0, [sp, #20]
   19ba0:	mov	r9, #0
   19ba4:	ldr	r7, [r0, #8]
   19ba8:	cmp	r7, #0
   19bac:	beq	19bcc <ftello64@plt+0x8344>
   19bb0:	ldr	r3, [r0]
   19bb4:	mov	r8, #0
   19bb8:	mov	ip, #1
   19bbc:	mov	lr, #139	; 0x8b
   19bc0:	mov	r6, #0
   19bc4:	mov	r4, #0
   19bc8:	b	19c20 <ftello64@plt+0x8398>
   19bcc:	mov	r8, #0
   19bd0:	ldr	r3, [sp, #20]
   19bd4:	mov	r0, #1
   19bd8:	and	r1, r2, #249	; 0xf9
   19bdc:	str	r0, [r3, #92]	; 0x5c
   19be0:	ldr	r0, [r3, #76]	; 0x4c
   19be4:	cmp	r0, #0
   19be8:	movwgt	r9, #1
   19bec:	orr	r0, r8, r9
   19bf0:	and	r0, r0, #1
   19bf4:	orr	r0, r1, r0, lsl #1
   19bf8:	strb	r0, [r3, #88]	; 0x58
   19bfc:	b	19d38 <ftello64@plt+0x84b0>
   19c00:	ldrsb	r0, [r5]
   19c04:	cmp	r0, #0
   19c08:	mov	r0, #0
   19c0c:	movwmi	r0, #1
   19c10:	orr	r6, r6, r0
   19c14:	add	r4, r4, #1
   19c18:	cmp	r7, r4
   19c1c:	beq	19cd0 <ftello64@plt+0x8448>
   19c20:	add	r5, r3, r4, lsl #3
   19c24:	ldrb	r1, [r5, #4]
   19c28:	sub	r1, r1, #1
   19c2c:	cmp	r1, #11
   19c30:	bhi	1a070 <ftello64@plt+0x87e8>
   19c34:	add	r0, pc, #0
   19c38:	ldr	pc, [r0, r1, lsl #2]
   19c3c:	andeq	r9, r1, r0, lsl #24
   19c40:	andeq	r9, r1, r4, lsl ip
   19c44:	andeq	r9, r1, ip, ror #24
   19c48:	andeq	r9, r1, r4, lsl ip
   19c4c:	andeq	r9, r1, r0, asr #25
   19c50:	andeq	r9, r1, r8, lsr sp
   19c54:	andeq	sl, r1, r0, ror r0
   19c58:	andeq	r9, r1, r4, lsl ip
   19c5c:	andeq	r9, r1, r4, lsl ip
   19c60:	andeq	r9, r1, r4, lsl ip
   19c64:	andeq	r9, r1, r4, lsl ip
   19c68:	andeq	r9, r1, r0, lsr #25
   19c6c:	ldr	r5, [r3, r4, lsl #3]
   19c70:	ldr	r0, [r5, #16]
   19c74:	cmp	r0, #0
   19c78:	bne	19d38 <ftello64@plt+0x84b0>
   19c7c:	ldr	r0, [r5, #20]
   19c80:	cmp	r0, #0
   19c84:	ldreq	r0, [r5, #24]
   19c88:	cmpeq	r0, #0
   19c8c:	bne	19d38 <ftello64@plt+0x84b0>
   19c90:	ldr	r0, [r5, #28]
   19c94:	cmp	r0, #0
   19c98:	beq	19c14 <ftello64@plt+0x838c>
   19c9c:	b	19d38 <ftello64@plt+0x84b0>
   19ca0:	ldr	r0, [r3, r4, lsl #3]
   19ca4:	sub	r0, r0, #16
   19ca8:	ror	r1, r0, #4
   19cac:	cmp	r1, #7
   19cb0:	bhi	19d38 <ftello64@plt+0x84b0>
   19cb4:	tst	lr, ip, lsl r1
   19cb8:	bne	19c14 <ftello64@plt+0x838c>
   19cbc:	b	19d38 <ftello64@plt+0x84b0>
   19cc0:	mov	r8, #1
   19cc4:	add	r4, r4, #1
   19cc8:	cmp	r7, r4
   19ccc:	bne	19c20 <ftello64@plt+0x8398>
   19cd0:	orr	r0, r6, r8
   19cd4:	tst	r0, #1
   19cd8:	beq	19bd0 <ftello64@plt+0x8348>
   19cdc:	mov	r2, #0
   19ce0:	mov	r7, #7
   19ce4:	add	r3, r3, r2, lsl #3
   19ce8:	ldr	r6, [r3, #4]
   19cec:	uxtb	r1, r6
   19cf0:	cmp	r1, #5
   19cf4:	beq	19d14 <ftello64@plt+0x848c>
   19cf8:	cmp	r1, #1
   19cfc:	bne	19d1c <ftello64@plt+0x8494>
   19d00:	ldrsb	r0, [r3]
   19d04:	cmn	r0, #1
   19d08:	bicle	r0, r6, #2097152	; 0x200000
   19d0c:	strle	r0, [r3, #4]
   19d10:	b	19d1c <ftello64@plt+0x8494>
   19d14:	bfi	r6, r7, #0, #8
   19d18:	str	r6, [r3, #4]
   19d1c:	ldr	r1, [sp, #20]
   19d20:	add	r2, r2, #1
   19d24:	ldr	r0, [r1, #8]
   19d28:	cmp	r2, r0
   19d2c:	bcs	1a034 <ftello64@plt+0x87ac>
   19d30:	ldr	r3, [r1]
   19d34:	b	19ce4 <ftello64@plt+0x845c>
   19d38:	ldr	r8, [sp, #20]
   19d3c:	ldr	r1, [r8, #52]	; 0x34
   19d40:	ldr	r0, [r8, #24]
   19d44:	ldr	r1, [r1, #12]
   19d48:	ldr	r1, [r1, #28]
   19d4c:	str	r1, [r8, #72]	; 0x48
   19d50:	add	r1, r1, r1, lsl #1
   19d54:	add	r5, r0, r1, lsl #2
   19d58:	mov	r4, r5
   19d5c:	ldr	r7, [r4, #4]!
   19d60:	str	r7, [fp, #-44]	; 0xffffffd4
   19d64:	ldr	r0, [r4]
   19d68:	cmp	r0, #1
   19d6c:	blt	19ec4 <ftello64@plt+0x863c>
   19d70:	lsl	r0, r7, #2
   19d74:	str	r7, [fp, #-48]	; 0xffffffd0
   19d78:	bl	2f7c4 <ftello64@plt+0x1df3c>
   19d7c:	cmp	r0, #0
   19d80:	str	r0, [fp, #-40]	; 0xffffffd8
   19d84:	beq	1a058 <ftello64@plt+0x87d0>
   19d88:	mov	r6, r0
   19d8c:	ldr	r0, [r4]
   19d90:	ldr	r1, [r5, #8]
   19d94:	lsl	r2, r0, #2
   19d98:	mov	r0, r6
   19d9c:	bl	1157c <memcpy@plt>
   19da0:	mov	r0, #0
   19da4:	cmp	r7, #1
   19da8:	str	r0, [fp, #-32]	; 0xffffffe0
   19dac:	blt	19ed8 <ftello64@plt+0x8650>
   19db0:	ldr	r0, [sp, #20]
   19db4:	ldr	r0, [r0, #76]	; 0x4c
   19db8:	cmp	r0, #1
   19dbc:	blt	19ed8 <ftello64@plt+0x8650>
   19dc0:	mov	r0, #0
   19dc4:	sub	r8, fp, #48	; 0x30
   19dc8:	mov	r9, #1
   19dcc:	ldr	r2, [sp, #20]
   19dd0:	ldr	r1, [r6, r0, lsl #2]
   19dd4:	ldr	r2, [r2]
   19dd8:	add	r3, r2, r1, lsl #3
   19ddc:	ldrb	r3, [r3, #4]
   19de0:	cmp	r3, #4
   19de4:	bne	19eb0 <ftello64@plt+0x8628>
   19de8:	mov	r3, #0
   19dec:	cmp	r7, #1
   19df0:	bge	19e04 <ftello64@plt+0x857c>
   19df4:	b	19e28 <ftello64@plt+0x85a0>
   19df8:	add	r3, r3, #1
   19dfc:	cmp	r7, r3
   19e00:	beq	19eb0 <ftello64@plt+0x8628>
   19e04:	ldr	r5, [r6, r3, lsl #2]
   19e08:	add	r4, r2, r5, lsl #3
   19e0c:	ldrb	r4, [r4, #4]
   19e10:	cmp	r4, #9
   19e14:	bne	19df8 <ftello64@plt+0x8570>
   19e18:	ldr	r4, [r2, r1, lsl #3]
   19e1c:	ldr	r5, [r2, r5, lsl #3]
   19e20:	cmp	r5, r4
   19e24:	bne	19df8 <ftello64@plt+0x8570>
   19e28:	cmp	r3, r7
   19e2c:	beq	19eb0 <ftello64@plt+0x8628>
   19e30:	ldr	r2, [sp, #20]
   19e34:	add	r1, r1, r1, lsl #1
   19e38:	cmp	r7, #1
   19e3c:	ldr	r2, [r2, #20]
   19e40:	add	r1, r2, r1, lsl #2
   19e44:	ldr	r1, [r1, #8]
   19e48:	ldr	ip, [r1]
   19e4c:	blt	19e88 <ftello64@plt+0x8600>
   19e50:	mov	r2, #0
   19e54:	subs	r3, r7, #1
   19e58:	beq	19e7c <ftello64@plt+0x85f4>
   19e5c:	add	r5, r2, r3
   19e60:	lsr	r4, r5, #1
   19e64:	ldr	r1, [r6, r4, lsl #2]
   19e68:	cmp	r1, ip
   19e6c:	addlt	r2, r9, r5, lsr #1
   19e70:	movge	r3, r4
   19e74:	cmp	r2, r3
   19e78:	bcc	19e5c <ftello64@plt+0x85d4>
   19e7c:	ldr	r1, [r6, r2, lsl #2]
   19e80:	cmp	r1, ip
   19e84:	beq	19eb0 <ftello64@plt+0x8628>
   19e88:	ldr	r0, [sp, #20]
   19e8c:	add	r1, ip, ip, lsl #1
   19e90:	ldr	r0, [r0, #24]
   19e94:	add	r1, r0, r1, lsl #2
   19e98:	mov	r0, r8
   19e9c:	bl	244d8 <ftello64@plt+0x12c50>
   19ea0:	cmp	r0, #0
   19ea4:	bne	1a02c <ftello64@plt+0x87a4>
   19ea8:	ldr	r7, [fp, #-44]	; 0xffffffd4
   19eac:	mov	r0, #0
   19eb0:	add	r0, r0, #1
   19eb4:	cmp	r0, r7
   19eb8:	bge	19ed8 <ftello64@plt+0x8650>
   19ebc:	ldr	r6, [fp, #-40]	; 0xffffffd8
   19ec0:	b	19dcc <ftello64@plt+0x8544>
   19ec4:	mov	r0, #0
   19ec8:	str	r0, [fp, #-44]	; 0xffffffd4
   19ecc:	str	r0, [fp, #-48]	; 0xffffffd0
   19ed0:	str	r0, [fp, #-40]	; 0xffffffd8
   19ed4:	str	r0, [fp, #-32]	; 0xffffffe0
   19ed8:	ldr	r8, [sp, #20]
   19edc:	sub	r0, fp, #32
   19ee0:	sub	r2, fp, #48	; 0x30
   19ee4:	mov	r3, #0
   19ee8:	mov	r1, r8
   19eec:	bl	247f8 <ftello64@plt+0x12f70>
   19ef0:	cmp	r0, #0
   19ef4:	str	r0, [r8, #36]	; 0x24
   19ef8:	beq	19f78 <ftello64@plt+0x86f0>
   19efc:	ldrsb	r1, [r0, #52]	; 0x34
   19f00:	cmn	r1, #1
   19f04:	ble	19f18 <ftello64@plt+0x8690>
   19f08:	str	r0, [r8, #40]	; 0x28
   19f0c:	str	r0, [r8, #44]	; 0x2c
   19f10:	str	r0, [r8, #48]	; 0x30
   19f14:	b	19f8c <ftello64@plt+0x8704>
   19f18:	sub	r4, fp, #32
   19f1c:	sub	r6, fp, #48	; 0x30
   19f20:	mov	r1, r8
   19f24:	mov	r3, #1
   19f28:	mov	r0, r4
   19f2c:	mov	r2, r6
   19f30:	bl	247f8 <ftello64@plt+0x12f70>
   19f34:	str	r0, [r8, #40]	; 0x28
   19f38:	mov	r0, r4
   19f3c:	mov	r1, r8
   19f40:	mov	r2, r6
   19f44:	mov	r3, #2
   19f48:	bl	247f8 <ftello64@plt+0x12f70>
   19f4c:	str	r0, [r8, #44]	; 0x2c
   19f50:	mov	r0, r4
   19f54:	mov	r1, r8
   19f58:	mov	r2, r6
   19f5c:	mov	r3, #6
   19f60:	bl	247f8 <ftello64@plt+0x12f70>
   19f64:	str	r0, [r8, #48]	; 0x30
   19f68:	ldr	r1, [r8, #40]	; 0x28
   19f6c:	cmp	r1, #0
   19f70:	cmpne	r0, #0
   19f74:	bne	19f80 <ftello64@plt+0x86f8>
   19f78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19f7c:	b	19f98 <ftello64@plt+0x8710>
   19f80:	ldr	r0, [r8, #44]	; 0x2c
   19f84:	cmp	r0, #0
   19f88:	beq	19f78 <ftello64@plt+0x86f0>
   19f8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19f90:	bl	15b80 <ftello64@plt+0x42f8>
   19f94:	mov	r0, #0
   19f98:	str	r0, [fp, #-52]	; 0xffffffcc
   19f9c:	ldr	r5, [sl]
   19fa0:	ldr	r0, [r5, #56]	; 0x38
   19fa4:	cmp	r0, #0
   19fa8:	beq	19fc0 <ftello64@plt+0x8738>
   19fac:	ldr	r4, [r0]
   19fb0:	bl	15b80 <ftello64@plt+0x42f8>
   19fb4:	cmp	r4, #0
   19fb8:	mov	r0, r4
   19fbc:	bne	19fac <ftello64@plt+0x8724>
   19fc0:	mov	r0, #31
   19fc4:	mov	r4, #0
   19fc8:	str	r0, [r5, #64]	; 0x40
   19fcc:	str	r4, [r5, #52]	; 0x34
   19fd0:	str	r4, [r5, #56]	; 0x38
   19fd4:	ldr	r0, [r5, #16]
   19fd8:	bl	15b80 <ftello64@plt+0x42f8>
   19fdc:	str	r4, [r5, #16]
   19fe0:	ldr	r0, [sp, #40]	; 0x28
   19fe4:	bl	15b80 <ftello64@plt+0x42f8>
   19fe8:	ldr	r0, [sp, #44]	; 0x2c
   19fec:	bl	15b80 <ftello64@plt+0x42f8>
   19ff0:	ldrb	r0, [sp, #107]	; 0x6b
   19ff4:	cmp	r0, #0
   19ff8:	beq	1a004 <ftello64@plt+0x877c>
   19ffc:	ldr	r0, [sp, #36]	; 0x24
   1a000:	bl	15b80 <ftello64@plt+0x42f8>
   1a004:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1a008:	cmp	r0, #0
   1a00c:	bne	1a03c <ftello64@plt+0x87b4>
   1a010:	mov	r0, r4
   1a014:	sub	sp, fp, #28
   1a018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a01c:	ldr	sl, [sp, #16]
   1a020:	mov	r0, #12
   1a024:	ldr	r9, [sp, #20]
   1a028:	b	191e4 <ftello64@plt+0x795c>
   1a02c:	ldr	r8, [sp, #20]
   1a030:	b	19f98 <ftello64@plt+0x8710>
   1a034:	ldrb	r2, [r1, #88]	; 0x58
   1a038:	b	19bd0 <ftello64@plt+0x8348>
   1a03c:	ldr	r0, [sp, #8]
   1a040:	cmp	r0, #0
   1a044:	beq	1a050 <ftello64@plt+0x87c8>
   1a048:	add	r0, r8, #136	; 0x88
   1a04c:	bl	1151c <pthread_mutex_destroy@plt>
   1a050:	mov	r0, r8
   1a054:	b	19268 <ftello64@plt+0x79e0>
   1a058:	mov	r0, #0
   1a05c:	str	r0, [fp, #-48]	; 0xffffffd0
   1a060:	str	r0, [fp, #-44]	; 0xffffffd4
   1a064:	mov	r0, #12
   1a068:	str	r0, [fp, #-32]	; 0xffffffe0
   1a06c:	b	19f98 <ftello64@plt+0x8710>
   1a070:	bl	11864 <abort@plt>
   1a074:	movw	r2, #14632	; 0x3928
   1a078:	movt	r2, #4
   1a07c:	ldr	r1, [r2]
   1a080:	str	r0, [r2]
   1a084:	mov	r0, r1
   1a088:	bx	lr
   1a08c:	push	{r4, r5, r6, sl, fp, lr}
   1a090:	add	fp, sp, #16
   1a094:	ldr	r5, [r0, #16]
   1a098:	ldr	r6, [r0]
   1a09c:	mov	r4, r0
   1a0a0:	mov	r1, #0
   1a0a4:	mov	r2, #256	; 0x100
   1a0a8:	mov	r0, r5
   1a0ac:	bl	11768 <memset@plt>
   1a0b0:	ldr	r1, [r6, #36]	; 0x24
   1a0b4:	mov	r0, r4
   1a0b8:	mov	r2, r5
   1a0bc:	bl	1a124 <ftello64@plt+0x889c>
   1a0c0:	ldr	r0, [r6, #36]	; 0x24
   1a0c4:	ldr	r1, [r6, #40]	; 0x28
   1a0c8:	cmp	r0, r1
   1a0cc:	beq	1a0e0 <ftello64@plt+0x8858>
   1a0d0:	mov	r0, r4
   1a0d4:	mov	r2, r5
   1a0d8:	bl	1a124 <ftello64@plt+0x889c>
   1a0dc:	ldr	r0, [r6, #36]	; 0x24
   1a0e0:	ldr	r1, [r6, #44]	; 0x2c
   1a0e4:	cmp	r0, r1
   1a0e8:	beq	1a0fc <ftello64@plt+0x8874>
   1a0ec:	mov	r0, r4
   1a0f0:	mov	r2, r5
   1a0f4:	bl	1a124 <ftello64@plt+0x889c>
   1a0f8:	ldr	r0, [r6, #36]	; 0x24
   1a0fc:	ldr	r1, [r6, #48]	; 0x30
   1a100:	cmp	r0, r1
   1a104:	movne	r0, r4
   1a108:	movne	r2, r5
   1a10c:	blne	1a124 <ftello64@plt+0x889c>
   1a110:	ldrb	r0, [r4, #28]
   1a114:	orr	r0, r0, #8
   1a118:	strb	r0, [r4, #28]
   1a11c:	mov	r0, #0
   1a120:	pop	{r4, r5, r6, sl, fp, pc}
   1a124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a128:	add	fp, sp, #28
   1a12c:	sub	sp, sp, #348	; 0x15c
   1a130:	ldr	r3, [r0]
   1a134:	mov	r8, r0
   1a138:	mov	sl, r2
   1a13c:	mov	r2, #0
   1a140:	str	r2, [sp, #40]	; 0x28
   1a144:	ldr	r0, [r3, #92]	; 0x5c
   1a148:	cmp	r0, #1
   1a14c:	bne	1a15c <ftello64@plt+0x88d4>
   1a150:	ldrb	r0, [r8, #14]
   1a154:	ubfx	r0, r0, #6, #1
   1a158:	str	r0, [sp, #40]	; 0x28
   1a15c:	ldr	r0, [r1, #8]
   1a160:	cmp	r0, #1
   1a164:	blt	1ac0c <ftello64@plt+0x9384>
   1a168:	mvn	r0, #5
   1a16c:	mov	r7, #0
   1a170:	mov	lr, #1
   1a174:	mov	r2, #0
   1a178:	str	r8, [sp, #28]
   1a17c:	str	sl, [sp, #68]	; 0x44
   1a180:	str	r1, [sp, #48]	; 0x30
   1a184:	str	r3, [sp, #64]	; 0x40
   1a188:	sub	r0, r0, sl
   1a18c:	str	r0, [sp, #24]
   1a190:	add	r0, sl, #7
   1a194:	str	r0, [sp, #20]
   1a198:	add	r0, sl, #5
   1a19c:	str	r0, [sp, #16]
   1a1a0:	add	r0, sl, #4
   1a1a4:	str	r0, [sp, #12]
   1a1a8:	add	r0, sl, #3
   1a1ac:	str	r0, [sp, #8]
   1a1b0:	add	r0, sp, #72	; 0x48
   1a1b4:	add	r0, r0, #1
   1a1b8:	str	r0, [sp, #4]
   1a1bc:	b	1a1e0 <ftello64@plt+0x8958>
   1a1c0:	mov	lr, #1
   1a1c4:	ldr	r1, [sp, #48]	; 0x30
   1a1c8:	ldr	r2, [sp, #52]	; 0x34
   1a1cc:	ldr	r3, [sp, #64]	; 0x40
   1a1d0:	ldr	r0, [r1, #8]
   1a1d4:	add	r2, r2, #1
   1a1d8:	cmp	r2, r0
   1a1dc:	bge	1ac0c <ftello64@plt+0x9384>
   1a1e0:	ldr	r0, [r1, #12]
   1a1e4:	str	r2, [sp, #52]	; 0x34
   1a1e8:	ldr	r6, [r0, r2, lsl #2]
   1a1ec:	ldr	r2, [r3]
   1a1f0:	add	r0, r2, r6, lsl #3
   1a1f4:	ldrb	r4, [r0, #4]
   1a1f8:	sub	r0, r4, #1
   1a1fc:	cmp	r0, #6
   1a200:	bhi	1a1c4 <ftello64@plt+0x893c>
   1a204:	add	r1, pc, #0
   1a208:	ldr	pc, [r1, r0, lsl #2]
   1a20c:	andeq	sl, r1, r8, lsr #4
   1a210:	andeq	sl, r1, r8, ror #23
   1a214:	andeq	sl, r1, r0, lsr r3
   1a218:	andeq	sl, r1, r4, asr #3
   1a21c:	andeq	sl, r1, r8, ror #23
   1a220:	andeq	sl, r1, r8, ror #7
   1a224:	andeq	sl, r1, r8, ror #23
   1a228:	ldrb	r4, [r2, r6, lsl #3]
   1a22c:	ldr	r0, [sp, #40]	; 0x28
   1a230:	cmp	r0, #0
   1a234:	strb	lr, [sl, r4]
   1a238:	beq	1a250 <ftello64@plt+0x89c8>
   1a23c:	bl	116a8 <__ctype_tolower_loc@plt>
   1a240:	ldr	r0, [r0]
   1a244:	mov	lr, #1
   1a248:	ldr	r0, [r0, r4, lsl #2]
   1a24c:	strb	lr, [sl, r0]
   1a250:	ldrb	r0, [r8, #14]
   1a254:	tst	r0, #64	; 0x40
   1a258:	beq	1a1c4 <ftello64@plt+0x893c>
   1a25c:	ldr	r0, [sp, #64]	; 0x40
   1a260:	ldr	r0, [r0, #92]	; 0x5c
   1a264:	cmp	r0, #2
   1a268:	blt	1a1c4 <ftello64@plt+0x893c>
   1a26c:	ldr	ip, [sp, #64]	; 0x40
   1a270:	add	r1, r6, #1
   1a274:	movw	r4, #1
   1a278:	mov	r9, #1
   1a27c:	add	r5, sp, #72	; 0x48
   1a280:	movt	r4, #32
   1a284:	ldr	r0, [ip]
   1a288:	ldrb	r0, [r0, r6, lsl #3]
   1a28c:	strb	r0, [sp, #72]	; 0x48
   1a290:	ldr	r0, [ip, #8]
   1a294:	cmp	r1, r0
   1a298:	ldr	r0, [sp, #4]
   1a29c:	bcs	1a2e0 <ftello64@plt+0x8a58>
   1a2a0:	ldr	r0, [sp, #4]
   1a2a4:	ldr	r1, [ip]
   1a2a8:	add	r3, r4, #254	; 0xfe
   1a2ac:	add	r1, r1, r6, lsl #3
   1a2b0:	ldr	r2, [r1, #12]
   1a2b4:	and	r2, r2, r3
   1a2b8:	cmp	r2, r4
   1a2bc:	bne	1a2e0 <ftello64@plt+0x8a58>
   1a2c0:	ldrb	r1, [r1, #8]
   1a2c4:	add	r3, r6, #2
   1a2c8:	strb	r1, [r0], #1
   1a2cc:	add	r1, r6, #1
   1a2d0:	ldr	r2, [ip, #8]
   1a2d4:	mov	r6, r1
   1a2d8:	cmp	r3, r2
   1a2dc:	bcc	1a2a4 <ftello64@plt+0x8a1c>
   1a2e0:	sub	r4, r0, r5
   1a2e4:	sub	r0, fp, #36	; 0x24
   1a2e8:	mov	r1, r5
   1a2ec:	sub	r3, fp, #48	; 0x30
   1a2f0:	str	r7, [fp, #-44]	; 0xffffffd4
   1a2f4:	str	r7, [fp, #-48]	; 0xffffffd0
   1a2f8:	mov	r2, r4
   1a2fc:	bl	2fe20 <ftello64@plt+0x1e598>
   1a300:	cmp	r0, r4
   1a304:	bne	1a1c0 <ftello64@plt+0x8938>
   1a308:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a30c:	bl	11594 <towlower@plt>
   1a310:	mov	r1, r0
   1a314:	mov	r0, r5
   1a318:	sub	r2, fp, #48	; 0x30
   1a31c:	bl	114e0 <wcrtomb@plt>
   1a320:	cmn	r0, #1
   1a324:	ldrbne	r0, [sp, #72]	; 0x48
   1a328:	strbne	r9, [sl, r0]
   1a32c:	b	1a1c0 <ftello64@plt+0x8938>
   1a330:	ldr	r0, [sp, #40]	; 0x28
   1a334:	cmp	r0, #0
   1a338:	beq	1a5cc <ftello64@plt+0x8d44>
   1a33c:	ldr	r0, [r2, r6, lsl #3]
   1a340:	ldr	r1, [sp, #16]
   1a344:	ldr	r2, [sp, #12]
   1a348:	ldr	r7, [sp, #8]
   1a34c:	mov	lr, #0
   1a350:	mov	r3, #4
   1a354:	str	r6, [sp, #44]	; 0x2c
   1a358:	ldr	r0, [r0]
   1a35c:	str	r0, [sp, #60]	; 0x3c
   1a360:	ldr	r0, [sp, #20]
   1a364:	b	1a390 <ftello64@plt+0x8b08>
   1a368:	ldr	r1, [sp, #68]	; 0x44
   1a36c:	strb	r2, [r1, r0]
   1a370:	add	lr, r8, #1
   1a374:	add	r0, r6, #1
   1a378:	add	r1, r5, #1
   1a37c:	add	r2, r9, #1
   1a380:	add	r7, sl, #1
   1a384:	add	r3, r4, #4
   1a388:	cmp	lr, #32
   1a38c:	beq	1a774 <ftello64@plt+0x8eec>
   1a390:	mov	r6, r0
   1a394:	ldr	r0, [sp, #60]	; 0x3c
   1a398:	mov	r9, r2
   1a39c:	mov	r2, #1
   1a3a0:	mov	r8, lr
   1a3a4:	mov	r4, r3
   1a3a8:	mov	sl, r7
   1a3ac:	mov	r5, r1
   1a3b0:	tst	r0, r2, lsl lr
   1a3b4:	beq	1a370 <ftello64@plt+0x8ae8>
   1a3b8:	ldr	r0, [sp, #68]	; 0x44
   1a3bc:	strb	r2, [r0, r8]
   1a3c0:	add	r0, r8, #128	; 0x80
   1a3c4:	lsr	r0, r0, #7
   1a3c8:	cmp	r0, #2
   1a3cc:	mov	r0, r8
   1a3d0:	bhi	1a368 <ftello64@plt+0x8ae0>
   1a3d4:	bl	116a8 <__ctype_tolower_loc@plt>
   1a3d8:	ldr	r0, [r0]
   1a3dc:	mov	r2, #1
   1a3e0:	ldr	r0, [r0, r8, lsl #2]
   1a3e4:	b	1a368 <ftello64@plt+0x8ae0>
   1a3e8:	ldr	r0, [sp, #64]	; 0x40
   1a3ec:	ldr	r4, [r2, r6, lsl #3]
   1a3f0:	ldr	r0, [r0, #92]	; 0x5c
   1a3f4:	cmp	r0, #2
   1a3f8:	blt	1a470 <ftello64@plt+0x8be8>
   1a3fc:	ldr	r0, [r4, #36]	; 0x24
   1a400:	cmp	r0, #0
   1a404:	bne	1a420 <ftello64@plt+0x8b98>
   1a408:	ldrb	r0, [r4, #16]
   1a40c:	tst	r0, #1
   1a410:	bne	1a420 <ftello64@plt+0x8b98>
   1a414:	ldr	r0, [r4, #32]
   1a418:	cmp	r0, #0
   1a41c:	beq	1a470 <ftello64@plt+0x8be8>
   1a420:	add	r4, sp, #72	; 0x48
   1a424:	sub	r5, fp, #48	; 0x30
   1a428:	strb	r7, [fp, #-48]	; 0xffffffd0
   1a42c:	mov	r0, #0
   1a430:	mov	r1, r5
   1a434:	mov	r2, #1
   1a438:	mov	r3, r4
   1a43c:	str	r7, [sp, #76]	; 0x4c
   1a440:	str	r7, [sp, #72]	; 0x48
   1a444:	bl	2fe20 <ftello64@plt+0x1e598>
   1a448:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   1a44c:	cmn	r0, #2
   1a450:	mov	lr, #1
   1a454:	add	r0, r1, #1
   1a458:	strbeq	lr, [sl, r1]
   1a45c:	uxtb	r1, r0
   1a460:	strb	r0, [fp, #-48]	; 0xffffffd0
   1a464:	cmp	r1, r0
   1a468:	beq	1a42c <ftello64@plt+0x8ba4>
   1a46c:	b	1a1c4 <ftello64@plt+0x893c>
   1a470:	ldr	r0, [r4, #20]
   1a474:	cmp	r0, #1
   1a478:	blt	1a1c4 <ftello64@plt+0x893c>
   1a47c:	ldr	r0, [sp, #40]	; 0x28
   1a480:	mov	r5, #0
   1a484:	cmp	r0, #0
   1a488:	bne	1a4a4 <ftello64@plt+0x8c1c>
   1a48c:	b	1a54c <ftello64@plt+0x8cc4>
   1a490:	ldr	r0, [r4, #20]
   1a494:	add	r5, r5, #1
   1a498:	mov	r7, #0
   1a49c:	cmp	r5, r0
   1a4a0:	bge	1a1c4 <ftello64@plt+0x893c>
   1a4a4:	str	r7, [fp, #-44]	; 0xffffffd4
   1a4a8:	str	r7, [fp, #-48]	; 0xffffffd0
   1a4ac:	sub	r9, fp, #48	; 0x30
   1a4b0:	add	r7, sp, #72	; 0x48
   1a4b4:	ldr	r0, [r4]
   1a4b8:	mov	r2, r9
   1a4bc:	ldr	r1, [r0, r5, lsl #2]
   1a4c0:	mov	r0, r7
   1a4c4:	bl	114e0 <wcrtomb@plt>
   1a4c8:	mov	lr, #1
   1a4cc:	cmn	r0, #1
   1a4d0:	beq	1a4f0 <ftello64@plt+0x8c68>
   1a4d4:	ldrb	r6, [sp, #72]	; 0x48
   1a4d8:	strb	lr, [sl, r6]
   1a4dc:	bl	116a8 <__ctype_tolower_loc@plt>
   1a4e0:	ldr	r0, [r0]
   1a4e4:	mov	lr, #1
   1a4e8:	ldr	r0, [r0, r6, lsl #2]
   1a4ec:	strb	lr, [sl, r0]
   1a4f0:	ldrb	r0, [r8, #14]
   1a4f4:	tst	r0, #64	; 0x40
   1a4f8:	beq	1a490 <ftello64@plt+0x8c08>
   1a4fc:	ldr	r0, [sp, #64]	; 0x40
   1a500:	ldr	r0, [r0, #92]	; 0x5c
   1a504:	cmp	r0, #2
   1a508:	blt	1a490 <ftello64@plt+0x8c08>
   1a50c:	ldr	r0, [r4]
   1a510:	ldr	r0, [r0, r5, lsl #2]
   1a514:	bl	11594 <towlower@plt>
   1a518:	mov	r1, r0
   1a51c:	mov	r0, r7
   1a520:	mov	r2, r9
   1a524:	bl	114e0 <wcrtomb@plt>
   1a528:	cmn	r0, #1
   1a52c:	mov	lr, #1
   1a530:	ldrbne	r0, [sp, #72]	; 0x48
   1a534:	strbne	lr, [sl, r0]
   1a538:	b	1a490 <ftello64@plt+0x8c08>
   1a53c:	ldr	r0, [r4, #20]
   1a540:	add	r5, r5, #1
   1a544:	cmp	r5, r0
   1a548:	bge	1a1c4 <ftello64@plt+0x893c>
   1a54c:	str	r7, [fp, #-44]	; 0xffffffd4
   1a550:	str	r7, [fp, #-48]	; 0xffffffd0
   1a554:	sub	r9, fp, #48	; 0x30
   1a558:	add	r6, sp, #72	; 0x48
   1a55c:	ldr	r0, [r4]
   1a560:	mov	r2, r9
   1a564:	ldr	r1, [r0, r5, lsl #2]
   1a568:	mov	r0, r6
   1a56c:	bl	114e0 <wcrtomb@plt>
   1a570:	cmn	r0, #1
   1a574:	mov	lr, #1
   1a578:	ldrbne	r0, [sp, #72]	; 0x48
   1a57c:	strbne	lr, [sl, r0]
   1a580:	ldrb	r0, [r8, #14]
   1a584:	tst	r0, #64	; 0x40
   1a588:	beq	1a53c <ftello64@plt+0x8cb4>
   1a58c:	ldr	r0, [sp, #64]	; 0x40
   1a590:	ldr	r0, [r0, #92]	; 0x5c
   1a594:	cmp	r0, #2
   1a598:	blt	1a53c <ftello64@plt+0x8cb4>
   1a59c:	ldr	r0, [r4]
   1a5a0:	ldr	r0, [r0, r5, lsl #2]
   1a5a4:	bl	11594 <towlower@plt>
   1a5a8:	mov	r1, r0
   1a5ac:	mov	r0, r6
   1a5b0:	mov	r2, r9
   1a5b4:	bl	114e0 <wcrtomb@plt>
   1a5b8:	cmn	r0, #1
   1a5bc:	mov	lr, #1
   1a5c0:	ldrbne	r0, [sp, #72]	; 0x48
   1a5c4:	strbne	lr, [sl, r0]
   1a5c8:	b	1a53c <ftello64@plt+0x8cb4>
   1a5cc:	mov	r0, #0
   1a5d0:	mov	r1, #31
   1a5d4:	ldr	r2, [r2, r6, lsl #3]
   1a5d8:	ldr	r2, [r2, r0]
   1a5dc:	tst	r2, #1
   1a5e0:	addne	r3, sl, r1
   1a5e4:	strbne	lr, [r3, #-31]	; 0xffffffe1
   1a5e8:	tst	r2, #2
   1a5ec:	addne	r3, sl, r0, lsl #3
   1a5f0:	strbne	lr, [r3, #1]
   1a5f4:	tst	r2, #4
   1a5f8:	addne	r3, sl, r0, lsl #3
   1a5fc:	strbne	lr, [r3, #2]
   1a600:	tst	r2, #8
   1a604:	addne	r3, sl, r0, lsl #3
   1a608:	strbne	lr, [r3, #3]
   1a60c:	tst	r2, #16
   1a610:	addne	r3, sl, r0, lsl #3
   1a614:	strbne	lr, [r3, #4]
   1a618:	tst	r2, #32
   1a61c:	addne	r3, sl, r0, lsl #3
   1a620:	strbne	lr, [r3, #5]
   1a624:	tst	r2, #64	; 0x40
   1a628:	addne	r3, sl, r0, lsl #3
   1a62c:	strbne	lr, [r3, #6]
   1a630:	tst	r2, #128	; 0x80
   1a634:	addne	r3, sl, r0, lsl #3
   1a638:	strbne	lr, [r3, #7]
   1a63c:	tst	r2, #256	; 0x100
   1a640:	addne	r3, sl, r0, lsl #3
   1a644:	strbne	lr, [r3, #8]
   1a648:	tst	r2, #512	; 0x200
   1a64c:	addne	r3, sl, r0, lsl #3
   1a650:	strbne	lr, [r3, #9]
   1a654:	tst	r2, #1024	; 0x400
   1a658:	addne	r3, sl, r0, lsl #3
   1a65c:	strbne	lr, [r3, #10]
   1a660:	tst	r2, #2048	; 0x800
   1a664:	addne	r3, sl, r0, lsl #3
   1a668:	strbne	lr, [r3, #11]
   1a66c:	tst	r2, #4096	; 0x1000
   1a670:	addne	r3, sl, r0, lsl #3
   1a674:	strbne	lr, [r3, #12]
   1a678:	tst	r2, #8192	; 0x2000
   1a67c:	addne	r3, sl, r0, lsl #3
   1a680:	strbne	lr, [r3, #13]
   1a684:	tst	r2, #16384	; 0x4000
   1a688:	addne	r3, sl, r0, lsl #3
   1a68c:	strbne	lr, [r3, #14]
   1a690:	tst	r2, #32768	; 0x8000
   1a694:	addne	r3, sl, r0, lsl #3
   1a698:	strbne	lr, [r3, #15]
   1a69c:	tst	r2, #65536	; 0x10000
   1a6a0:	addne	r3, sl, r0, lsl #3
   1a6a4:	strbne	lr, [r3, #16]
   1a6a8:	tst	r2, #131072	; 0x20000
   1a6ac:	addne	r3, sl, r0, lsl #3
   1a6b0:	strbne	lr, [r3, #17]
   1a6b4:	tst	r2, #262144	; 0x40000
   1a6b8:	addne	r3, sl, r0, lsl #3
   1a6bc:	strbne	lr, [r3, #18]
   1a6c0:	tst	r2, #524288	; 0x80000
   1a6c4:	addne	r3, sl, r0, lsl #3
   1a6c8:	strbne	lr, [r3, #19]
   1a6cc:	tst	r2, #1048576	; 0x100000
   1a6d0:	addne	r3, sl, r0, lsl #3
   1a6d4:	strbne	lr, [r3, #20]
   1a6d8:	tst	r2, #2097152	; 0x200000
   1a6dc:	addne	r3, sl, r0, lsl #3
   1a6e0:	strbne	lr, [r3, #21]
   1a6e4:	tst	r2, #4194304	; 0x400000
   1a6e8:	addne	r3, sl, r0, lsl #3
   1a6ec:	strbne	lr, [r3, #22]
   1a6f0:	tst	r2, #8388608	; 0x800000
   1a6f4:	addne	r3, sl, r0, lsl #3
   1a6f8:	strbne	lr, [r3, #23]
   1a6fc:	tst	r2, #16777216	; 0x1000000
   1a700:	addne	r3, sl, r0, lsl #3
   1a704:	strbne	lr, [r3, #24]
   1a708:	tst	r2, #33554432	; 0x2000000
   1a70c:	addne	r3, sl, r0, lsl #3
   1a710:	strbne	lr, [r3, #25]
   1a714:	tst	r2, #67108864	; 0x4000000
   1a718:	addne	r3, sl, r0, lsl #3
   1a71c:	strbne	lr, [r3, #26]
   1a720:	tst	r2, #134217728	; 0x8000000
   1a724:	addne	r3, sl, r0, lsl #3
   1a728:	strbne	lr, [r3, #27]
   1a72c:	tst	r2, #268435456	; 0x10000000
   1a730:	addne	r3, sl, r0, lsl #3
   1a734:	strbne	lr, [r3, #28]
   1a738:	tst	r2, #536870912	; 0x20000000
   1a73c:	addne	r3, sl, r0, lsl #3
   1a740:	strbne	lr, [r3, #29]
   1a744:	tst	r2, #1073741824	; 0x40000000
   1a748:	addne	r3, sl, r0, lsl #3
   1a74c:	strbne	lr, [r3, #30]
   1a750:	cmn	r2, #1
   1a754:	strble	lr, [sl, r1]
   1a758:	cmp	r0, #28
   1a75c:	beq	1a1c4 <ftello64@plt+0x893c>
   1a760:	ldr	r2, [sp, #64]	; 0x40
   1a764:	add	r1, r1, #32
   1a768:	add	r0, r0, #4
   1a76c:	ldr	r2, [r2]
   1a770:	b	1a5d4 <ftello64@plt+0x8d4c>
   1a774:	ldr	r0, [sp, #68]	; 0x44
   1a778:	ldr	r1, [sp, #44]	; 0x2c
   1a77c:	mov	ip, r5
   1a780:	mov	r5, r8
   1a784:	str	r8, [sp, #36]	; 0x24
   1a788:	add	r3, r0, lr
   1a78c:	ldr	r0, [sp, #64]	; 0x40
   1a790:	ldr	r0, [r0]
   1a794:	ldr	r0, [r0, r1, lsl #3]
   1a798:	mov	r1, ip
   1a79c:	ldr	r0, [r0, #4]
   1a7a0:	str	r0, [sp, #60]	; 0x3c
   1a7a4:	mov	r0, #0
   1a7a8:	b	1a810 <ftello64@plt+0x8f88>
   1a7ac:	mov	r9, r7
   1a7b0:	str	sl, [sp, #56]	; 0x38
   1a7b4:	mov	r6, ip
   1a7b8:	mov	sl, lr
   1a7bc:	mov	r7, r3
   1a7c0:	bl	116a8 <__ctype_tolower_loc@plt>
   1a7c4:	ldr	r0, [r0]
   1a7c8:	mov	lr, sl
   1a7cc:	ldr	sl, [sp, #56]	; 0x38
   1a7d0:	ldr	r1, [sp, #68]	; 0x44
   1a7d4:	mov	r3, r7
   1a7d8:	mov	r7, r9
   1a7dc:	mov	ip, r6
   1a7e0:	mov	r2, #1
   1a7e4:	ldr	r0, [r0, r4]
   1a7e8:	strb	r2, [r1, r0]
   1a7ec:	add	r0, r8, #1
   1a7f0:	mov	r2, sl
   1a7f4:	add	r6, ip, #1
   1a7f8:	add	r1, r7, #1
   1a7fc:	add	r9, r5, #1
   1a800:	add	sl, sl, #1
   1a804:	add	r4, r4, #4
   1a808:	cmp	r0, #32
   1a80c:	beq	1a858 <ftello64@plt+0x8fd0>
   1a810:	mov	r7, r1
   1a814:	ldr	r1, [sp, #60]	; 0x3c
   1a818:	mov	r8, r0
   1a81c:	mov	r0, #1
   1a820:	mov	r5, r9
   1a824:	mov	ip, r6
   1a828:	tst	r1, r0, lsl r8
   1a82c:	beq	1a7ec <ftello64@plt+0x8f64>
   1a830:	strb	r0, [r3, r8]
   1a834:	add	r0, lr, r8
   1a838:	add	r0, r0, #128	; 0x80
   1a83c:	lsr	r0, r0, #7
   1a840:	cmp	r0, #2
   1a844:	bls	1a7ac <ftello64@plt+0x8f24>
   1a848:	ldr	r1, [sp, #68]	; 0x44
   1a84c:	add	r0, lr, r8
   1a850:	mov	r2, #1
   1a854:	b	1a7e8 <ftello64@plt+0x8f60>
   1a858:	add	r9, lr, r0
   1a85c:	ldr	r0, [sp, #64]	; 0x40
   1a860:	ldr	r1, [sp, #44]	; 0x2c
   1a864:	mov	lr, #1
   1a868:	mov	r6, r2
   1a86c:	str	r8, [sp, #60]	; 0x3c
   1a870:	ldr	r0, [r0]
   1a874:	ldr	r0, [r0, r1, lsl #3]
   1a878:	ldr	sl, [r0, #8]
   1a87c:	mov	r0, #0
   1a880:	b	1a8ac <ftello64@plt+0x9024>
   1a884:	ldr	r7, [sp, #68]	; 0x44
   1a888:	strb	lr, [r7, r0]
   1a88c:	add	r0, r1, #1
   1a890:	add	ip, r2, #1
   1a894:	add	r7, r3, #1
   1a898:	add	r5, r4, #1
   1a89c:	add	r6, r8, #1
   1a8a0:	add	r9, r9, #1
   1a8a4:	cmp	r0, #32
   1a8a8:	beq	1a918 <ftello64@plt+0x9090>
   1a8ac:	tst	sl, lr, lsl r0
   1a8b0:	mov	r1, r0
   1a8b4:	mov	r8, r6
   1a8b8:	mov	r4, r5
   1a8bc:	mov	r3, r7
   1a8c0:	mov	r2, ip
   1a8c4:	beq	1a88c <ftello64@plt+0x9004>
   1a8c8:	ldr	r0, [sp, #68]	; 0x44
   1a8cc:	strb	lr, [r0, r9]
   1a8d0:	add	r0, r9, #128	; 0x80
   1a8d4:	lsr	r0, r0, #7
   1a8d8:	cmp	r0, #2
   1a8dc:	mov	r0, r9
   1a8e0:	bhi	1a884 <ftello64@plt+0x8ffc>
   1a8e4:	mov	r6, sl
   1a8e8:	mov	r7, r1
   1a8ec:	mov	r5, r2
   1a8f0:	mov	sl, r3
   1a8f4:	bl	116a8 <__ctype_tolower_loc@plt>
   1a8f8:	ldr	r0, [r0]
   1a8fc:	mov	r3, sl
   1a900:	mov	sl, r6
   1a904:	mov	r2, r5
   1a908:	mov	r1, r7
   1a90c:	mov	lr, #1
   1a910:	ldr	r0, [r0, r9, lsl #2]
   1a914:	b	1a884 <ftello64@plt+0x8ffc>
   1a918:	ldr	r0, [sp, #64]	; 0x40
   1a91c:	str	r1, [sp, #56]	; 0x38
   1a920:	ldr	r1, [sp, #44]	; 0x2c
   1a924:	ldr	r0, [r0]
   1a928:	ldr	r0, [r0, r1, lsl #3]
   1a92c:	ldr	r5, [r0, #12]
   1a930:	mov	r0, #0
   1a934:	b	1a964 <ftello64@plt+0x90dc>
   1a938:	ldr	r1, [sp, #68]	; 0x44
   1a93c:	strb	lr, [r1, r0]
   1a940:	mov	r1, r4
   1a944:	add	r0, r1, #1
   1a948:	add	r2, sl, #1
   1a94c:	add	r3, r7, #1
   1a950:	add	r4, r6, #1
   1a954:	add	r8, r8, #1
   1a958:	add	r9, r9, #1
   1a95c:	cmp	r0, #32
   1a960:	beq	1a9ac <ftello64@plt+0x9124>
   1a964:	tst	r5, lr, lsl r0
   1a968:	mov	r1, r0
   1a96c:	mov	r6, r4
   1a970:	mov	r7, r3
   1a974:	mov	sl, r2
   1a978:	beq	1a944 <ftello64@plt+0x90bc>
   1a97c:	add	r0, r9, #128	; 0x80
   1a980:	mov	r4, r1
   1a984:	strb	lr, [r8]
   1a988:	lsr	r0, r0, #7
   1a98c:	cmp	r0, #2
   1a990:	mov	r0, r9
   1a994:	bhi	1a938 <ftello64@plt+0x90b0>
   1a998:	bl	116a8 <__ctype_tolower_loc@plt>
   1a99c:	ldr	r0, [r0]
   1a9a0:	mov	lr, #1
   1a9a4:	ldr	r0, [r0, r9, lsl #2]
   1a9a8:	b	1a938 <ftello64@plt+0x90b0>
   1a9ac:	ldr	r0, [sp, #64]	; 0x40
   1a9b0:	str	r1, [sp, #32]
   1a9b4:	ldr	r1, [sp, #44]	; 0x2c
   1a9b8:	ldr	r0, [r0]
   1a9bc:	ldr	r0, [r0, r1, lsl #3]
   1a9c0:	ldr	r2, [r0, #16]
   1a9c4:	mov	r0, #0
   1a9c8:	b	1a9f0 <ftello64@plt+0x9168>
   1a9cc:	ldr	r1, [sp, #68]	; 0x44
   1a9d0:	strb	lr, [r1, r0]
   1a9d4:	add	r0, r8, #1
   1a9d8:	add	sl, r5, #1
   1a9dc:	add	r7, r4, #1
   1a9e0:	add	r6, r6, #1
   1a9e4:	add	r9, r9, #1
   1a9e8:	cmp	r0, #32
   1a9ec:	beq	1aa38 <ftello64@plt+0x91b0>
   1a9f0:	tst	r2, lr, lsl r0
   1a9f4:	mov	r8, r0
   1a9f8:	mov	r4, r7
   1a9fc:	mov	r5, sl
   1aa00:	beq	1a9d4 <ftello64@plt+0x914c>
   1aa04:	add	r0, r9, #128	; 0x80
   1aa08:	strb	lr, [r6]
   1aa0c:	lsr	r0, r0, #7
   1aa10:	cmp	r0, #2
   1aa14:	mov	r0, r9
   1aa18:	bhi	1a9cc <ftello64@plt+0x9144>
   1aa1c:	mov	r7, r2
   1aa20:	bl	116a8 <__ctype_tolower_loc@plt>
   1aa24:	ldr	r0, [r0]
   1aa28:	mov	r2, r7
   1aa2c:	mov	lr, #1
   1aa30:	ldr	r0, [r0, r9, lsl #2]
   1aa34:	b	1a9cc <ftello64@plt+0x9144>
   1aa38:	ldr	r0, [sp, #64]	; 0x40
   1aa3c:	ldr	r1, [sp, #44]	; 0x2c
   1aa40:	ldr	r0, [r0]
   1aa44:	ldr	r0, [r0, r1, lsl #3]
   1aa48:	ldr	sl, [r0, #20]
   1aa4c:	mov	r0, #0
   1aa50:	tst	sl, lr, lsl r0
   1aa54:	mov	r7, r0
   1aa58:	mov	r6, r5
   1aa5c:	bne	1aa94 <ftello64@plt+0x920c>
   1aa60:	b	1aa6c <ftello64@plt+0x91e4>
   1aa64:	ldr	r1, [sp, #68]	; 0x44
   1aa68:	strb	lr, [r1, r0]
   1aa6c:	add	r0, r7, #1
   1aa70:	add	r5, r6, #1
   1aa74:	add	r4, r4, #1
   1aa78:	add	r9, r9, #1
   1aa7c:	cmp	r0, #32
   1aa80:	beq	1aac0 <ftello64@plt+0x9238>
   1aa84:	tst	sl, lr, lsl r0
   1aa88:	mov	r7, r0
   1aa8c:	mov	r6, r5
   1aa90:	beq	1aa6c <ftello64@plt+0x91e4>
   1aa94:	add	r0, r9, #128	; 0x80
   1aa98:	strb	lr, [r4]
   1aa9c:	lsr	r0, r0, #7
   1aaa0:	cmp	r0, #2
   1aaa4:	mov	r0, r9
   1aaa8:	bhi	1aa64 <ftello64@plt+0x91dc>
   1aaac:	bl	116a8 <__ctype_tolower_loc@plt>
   1aab0:	ldr	r0, [r0]
   1aab4:	mov	lr, #1
   1aab8:	ldr	r0, [r0, r9, lsl #2]
   1aabc:	b	1aa64 <ftello64@plt+0x91dc>
   1aac0:	ldr	r0, [sp, #24]
   1aac4:	ldr	r1, [sp, #36]	; 0x24
   1aac8:	ldr	sl, [sp, #68]	; 0x44
   1aacc:	sub	r0, r0, r1
   1aad0:	ldr	r1, [sp, #60]	; 0x3c
   1aad4:	sub	r0, r0, r1
   1aad8:	ldr	r1, [sp, #56]	; 0x38
   1aadc:	sub	r0, r0, r1
   1aae0:	ldr	r1, [sp, #32]
   1aae4:	sub	r0, r0, r1
   1aae8:	ldr	r1, [sp, #44]	; 0x2c
   1aaec:	sub	r0, r0, r8
   1aaf0:	sub	r5, r0, r7
   1aaf4:	ldr	r0, [sp, #64]	; 0x40
   1aaf8:	mov	r7, #0
   1aafc:	ldr	r0, [r0]
   1ab00:	ldr	r0, [r0, r1, lsl #3]
   1ab04:	ldr	r8, [r0, #24]
   1ab08:	tst	r8, lr, lsl r7
   1ab0c:	mov	r4, r6
   1ab10:	bne	1ab40 <ftello64@plt+0x92b8>
   1ab14:	b	1ab1c <ftello64@plt+0x9294>
   1ab18:	strb	lr, [sl, r0]
   1ab1c:	add	r7, r7, #1
   1ab20:	add	r6, r4, #1
   1ab24:	sub	r5, r5, #1
   1ab28:	add	r9, r9, #1
   1ab2c:	cmp	r7, #32
   1ab30:	beq	1ab70 <ftello64@plt+0x92e8>
   1ab34:	tst	r8, lr, lsl r7
   1ab38:	mov	r4, r6
   1ab3c:	beq	1ab1c <ftello64@plt+0x9294>
   1ab40:	mov	r0, #0
   1ab44:	strb	lr, [r0, -r5]
   1ab48:	add	r0, r9, #128	; 0x80
   1ab4c:	lsr	r0, r0, #7
   1ab50:	cmp	r0, #2
   1ab54:	mov	r0, r9
   1ab58:	bhi	1ab18 <ftello64@plt+0x9290>
   1ab5c:	bl	116a8 <__ctype_tolower_loc@plt>
   1ab60:	ldr	r0, [r0]
   1ab64:	mov	lr, #1
   1ab68:	ldr	r0, [r0, r9, lsl #2]
   1ab6c:	b	1ab18 <ftello64@plt+0x9290>
   1ab70:	ldr	r0, [sp, #64]	; 0x40
   1ab74:	ldr	r1, [sp, #44]	; 0x2c
   1ab78:	ldr	r8, [sp, #28]
   1ab7c:	mov	r6, #0
   1ab80:	mov	r7, #0
   1ab84:	ldr	r0, [r0]
   1ab88:	ldr	r0, [r0, r1, lsl #3]
   1ab8c:	ldr	r5, [r0, #28]
   1ab90:	tst	r5, lr, lsl r6
   1ab94:	bne	1abbc <ftello64@plt+0x9334>
   1ab98:	b	1aba0 <ftello64@plt+0x9318>
   1ab9c:	strb	lr, [sl, r0]
   1aba0:	add	r6, r6, #1
   1aba4:	add	r4, r4, #1
   1aba8:	add	r9, r9, #1
   1abac:	cmp	r6, #32
   1abb0:	beq	1a1c4 <ftello64@plt+0x893c>
   1abb4:	tst	r5, lr, lsl r6
   1abb8:	beq	1aba0 <ftello64@plt+0x9318>
   1abbc:	add	r0, r9, #128	; 0x80
   1abc0:	strb	lr, [r4]
   1abc4:	lsr	r0, r0, #7
   1abc8:	cmp	r0, #2
   1abcc:	mov	r0, r9
   1abd0:	bhi	1ab9c <ftello64@plt+0x9314>
   1abd4:	bl	116a8 <__ctype_tolower_loc@plt>
   1abd8:	ldr	r0, [r0]
   1abdc:	mov	lr, #1
   1abe0:	ldr	r0, [r0, r9, lsl #2]
   1abe4:	b	1ab9c <ftello64@plt+0x9314>
   1abe8:	mov	r0, sl
   1abec:	mov	r1, #1
   1abf0:	mov	r2, #256	; 0x100
   1abf4:	bl	11768 <memset@plt>
   1abf8:	cmp	r4, #2
   1abfc:	bne	1ac0c <ftello64@plt+0x9384>
   1ac00:	ldrb	r0, [r8, #28]
   1ac04:	orr	r0, r0, #1
   1ac08:	strb	r0, [r8, #28]
   1ac0c:	sub	sp, fp, #28
   1ac10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac14:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ac18:	add	fp, sp, #24
   1ac1c:	mov	r4, r0
   1ac20:	mov	r0, #0
   1ac24:	mov	r6, r2
   1ac28:	mov	r5, r1
   1ac2c:	str	r0, [r4]
   1ac30:	str	r0, [r4, #4]
   1ac34:	str	r0, [r4, #8]
   1ac38:	mov	r0, #256	; 0x100
   1ac3c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1ac40:	cmp	r0, #0
   1ac44:	str	r0, [r4, #16]
   1ac48:	beq	1ad78 <ftello64@plt+0x94f0>
   1ac4c:	movw	r0, #45820	; 0xb2fc
   1ac50:	tst	r6, #1
   1ac54:	and	r1, r6, #2
   1ac58:	movt	r0, #3
   1ac5c:	movweq	r0, #710	; 0x2c6
   1ac60:	movteq	r0, #257	; 0x101
   1ac64:	tst	r6, #4
   1ac68:	orr	r7, r0, r1, lsl #21
   1ac6c:	bne	1ac80 <ftello64@plt+0x93f8>
   1ac70:	ldrb	r0, [r4, #28]
   1ac74:	and	r0, r0, #127	; 0x7f
   1ac78:	strb	r0, [r4, #28]
   1ac7c:	b	1aca0 <ftello64@plt+0x9418>
   1ac80:	ldrb	r0, [r4, #28]
   1ac84:	mvn	r1, #127	; 0x7f
   1ac88:	orr	r0, r0, r1
   1ac8c:	movw	r1, #45758	; 0xb2be
   1ac90:	movt	r1, #323	; 0x143
   1ac94:	strb	r0, [r4, #28]
   1ac98:	and	r1, r7, r1
   1ac9c:	orr	r7, r1, #256	; 0x100
   1aca0:	and	r1, r6, #8
   1aca4:	and	r0, r0, #239	; 0xef
   1aca8:	mov	r8, #0
   1acac:	orr	r0, r0, r1, lsl #1
   1acb0:	str	r8, [r4, #20]
   1acb4:	strb	r0, [r4, #28]
   1acb8:	mov	r0, r5
   1acbc:	bl	11714 <strlen@plt>
   1acc0:	mov	r2, r0
   1acc4:	mov	r0, r4
   1acc8:	mov	r1, r5
   1accc:	mov	r3, r7
   1acd0:	bl	18850 <ftello64@plt+0x6fc8>
   1acd4:	cmp	r0, #16
   1acd8:	mov	r5, r0
   1acdc:	movweq	r5, #8
   1ace0:	cmp	r5, #0
   1ace4:	bne	1ad84 <ftello64@plt+0x94fc>
   1ace8:	ldr	r5, [r4, #16]
   1acec:	ldr	r6, [r4]
   1acf0:	mov	r1, #0
   1acf4:	mov	r2, #256	; 0x100
   1acf8:	mov	r0, r5
   1acfc:	bl	11768 <memset@plt>
   1ad00:	ldr	r1, [r6, #36]	; 0x24
   1ad04:	mov	r0, r4
   1ad08:	mov	r2, r5
   1ad0c:	bl	1a124 <ftello64@plt+0x889c>
   1ad10:	ldr	r0, [r6, #36]	; 0x24
   1ad14:	ldr	r1, [r6, #40]	; 0x28
   1ad18:	cmp	r0, r1
   1ad1c:	beq	1ad30 <ftello64@plt+0x94a8>
   1ad20:	mov	r0, r4
   1ad24:	mov	r2, r5
   1ad28:	bl	1a124 <ftello64@plt+0x889c>
   1ad2c:	ldr	r0, [r6, #36]	; 0x24
   1ad30:	ldr	r1, [r6, #44]	; 0x2c
   1ad34:	cmp	r0, r1
   1ad38:	beq	1ad4c <ftello64@plt+0x94c4>
   1ad3c:	mov	r0, r4
   1ad40:	mov	r2, r5
   1ad44:	bl	1a124 <ftello64@plt+0x889c>
   1ad48:	ldr	r0, [r6, #36]	; 0x24
   1ad4c:	ldr	r1, [r6, #48]	; 0x30
   1ad50:	cmp	r0, r1
   1ad54:	movne	r0, r4
   1ad58:	movne	r2, r5
   1ad5c:	blne	1a124 <ftello64@plt+0x889c>
   1ad60:	ldrb	r0, [r4, #28]
   1ad64:	mov	r5, #0
   1ad68:	orr	r0, r0, #8
   1ad6c:	strb	r0, [r4, #28]
   1ad70:	mov	r0, r5
   1ad74:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ad78:	mov	r5, #12
   1ad7c:	mov	r0, r5
   1ad80:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ad84:	ldr	r0, [r4, #16]
   1ad88:	bl	15b80 <ftello64@plt+0x42f8>
   1ad8c:	mov	r0, r5
   1ad90:	str	r8, [r4, #16]
   1ad94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ad98:	push	{r4, r5, r6, r7, fp, lr}
   1ad9c:	add	fp, sp, #16
   1ada0:	cmp	r0, #17
   1ada4:	bcs	1ae18 <ftello64@plt+0x9590>
   1ada8:	movw	r1, #9944	; 0x26d8
   1adac:	mov	r4, r2
   1adb0:	mov	r2, #5
   1adb4:	mov	r5, r3
   1adb8:	movt	r1, #3
   1adbc:	ldr	r0, [r1, r0, lsl #2]
   1adc0:	movw	r1, #9560	; 0x2558
   1adc4:	movt	r1, #3
   1adc8:	add	r1, r1, r0
   1adcc:	mov	r0, #0
   1add0:	bl	115b8 <dcgettext@plt>
   1add4:	mov	r6, r0
   1add8:	bl	11714 <strlen@plt>
   1addc:	add	r7, r0, #1
   1ade0:	cmp	r5, #0
   1ade4:	beq	1ae00 <ftello64@plt+0x9578>
   1ade8:	cmp	r7, r5
   1adec:	mov	r2, r7
   1adf0:	bhi	1ae08 <ftello64@plt+0x9580>
   1adf4:	mov	r0, r4
   1adf8:	mov	r1, r6
   1adfc:	bl	1157c <memcpy@plt>
   1ae00:	mov	r0, r7
   1ae04:	pop	{r4, r5, r6, r7, fp, pc}
   1ae08:	sub	r2, r5, #1
   1ae0c:	mov	r0, #0
   1ae10:	strb	r0, [r4, r2]
   1ae14:	b	1adf4 <ftello64@plt+0x956c>
   1ae18:	bl	11864 <abort@plt>
   1ae1c:	push	{r4, r5, fp, lr}
   1ae20:	add	fp, sp, #8
   1ae24:	ldr	r5, [r0]
   1ae28:	mov	r4, r0
   1ae2c:	cmp	r5, #0
   1ae30:	beq	1ae5c <ftello64@plt+0x95d4>
   1ae34:	movw	r0, #0
   1ae38:	movw	r1, #0
   1ae3c:	movt	r0, #0
   1ae40:	movt	r1, #0
   1ae44:	orrs	r0, r1, r0
   1ae48:	beq	1ae54 <ftello64@plt+0x95cc>
   1ae4c:	add	r0, r5, #136	; 0x88
   1ae50:	bl	1151c <pthread_mutex_destroy@plt>
   1ae54:	mov	r0, r5
   1ae58:	bl	1ae84 <ftello64@plt+0x95fc>
   1ae5c:	mov	r5, #0
   1ae60:	str	r5, [r4]
   1ae64:	str	r5, [r4, #4]
   1ae68:	ldr	r0, [r4, #16]
   1ae6c:	bl	15b80 <ftello64@plt+0x42f8>
   1ae70:	str	r5, [r4, #16]
   1ae74:	ldr	r0, [r4, #20]
   1ae78:	bl	15b80 <ftello64@plt+0x42f8>
   1ae7c:	str	r5, [r4, #20]
   1ae80:	pop	{r4, r5, fp, pc}
   1ae84:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ae88:	add	fp, sp, #24
   1ae8c:	mov	r8, r0
   1ae90:	ldr	r0, [r0]
   1ae94:	cmp	r0, #0
   1ae98:	beq	1af1c <ftello64@plt+0x9694>
   1ae9c:	ldr	r1, [r8, #8]
   1aea0:	cmp	r1, #0
   1aea4:	beq	1af1c <ftello64@plt+0x9694>
   1aea8:	movw	r7, #255	; 0xff
   1aeac:	mov	r6, #0
   1aeb0:	movt	r7, #4
   1aeb4:	add	r1, r0, r6, lsl #3
   1aeb8:	ldr	r1, [r1, #4]
   1aebc:	and	r1, r1, r7
   1aec0:	cmp	r1, #3
   1aec4:	beq	1aef8 <ftello64@plt+0x9670>
   1aec8:	cmp	r1, #6
   1aecc:	bne	1af04 <ftello64@plt+0x967c>
   1aed0:	ldr	r5, [r0, r6, lsl #3]
   1aed4:	ldr	r0, [r5]
   1aed8:	bl	15b80 <ftello64@plt+0x42f8>
   1aedc:	ldr	r0, [r5, #4]
   1aee0:	bl	15b80 <ftello64@plt+0x42f8>
   1aee4:	ldr	r0, [r5, #8]
   1aee8:	bl	15b80 <ftello64@plt+0x42f8>
   1aeec:	ldr	r0, [r5, #12]
   1aef0:	bl	15b80 <ftello64@plt+0x42f8>
   1aef4:	b	1aefc <ftello64@plt+0x9674>
   1aef8:	ldr	r5, [r0, r6, lsl #3]
   1aefc:	mov	r0, r5
   1af00:	bl	15b80 <ftello64@plt+0x42f8>
   1af04:	ldr	r0, [r8, #8]
   1af08:	add	r6, r6, #1
   1af0c:	cmp	r6, r0
   1af10:	bcs	1af1c <ftello64@plt+0x9694>
   1af14:	ldr	r0, [r8]
   1af18:	b	1aeb4 <ftello64@plt+0x962c>
   1af1c:	ldr	r0, [r8, #12]
   1af20:	bl	15b80 <ftello64@plt+0x42f8>
   1af24:	ldr	r0, [r8, #8]
   1af28:	cmp	r0, #0
   1af2c:	beq	1af9c <ftello64@plt+0x9714>
   1af30:	mov	r5, #0
   1af34:	mov	r6, #8
   1af38:	ldr	r0, [r8, #24]
   1af3c:	cmp	r0, #0
   1af40:	bne	1af68 <ftello64@plt+0x96e0>
   1af44:	b	1af70 <ftello64@plt+0x96e8>
   1af48:	ldr	r0, [r8, #8]
   1af4c:	add	r5, r5, #1
   1af50:	add	r6, r6, #12
   1af54:	cmp	r5, r0
   1af58:	bcs	1af9c <ftello64@plt+0x9714>
   1af5c:	ldr	r0, [r8, #24]
   1af60:	cmp	r0, #0
   1af64:	beq	1af70 <ftello64@plt+0x96e8>
   1af68:	ldr	r0, [r0, r6]
   1af6c:	bl	15b80 <ftello64@plt+0x42f8>
   1af70:	ldr	r0, [r8, #28]
   1af74:	cmp	r0, #0
   1af78:	beq	1af84 <ftello64@plt+0x96fc>
   1af7c:	ldr	r0, [r0, r6]
   1af80:	bl	15b80 <ftello64@plt+0x42f8>
   1af84:	ldr	r0, [r8, #20]
   1af88:	cmp	r0, #0
   1af8c:	beq	1af48 <ftello64@plt+0x96c0>
   1af90:	ldr	r0, [r0, r6]
   1af94:	bl	15b80 <ftello64@plt+0x42f8>
   1af98:	b	1af48 <ftello64@plt+0x96c0>
   1af9c:	ldr	r0, [r8, #20]
   1afa0:	bl	15b80 <ftello64@plt+0x42f8>
   1afa4:	ldr	r0, [r8, #24]
   1afa8:	bl	15b80 <ftello64@plt+0x42f8>
   1afac:	ldr	r0, [r8, #28]
   1afb0:	bl	15b80 <ftello64@plt+0x42f8>
   1afb4:	ldr	r0, [r8]
   1afb8:	bl	15b80 <ftello64@plt+0x42f8>
   1afbc:	ldr	r5, [r8, #32]
   1afc0:	cmp	r5, #0
   1afc4:	beq	1b024 <ftello64@plt+0x979c>
   1afc8:	mov	r6, #0
   1afcc:	add	r0, r6, r6, lsl #1
   1afd0:	ldr	r0, [r5, r0, lsl #2]!
   1afd4:	add	r7, r5, #8
   1afd8:	cmp	r0, #1
   1afdc:	blt	1b000 <ftello64@plt+0x9778>
   1afe0:	mov	r4, #0
   1afe4:	ldr	r0, [r7]
   1afe8:	ldr	r0, [r0, r4, lsl #2]
   1afec:	bl	1e250 <ftello64@plt+0xc9c8>
   1aff0:	ldr	r0, [r5]
   1aff4:	add	r4, r4, #1
   1aff8:	cmp	r4, r0
   1affc:	blt	1afe4 <ftello64@plt+0x975c>
   1b000:	ldr	r0, [r7]
   1b004:	bl	15b80 <ftello64@plt+0x42f8>
   1b008:	ldr	r0, [r8, #68]	; 0x44
   1b00c:	cmp	r6, r0
   1b010:	bcs	1b020 <ftello64@plt+0x9798>
   1b014:	ldr	r5, [r8, #32]
   1b018:	add	r6, r6, #1
   1b01c:	b	1afcc <ftello64@plt+0x9744>
   1b020:	ldr	r5, [r8, #32]
   1b024:	mov	r0, r5
   1b028:	bl	15b80 <ftello64@plt+0x42f8>
   1b02c:	ldr	r0, [r8, #60]	; 0x3c
   1b030:	movw	r1, #10012	; 0x271c
   1b034:	movt	r1, #3
   1b038:	cmp	r0, r1
   1b03c:	beq	1b044 <ftello64@plt+0x97bc>
   1b040:	bl	15b80 <ftello64@plt+0x42f8>
   1b044:	ldr	r0, [r8, #132]	; 0x84
   1b048:	bl	15b80 <ftello64@plt+0x42f8>
   1b04c:	mov	r0, r8
   1b050:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b054:	b	15b80 <ftello64@plt+0x42f8>
   1b058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b05c:	add	fp, sp, #28
   1b060:	sub	sp, sp, #28
   1b064:	ldr	sl, [fp, #8]
   1b068:	mov	r7, #2
   1b06c:	cmp	sl, #7
   1b070:	bhi	1b144 <ftello64@plt+0x98bc>
   1b074:	mov	r5, r0
   1b078:	ldr	r0, [r0]
   1b07c:	mov	r6, r3
   1b080:	mov	r9, r2
   1b084:	mov	r4, r1
   1b088:	tst	sl, #4
   1b08c:	str	r0, [sp, #24]
   1b090:	bne	1b0a8 <ftello64@plt+0x9820>
   1b094:	mov	r0, r4
   1b098:	bl	11714 <strlen@plt>
   1b09c:	mov	r7, r0
   1b0a0:	mov	r8, #0
   1b0a4:	b	1b0b0 <ftello64@plt+0x9828>
   1b0a8:	ldr	r8, [r6]
   1b0ac:	ldr	r7, [r6, #4]
   1b0b0:	movw	r0, #0
   1b0b4:	movw	r1, #0
   1b0b8:	movt	r0, #0
   1b0bc:	movt	r1, #0
   1b0c0:	orrs	r0, r1, r0
   1b0c4:	str	r0, [sp, #20]
   1b0c8:	beq	1b0d8 <ftello64@plt+0x9850>
   1b0cc:	ldr	r0, [sp, #24]
   1b0d0:	add	r0, r0, #136	; 0x88
   1b0d4:	bl	11558 <pthread_mutex_lock@plt>
   1b0d8:	ldrb	r0, [r5, #28]
   1b0dc:	tst	r0, #16
   1b0e0:	bne	1b0f4 <ftello64@plt+0x986c>
   1b0e4:	str	r7, [sp]
   1b0e8:	stmib	sp, {r7, r9}
   1b0ec:	str	r6, [sp, #12]
   1b0f0:	b	1b108 <ftello64@plt+0x9880>
   1b0f4:	mov	r0, #0
   1b0f8:	str	r7, [sp]
   1b0fc:	str	r7, [sp, #4]
   1b100:	str	r0, [sp, #8]
   1b104:	str	r0, [sp, #12]
   1b108:	mov	r0, r5
   1b10c:	mov	r1, r4
   1b110:	mov	r2, r7
   1b114:	mov	r3, r8
   1b118:	str	sl, [sp, #16]
   1b11c:	bl	1b150 <ftello64@plt+0x98c8>
   1b120:	mov	r7, r0
   1b124:	ldr	r0, [sp, #20]
   1b128:	cmp	r0, #0
   1b12c:	beq	1b13c <ftello64@plt+0x98b4>
   1b130:	ldr	r0, [sp, #24]
   1b134:	add	r0, r0, #136	; 0x88
   1b138:	bl	114a4 <pthread_mutex_unlock@plt>
   1b13c:	cmp	r7, #0
   1b140:	movwne	r7, #1
   1b144:	mov	r0, r7
   1b148:	sub	sp, fp, #28
   1b14c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b154:	add	fp, sp, #28
   1b158:	sub	sp, sp, #412	; 0x19c
   1b15c:	ldr	r7, [r0]
   1b160:	str	r2, [sp, #76]	; 0x4c
   1b164:	str	r1, [sp, #100]	; 0x64
   1b168:	mov	r4, r0
   1b16c:	add	r0, sp, #104	; 0x68
   1b170:	mov	r1, #0
   1b174:	mov	r2, #136	; 0x88
   1b178:	mov	r6, r3
   1b17c:	mov	r9, #0
   1b180:	bl	11768 <memset@plt>
   1b184:	str	r7, [sp, #188]	; 0xbc
   1b188:	ldr	r0, [fp, #16]
   1b18c:	ldr	sl, [fp, #8]
   1b190:	mov	r5, #0
   1b194:	ldr	r1, [r4, #16]
   1b198:	cmp	r1, #0
   1b19c:	beq	1b1b8 <ftello64@plt+0x9930>
   1b1a0:	ldrb	r2, [r4, #28]
   1b1a4:	and	r2, r2, #9
   1b1a8:	cmp	r2, #8
   1b1ac:	movne	r1, #0
   1b1b0:	subs	r5, r6, sl
   1b1b4:	movne	r5, r1
   1b1b8:	ldr	r2, [r4, #24]
   1b1bc:	ldr	r1, [r4, #8]
   1b1c0:	mov	r8, #1
   1b1c4:	mvn	r3, r2
   1b1c8:	cmp	r2, r0
   1b1cc:	addcc	r9, r3, r0
   1b1d0:	cmp	r1, #0
   1b1d4:	beq	1d7c8 <ftello64@plt+0xbf40>
   1b1d8:	ldr	r1, [r7, #36]	; 0x24
   1b1dc:	cmp	r1, #0
   1b1e0:	ldrne	r2, [r7, #40]	; 0x28
   1b1e4:	cmpne	r2, #0
   1b1e8:	beq	1d7c8 <ftello64@plt+0xbf40>
   1b1ec:	ldr	r3, [r7, #44]	; 0x2c
   1b1f0:	cmp	r3, #0
   1b1f4:	strne	r7, [sp, #96]	; 0x60
   1b1f8:	ldrne	r7, [r7, #48]	; 0x30
   1b1fc:	cmpne	r7, #0
   1b200:	beq	1d7c8 <ftello64@plt+0xbf40>
   1b204:	ldr	r1, [r1, #8]
   1b208:	ldr	ip, [r4, #20]
   1b20c:	cmp	r1, #0
   1b210:	beq	1b21c <ftello64@plt+0x9994>
   1b214:	ldr	lr, [sp, #96]	; 0x60
   1b218:	b	1b22c <ftello64@plt+0x99a4>
   1b21c:	ldr	r1, [r2, #8]
   1b220:	ldr	lr, [sp, #96]	; 0x60
   1b224:	cmp	r1, #0
   1b228:	beq	1c8e0 <ftello64@plt+0xb058>
   1b22c:	str	sl, [sp, #80]	; 0x50
   1b230:	subs	r0, r0, r9
   1b234:	str	r9, [sp, #32]
   1b238:	str	r0, [sp, #92]	; 0x5c
   1b23c:	mov	r0, #1
   1b240:	str	r0, [sp, #56]	; 0x38
   1b244:	bne	1b258 <ftello64@plt+0x99d0>
   1b248:	ldr	r0, [lr, #76]	; 0x4c
   1b24c:	cmp	r0, #0
   1b250:	movwne	r0, #1
   1b254:	str	r0, [sp, #56]	; 0x38
   1b258:	ldr	r0, [r4, #12]
   1b25c:	ldr	r2, [lr, #92]	; 0x5c
   1b260:	ldr	r3, [sp, #100]	; 0x64
   1b264:	ldr	r1, [lr, #8]
   1b268:	str	ip, [sp, #168]	; 0xa8
   1b26c:	mov	r7, r4
   1b270:	str	r3, [sp, #104]	; 0x68
   1b274:	str	r2, [sp, #184]	; 0xb8
   1b278:	ubfx	r3, r0, #22, #1
   1b27c:	ldr	r4, [sp, #76]	; 0x4c
   1b280:	and	r0, r0, #4194304	; 0x400000
   1b284:	add	r9, r1, #1
   1b288:	orrs	sl, ip, r0
   1b28c:	strb	r3, [sp, #176]	; 0xb0
   1b290:	mov	r3, lr
   1b294:	add	r3, sp, #104	; 0x68
   1b298:	movwne	sl, #1
   1b29c:	add	r3, r3, #44	; 0x2c
   1b2a0:	cmp	r2, r9
   1b2a4:	strb	sl, [sp, #179]	; 0xb3
   1b2a8:	movgt	r9, r2
   1b2ac:	vdup.32	q8, r4
   1b2b0:	ldrb	r0, [lr, #88]	; 0x58
   1b2b4:	vst1.32	{d16-d17}, [r3]
   1b2b8:	ubfx	r3, r0, #3, #1
   1b2bc:	strb	r3, [sp, #178]	; 0xb2
   1b2c0:	ubfx	r0, r0, #2, #1
   1b2c4:	str	r7, [sp, #64]	; 0x40
   1b2c8:	str	r5, [sp, #88]	; 0x58
   1b2cc:	str	ip, [sp, #84]	; 0x54
   1b2d0:	strb	r0, [sp, #177]	; 0xb1
   1b2d4:	add	r0, r4, #1
   1b2d8:	cmp	r0, r9
   1b2dc:	movlt	r9, r0
   1b2e0:	cmp	r2, #2
   1b2e4:	blt	1b318 <ftello64@plt+0x9a90>
   1b2e8:	mov	r8, #12
   1b2ec:	cmn	r9, #-1073741823	; 0xc0000001
   1b2f0:	bhi	1d774 <ftello64@plt+0xbeec>
   1b2f4:	lsl	r1, r9, #2
   1b2f8:	mov	r0, #0
   1b2fc:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1b300:	ldr	ip, [sp, #84]	; 0x54
   1b304:	ldr	r5, [sp, #88]	; 0x58
   1b308:	cmp	r0, #0
   1b30c:	beq	1d774 <ftello64@plt+0xbeec>
   1b310:	ldr	r7, [sp, #64]	; 0x40
   1b314:	str	r0, [sp, #112]	; 0x70
   1b318:	ldr	r4, [sp, #96]	; 0x60
   1b31c:	mov	r8, #1
   1b320:	cmp	sl, #0
   1b324:	beq	1b34c <ftello64@plt+0x9ac4>
   1b328:	mov	r0, #0
   1b32c:	mov	r1, r9
   1b330:	mov	r8, #0
   1b334:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1b338:	cmp	r0, #0
   1b33c:	beq	1d7dc <ftello64@plt+0xbf54>
   1b340:	ldr	r5, [sp, #88]	; 0x58
   1b344:	ldr	ip, [sp, #84]	; 0x54
   1b348:	str	r0, [sp, #108]	; 0x6c
   1b34c:	add	r1, r4, #96	; 0x60
   1b350:	str	r9, [sp, #140]	; 0x8c
   1b354:	ldr	r0, [fp, #12]
   1b358:	cmp	r8, #0
   1b35c:	str	r1, [sp, #172]	; 0xac
   1b360:	ldrb	r1, [r4, #88]	; 0x58
   1b364:	ubfx	r1, r1, #4, #1
   1b368:	strb	r1, [sp, #182]	; 0xb6
   1b36c:	mov	r1, #0
   1b370:	beq	1b38c <ftello64@plt+0x9b04>
   1b374:	ldr	r1, [sp, #100]	; 0x64
   1b378:	str	r1, [sp, #108]	; 0x6c
   1b37c:	ldr	r1, [r4, #92]	; 0x5c
   1b380:	cmp	r1, #1
   1b384:	ldr	r1, [sp, #76]	; 0x4c
   1b388:	movwgt	r1, #0
   1b38c:	str	r0, [sp, #160]	; 0xa0
   1b390:	str	r1, [sp, #136]	; 0x88
   1b394:	str	r1, [sp, #132]	; 0x84
   1b398:	str	r0, [sp, #156]	; 0x9c
   1b39c:	ldrb	r0, [r7, #28]
   1b3a0:	lsr	r0, r0, #7
   1b3a4:	strb	r0, [sp, #181]	; 0xb5
   1b3a8:	mvn	r0, #0
   1b3ac:	ldr	sl, [r4, #76]	; 0x4c
   1b3b0:	str	r0, [sp, #196]	; 0xc4
   1b3b4:	ldr	r0, [fp, #24]
   1b3b8:	lsl	r4, sl, #1
   1b3bc:	cmp	sl, #1
   1b3c0:	str	r0, [sp, #192]	; 0xc0
   1b3c4:	blt	1b414 <ftello64@plt+0x9b8c>
   1b3c8:	movw	r0, #43690	; 0xaaaa
   1b3cc:	mov	r8, #12
   1b3d0:	movt	r0, #2730	; 0xaaa
   1b3d4:	cmp	r4, r0
   1b3d8:	bhi	1d774 <ftello64@plt+0xbeec>
   1b3dc:	add	r0, sl, sl, lsl #1
   1b3e0:	lsl	r0, r0, #4
   1b3e4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1b3e8:	mov	r5, r0
   1b3ec:	str	r0, [sp, #220]	; 0xdc
   1b3f0:	lsl	r0, sl, #3
   1b3f4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1b3f8:	cmp	r0, #0
   1b3fc:	str	r0, [sp, #236]	; 0xec
   1b400:	beq	1d774 <ftello64@plt+0xbeec>
   1b404:	cmp	r5, #0
   1b408:	ldr	r5, [sp, #88]	; 0x58
   1b40c:	ldr	ip, [sp, #84]	; 0x54
   1b410:	beq	1d774 <ftello64@plt+0xbeec>
   1b414:	mov	r0, #1
   1b418:	str	r4, [sp, #232]	; 0xe8
   1b41c:	str	r0, [sp, #224]	; 0xe0
   1b420:	ldr	r0, [sp, #92]	; 0x5c
   1b424:	str	r4, [sp, #216]	; 0xd8
   1b428:	cmp	r0, #1
   1b42c:	bhi	1b440 <ftello64@plt+0x9bb8>
   1b430:	ldr	r0, [sp, #96]	; 0x60
   1b434:	ldrb	r0, [r0, #88]	; 0x58
   1b438:	tst	r0, #2
   1b43c:	beq	1b46c <ftello64@plt+0x9be4>
   1b440:	mov	r8, #12
   1b444:	cmn	r9, #-1073741822	; 0xc0000002
   1b448:	bhi	1d774 <ftello64@plt+0xbeec>
   1b44c:	mov	r0, #4
   1b450:	add	r0, r0, r9, lsl #2
   1b454:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1b458:	ldr	ip, [sp, #84]	; 0x54
   1b45c:	ldr	r5, [sp, #88]	; 0x58
   1b460:	cmp	r0, #0
   1b464:	str	r0, [sp, #204]	; 0xcc
   1b468:	beq	1d774 <ftello64@plt+0xbeec>
   1b46c:	ldr	r1, [fp, #24]
   1b470:	ldr	r2, [sp, #80]	; 0x50
   1b474:	str	r6, [fp, #-200]	; 0xffffff38
   1b478:	mov	r0, #4
   1b47c:	mov	r9, #1
   1b480:	mov	sl, #1
   1b484:	mov	r4, r6
   1b488:	tst	r1, #1
   1b48c:	mov	r1, #4
   1b490:	mov	r7, r2
   1b494:	movweq	r1, #6
   1b498:	cmp	r2, r6
   1b49c:	str	r1, [sp, #164]	; 0xa4
   1b4a0:	ldr	r1, [sp, #96]	; 0x60
   1b4a4:	mvnlt	sl, #0
   1b4a8:	movlt	r7, r6
   1b4ac:	movlt	r4, r2
   1b4b0:	cmp	r5, #0
   1b4b4:	ldr	r1, [r1, #92]	; 0x5c
   1b4b8:	str	r1, [sp, #60]	; 0x3c
   1b4bc:	beq	1b500 <ftello64@plt+0x9c78>
   1b4c0:	cmp	r1, #1
   1b4c4:	beq	1b4e4 <ftello64@plt+0x9c5c>
   1b4c8:	ldr	r0, [sp, #64]	; 0x40
   1b4cc:	ldr	r0, [r0, #12]
   1b4d0:	and	r0, r0, #4194304	; 0x400000
   1b4d4:	orr	r0, ip, r0
   1b4d8:	clz	r0, r0
   1b4dc:	lsr	r0, r0, #5
   1b4e0:	lsl	r0, r0, #2
   1b4e4:	cmp	ip, #0
   1b4e8:	mov	r1, ip
   1b4ec:	movwne	r1, #1
   1b4f0:	cmp	r2, r6
   1b4f4:	orrge	r1, r1, #2
   1b4f8:	orr	r0, r1, r0
   1b4fc:	b	1b504 <ftello64@plt+0x9c7c>
   1b500:	mov	r0, #8
   1b504:	add	r1, sp, #104	; 0x68
   1b508:	cmp	r2, r6
   1b50c:	sub	r0, r0, #4
   1b510:	str	sl, [sp, #68]	; 0x44
   1b514:	str	r7, [sp, #52]	; 0x34
   1b518:	str	r4, [sp, #48]	; 0x30
   1b51c:	add	r1, r1, #32
   1b520:	str	r0, [sp, #80]	; 0x50
   1b524:	str	r1, [sp, #24]
   1b528:	sub	r1, fp, #200	; 0xc8
   1b52c:	movwlt	r1, #0
   1b530:	cmp	r1, #0
   1b534:	str	r1, [sp, #40]	; 0x28
   1b538:	movwne	r1, #1
   1b53c:	str	r1, [sp, #44]	; 0x2c
   1b540:	sub	r1, fp, #192	; 0xc0
   1b544:	add	r1, r1, #16
   1b548:	str	r1, [sp, #36]	; 0x24
   1b54c:	ldr	r1, [sp, #80]	; 0x50
   1b550:	cmp	r1, #4
   1b554:	bhi	1b5c8 <ftello64@plt+0x9d40>
   1b558:	add	r0, pc, #0
   1b55c:	ldr	pc, [r0, r1, lsl #2]
   1b560:	andeq	fp, r1, r4, ror r5
   1b564:	andeq	fp, r1, r4, ror r5
   1b568:	andeq	fp, r1, r4, ror #12
   1b56c:	muleq	r1, r4, r6
   1b570:	andeq	fp, r1, ip, asr #13
   1b574:	mov	r8, #1
   1b578:	cmp	r6, r4
   1b57c:	blt	1d774 <ftello64@plt+0xbeec>
   1b580:	cmp	ip, #0
   1b584:	beq	1c210 <ftello64@plt+0xa988>
   1b588:	ldr	r1, [sp, #76]	; 0x4c
   1b58c:	mov	r0, #0
   1b590:	cmp	r6, r1
   1b594:	bge	1b5a0 <ftello64@plt+0x9d18>
   1b598:	ldr	r0, [sp, #100]	; 0x64
   1b59c:	ldrb	r0, [r0, r6]
   1b5a0:	ldrb	r0, [ip, r0]
   1b5a4:	ldrb	r0, [r5, r0]
   1b5a8:	cmp	r0, #0
   1b5ac:	bne	1b6cc <ftello64@plt+0x9e44>
   1b5b0:	sub	r0, r6, #1
   1b5b4:	cmp	r6, r4
   1b5b8:	mov	r6, r0
   1b5bc:	str	r0, [fp, #-200]	; 0xffffff38
   1b5c0:	bgt	1b58c <ftello64@plt+0x9d04>
   1b5c4:	b	1d774 <ftello64@plt+0xbeec>
   1b5c8:	ldr	r0, [sp, #128]	; 0x80
   1b5cc:	ldr	r2, [sp, #136]	; 0x88
   1b5d0:	sub	r1, r6, r0
   1b5d4:	cmp	r1, r2
   1b5d8:	bcs	1b620 <ftello64@plt+0x9d98>
   1b5dc:	ldr	r3, [sp, #132]	; 0x84
   1b5e0:	mov	r2, #0
   1b5e4:	cmp	r1, r3
   1b5e8:	bcs	1b5f4 <ftello64@plt+0x9d6c>
   1b5ec:	ldr	r2, [sp, #108]	; 0x6c
   1b5f0:	ldrb	r2, [r2, r1]
   1b5f4:	ldrb	r1, [r5, r2]
   1b5f8:	cmp	r1, #0
   1b5fc:	bne	1b6cc <ftello64@plt+0x9e44>
   1b600:	add	r6, r6, sl
   1b604:	mov	r8, #1
   1b608:	cmp	r6, r4
   1b60c:	str	r6, [fp, #-200]	; 0xffffff38
   1b610:	blt	1d774 <ftello64@plt+0xbeec>
   1b614:	cmp	r6, r7
   1b618:	ble	1b5cc <ftello64@plt+0x9d44>
   1b61c:	b	1d774 <ftello64@plt+0xbeec>
   1b620:	ldr	r2, [fp, #24]
   1b624:	add	r0, sp, #104	; 0x68
   1b628:	mov	r1, r6
   1b62c:	bl	2539c <ftello64@plt+0x13b14>
   1b630:	cmp	r0, #0
   1b634:	bne	1d874 <ftello64@plt+0xbfec>
   1b638:	ldr	r0, [sp, #128]	; 0x80
   1b63c:	ldr	r6, [fp, #-200]	; 0xffffff38
   1b640:	ldr	r5, [sp, #88]	; 0x58
   1b644:	ldr	r7, [sp, #52]	; 0x34
   1b648:	ldr	r4, [sp, #48]	; 0x30
   1b64c:	sub	r1, r6, r0
   1b650:	ldr	r3, [sp, #132]	; 0x84
   1b654:	mov	r2, #0
   1b658:	cmp	r1, r3
   1b65c:	bcc	1b5ec <ftello64@plt+0x9d64>
   1b660:	b	1b5f4 <ftello64@plt+0x9d6c>
   1b664:	ldr	r1, [sp, #100]	; 0x64
   1b668:	cmp	r6, r7
   1b66c:	bge	1b6c4 <ftello64@plt+0x9e3c>
   1b670:	ldrb	r0, [r1, r6]
   1b674:	ldrb	r0, [r5, r0]
   1b678:	cmp	r0, #0
   1b67c:	bne	1b6c4 <ftello64@plt+0x9e3c>
   1b680:	add	r6, r6, #1
   1b684:	cmp	r6, r7
   1b688:	str	r6, [fp, #-200]	; 0xffffff38
   1b68c:	blt	1b670 <ftello64@plt+0x9de8>
   1b690:	b	1b6c4 <ftello64@plt+0x9e3c>
   1b694:	cmp	r6, r7
   1b698:	bge	1b6c4 <ftello64@plt+0x9e3c>
   1b69c:	ldr	r1, [sp, #100]	; 0x64
   1b6a0:	ldrb	r0, [r1, r6]
   1b6a4:	ldrb	r0, [ip, r0]
   1b6a8:	ldrb	r0, [r5, r0]
   1b6ac:	cmp	r0, #0
   1b6b0:	bne	1b6c4 <ftello64@plt+0x9e3c>
   1b6b4:	add	r6, r6, #1
   1b6b8:	cmp	r6, r7
   1b6bc:	str	r6, [fp, #-200]	; 0xffffff38
   1b6c0:	blt	1b6a0 <ftello64@plt+0x9e18>
   1b6c4:	cmp	r6, r7
   1b6c8:	beq	1c5e4 <ftello64@plt+0xad5c>
   1b6cc:	ldr	r2, [fp, #24]
   1b6d0:	add	r0, sp, #104	; 0x68
   1b6d4:	mov	r1, r6
   1b6d8:	bl	2539c <ftello64@plt+0x13b14>
   1b6dc:	cmp	r0, #0
   1b6e0:	bne	1d874 <ftello64@plt+0xbfec>
   1b6e4:	ldr	r0, [sp, #60]	; 0x3c
   1b6e8:	cmp	r0, #1
   1b6ec:	ldrne	r0, [sp, #132]	; 0x84
   1b6f0:	cmpne	r0, #0
   1b6f4:	bne	1c17c <ftello64@plt+0xa8f4>
   1b6f8:	mov	r0, #0
   1b6fc:	str	r0, [sp, #212]	; 0xd4
   1b700:	str	r0, [sp, #224]	; 0xe0
   1b704:	str	r0, [sp, #208]	; 0xd0
   1b708:	str	r0, [fp, #-196]	; 0xffffff3c
   1b70c:	ldr	r4, [sp, #188]	; 0xbc
   1b710:	ldr	ip, [sp, #144]	; 0x90
   1b714:	ldr	r6, [r4, #36]	; 0x24
   1b718:	ldrsb	r0, [r6, #52]	; 0x34
   1b71c:	cmn	r0, #1
   1b720:	ble	1c190 <ftello64@plt+0xa908>
   1b724:	ldr	r7, [sp, #44]	; 0x2c
   1b728:	cmp	r6, #0
   1b72c:	beq	1d7dc <ftello64@plt+0xbf54>
   1b730:	ldr	r0, [sp, #204]	; 0xcc
   1b734:	mov	r8, r7
   1b738:	cmp	r0, #0
   1b73c:	beq	1b754 <ftello64@plt+0x9ecc>
   1b740:	str	r6, [r0, ip, lsl #2]
   1b744:	mov	r8, r7
   1b748:	ldr	r0, [r4, #76]	; 0x4c
   1b74c:	cmp	r0, #0
   1b750:	bne	1c4c4 <ftello64@plt+0xac3c>
   1b754:	ldrb	r0, [r6, #52]	; 0x34
   1b758:	tst	r0, #16
   1b75c:	bne	1c49c <ftello64@plt+0xac14>
   1b760:	mov	r0, #0
   1b764:	mvn	r4, #0
   1b768:	str	r0, [sp, #72]	; 0x48
   1b76c:	ldr	r0, [sp, #144]	; 0x90
   1b770:	ldr	r1, [sp, #160]	; 0xa0
   1b774:	cmp	r1, r0
   1b778:	ble	1bf48 <ftello64@plt+0xa6c0>
   1b77c:	ldr	sl, [sp, #40]	; 0x28
   1b780:	b	1b794 <ftello64@plt+0x9f0c>
   1b784:	ldr	r0, [sp, #144]	; 0x90
   1b788:	ldr	r1, [sp, #160]	; 0xa0
   1b78c:	cmp	r1, r0
   1b790:	ble	1bf4c <ftello64@plt+0xa6c4>
   1b794:	ldr	r2, [sp, #140]	; 0x8c
   1b798:	ldr	r1, [sp, #152]	; 0x98
   1b79c:	add	r7, r0, #1
   1b7a0:	mov	r5, r6
   1b7a4:	cmp	r7, r2
   1b7a8:	blt	1b7b4 <ftello64@plt+0x9f2c>
   1b7ac:	cmp	r2, r1
   1b7b0:	blt	1bddc <ftello64@plt+0xa554>
   1b7b4:	ldr	r2, [sp, #132]	; 0x84
   1b7b8:	cmp	r7, r2
   1b7bc:	blt	1b7c8 <ftello64@plt+0x9f40>
   1b7c0:	cmp	r2, r1
   1b7c4:	blt	1bddc <ftello64@plt+0xa554>
   1b7c8:	ldrb	r0, [r5, #52]	; 0x34
   1b7cc:	tst	r0, #32
   1b7d0:	bne	1b98c <ftello64@plt+0xa104>
   1b7d4:	ldr	r1, [sp, #144]	; 0x90
   1b7d8:	ldr	r0, [sp, #108]	; 0x6c
   1b7dc:	add	r2, r1, #1
   1b7e0:	str	r2, [sp, #144]	; 0x90
   1b7e4:	ldrb	r6, [r0, r1]
   1b7e8:	ldr	r0, [r5, #44]	; 0x2c
   1b7ec:	cmp	r0, #0
   1b7f0:	bne	1b830 <ftello64@plt+0x9fa8>
   1b7f4:	ldr	r2, [r5, #48]	; 0x30
   1b7f8:	cmp	r2, #0
   1b7fc:	bne	1be00 <ftello64@plt+0xa578>
   1b800:	ldr	r0, [sp, #188]	; 0xbc
   1b804:	mov	r1, r5
   1b808:	mov	r9, r8
   1b80c:	mov	r8, ip
   1b810:	bl	290b0 <ftello64@plt+0x17828>
   1b814:	mov	ip, r8
   1b818:	mov	r8, r9
   1b81c:	mov	r9, #1
   1b820:	cmp	r0, #0
   1b824:	bne	1b7e8 <ftello64@plt+0x9f60>
   1b828:	mov	r0, #12
   1b82c:	b	1bec8 <ftello64@plt+0xa640>
   1b830:	ldr	r6, [r0, r6, lsl #2]
   1b834:	ldr	r0, [sp, #204]	; 0xcc
   1b838:	cmp	r0, #0
   1b83c:	beq	1b85c <ftello64@plt+0x9fd4>
   1b840:	mov	r2, r6
   1b844:	sub	r0, fp, #196	; 0xc4
   1b848:	add	r1, sp, #104	; 0x68
   1b84c:	mov	r6, ip
   1b850:	bl	26e08 <ftello64@plt+0x15580>
   1b854:	mov	ip, r6
   1b858:	mov	r6, r0
   1b85c:	cmp	r6, #0
   1b860:	beq	1b8d4 <ftello64@plt+0xa04c>
   1b864:	sub	r0, r5, r6
   1b868:	clz	r0, r0
   1b86c:	lsr	r0, r0, #5
   1b870:	ands	r8, r8, r0
   1b874:	ldrb	r0, [r6, #52]	; 0x34
   1b878:	moveq	r7, ip
   1b87c:	mov	ip, r7
   1b880:	tst	r0, #16
   1b884:	beq	1b784 <ftello64@plt+0x9efc>
   1b888:	sxtb	r0, r0
   1b88c:	cmn	r0, #1
   1b890:	bgt	1b8b4 <ftello64@plt+0xa02c>
   1b894:	ldr	r2, [sp, #144]	; 0x90
   1b898:	add	r0, sp, #104	; 0x68
   1b89c:	mov	r1, r6
   1b8a0:	mov	r5, ip
   1b8a4:	bl	25dfc <ftello64@plt+0x14574>
   1b8a8:	mov	ip, r5
   1b8ac:	cmp	r0, #0
   1b8b0:	beq	1b784 <ftello64@plt+0x9efc>
   1b8b4:	ldr	r0, [sp, #56]	; 0x38
   1b8b8:	ldr	r4, [sp, #144]	; 0x90
   1b8bc:	cmp	r0, #0
   1b8c0:	beq	1bf5c <ftello64@plt+0xa6d4>
   1b8c4:	mov	sl, #0
   1b8c8:	mov	r0, #1
   1b8cc:	str	r0, [sp, #72]	; 0x48
   1b8d0:	b	1b784 <ftello64@plt+0x9efc>
   1b8d4:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1b8d8:	cmp	r0, #0
   1b8dc:	bne	1d7dc <ftello64@plt+0xbf54>
   1b8e0:	ldr	r0, [sp, #72]	; 0x48
   1b8e4:	ldr	r1, [sp, #56]	; 0x38
   1b8e8:	cmp	r0, #0
   1b8ec:	mvn	r1, r1
   1b8f0:	movwne	r0, #1
   1b8f4:	tst	r1, r0
   1b8f8:	bne	1bf4c <ftello64@plt+0xa6c4>
   1b8fc:	ldr	r0, [sp, #204]	; 0xcc
   1b900:	cmp	r0, #0
   1b904:	beq	1bf4c <ftello64@plt+0xa6c4>
   1b908:	ldr	r2, [sp, #144]	; 0x90
   1b90c:	ldr	r1, [sp, #208]	; 0xd0
   1b910:	add	r0, r0, #4
   1b914:	cmp	r2, r1
   1b918:	bge	1bf4c <ftello64@plt+0xa6c4>
   1b91c:	add	r3, r2, #1
   1b920:	str	r3, [sp, #144]	; 0x90
   1b924:	ldr	r2, [r0, r2, lsl #2]
   1b928:	cmp	r2, #0
   1b92c:	mov	r2, r3
   1b930:	beq	1b914 <ftello64@plt+0xa08c>
   1b934:	sub	r0, fp, #196	; 0xc4
   1b938:	add	r1, sp, #104	; 0x68
   1b93c:	mov	r2, #0
   1b940:	mov	r9, r8
   1b944:	mov	r8, ip
   1b948:	bl	26e08 <ftello64@plt+0x15580>
   1b94c:	cmp	r0, #0
   1b950:	mov	r6, r0
   1b954:	ldreq	r0, [fp, #-196]	; 0xffffff3c
   1b958:	cmpeq	r0, #0
   1b95c:	bne	1b974 <ftello64@plt+0xa0ec>
   1b960:	ldr	r0, [sp, #204]	; 0xcc
   1b964:	mov	ip, r8
   1b968:	mov	r8, r9
   1b96c:	mov	r9, #1
   1b970:	b	1b908 <ftello64@plt+0xa080>
   1b974:	mov	ip, r8
   1b978:	mov	r8, r9
   1b97c:	cmp	r6, #0
   1b980:	mov	r9, #1
   1b984:	bne	1b864 <ftello64@plt+0x9fdc>
   1b988:	b	1bf4c <ftello64@plt+0xa6c4>
   1b98c:	ldr	r0, [r5, #8]
   1b990:	cmp	r0, #1
   1b994:	blt	1be4c <ftello64@plt+0xa5c4>
   1b998:	ldr	lr, [sp, #188]	; 0xbc
   1b99c:	mov	r3, #0
   1b9a0:	str	ip, [sp, #8]
   1b9a4:	str	lr, [sp, #16]
   1b9a8:	b	1b9bc <ftello64@plt+0xa134>
   1b9ac:	ldr	r0, [r5, #8]
   1b9b0:	add	r3, r3, #1
   1b9b4:	cmp	r3, r0
   1b9b8:	bge	1be4c <ftello64@plt+0xa5c4>
   1b9bc:	ldr	r0, [r5, #12]
   1b9c0:	ldr	r2, [r0, r3, lsl #2]
   1b9c4:	ldr	r0, [lr]
   1b9c8:	add	r0, r0, r2, lsl #3
   1b9cc:	mov	r1, r2
   1b9d0:	str	r2, [sp, #28]
   1b9d4:	ldr	r1, [r0, #4]
   1b9d8:	tst	r1, #1048576	; 0x100000
   1b9dc:	beq	1b9ac <ftello64@plt+0xa124>
   1b9e0:	movw	r0, #65280	; 0xff00
   1b9e4:	str	r3, [sp, #20]
   1b9e8:	movt	r0, #3
   1b9ec:	tst	r1, r0
   1b9f0:	beq	1bb04 <ftello64@plt+0xa27c>
   1b9f4:	ldr	r0, [sp, #144]	; 0x90
   1b9f8:	str	r1, [sp, #12]
   1b9fc:	cmn	r0, #1
   1ba00:	ble	1ba3c <ftello64@plt+0xa1b4>
   1ba04:	ldr	r1, [sp, #152]	; 0x98
   1ba08:	cmp	r1, r0
   1ba0c:	beq	1bd20 <ftello64@plt+0xa498>
   1ba10:	ldr	r1, [sp, #184]	; 0xb8
   1ba14:	cmp	r1, #2
   1ba18:	blt	1ba44 <ftello64@plt+0xa1bc>
   1ba1c:	ldr	r1, [sp, #112]	; 0x70
   1ba20:	ldr	r3, [sp, #20]
   1ba24:	ldr	r6, [r1, r0, lsl #2]
   1ba28:	cmn	r6, #1
   1ba2c:	bne	1ba80 <ftello64@plt+0xa1f8>
   1ba30:	sub	r0, r0, #1
   1ba34:	cmn	r0, #1
   1ba38:	bne	1ba24 <ftello64@plt+0xa19c>
   1ba3c:	ldr	r1, [sp, #164]	; 0xa4
   1ba40:	b	1baa8 <ftello64@plt+0xa220>
   1ba44:	ldr	r1, [sp, #108]	; 0x6c
   1ba48:	ldr	r2, [sp, #172]	; 0xac
   1ba4c:	ldrb	r0, [r1, r0]
   1ba50:	ubfx	r1, r0, #5, #3
   1ba54:	and	r6, r0, #31
   1ba58:	ldr	r3, [r2, r1, lsl #2]
   1ba5c:	mov	r1, #1
   1ba60:	mov	r2, #0
   1ba64:	tst	r3, r1, lsl r6
   1ba68:	ldr	r3, [sp, #20]
   1ba6c:	bne	1bac4 <ftello64@plt+0xa23c>
   1ba70:	mov	r1, #0
   1ba74:	cmp	r0, #10
   1ba78:	beq	1ba98 <ftello64@plt+0xa210>
   1ba7c:	b	1baa8 <ftello64@plt+0xa220>
   1ba80:	ldrb	r0, [sp, #182]	; 0xb6
   1ba84:	cmp	r0, #0
   1ba88:	bne	1bd50 <ftello64@plt+0xa4c8>
   1ba8c:	mov	r1, #0
   1ba90:	cmp	r6, #10
   1ba94:	bne	1baa8 <ftello64@plt+0xa220>
   1ba98:	ldrb	r0, [sp, #181]	; 0xb5
   1ba9c:	cmp	r0, #0
   1baa0:	movwne	r0, #1
   1baa4:	lsl	r1, r0, #1
   1baa8:	ldr	r6, [sp, #12]
   1baac:	and	r0, r1, #1
   1bab0:	eor	r2, r0, #1
   1bab4:	tst	r6, #1024	; 0x400
   1bab8:	beq	1bac4 <ftello64@plt+0xa23c>
   1babc:	cmp	r0, #0
   1bac0:	beq	1b9ac <ftello64@plt+0xa124>
   1bac4:	ldr	r0, [lr]
   1bac8:	ldr	r6, [sp, #28]
   1bacc:	cmp	r2, #0
   1bad0:	add	r0, r0, r6, lsl #3
   1bad4:	ldr	r0, [r0, #4]
   1bad8:	bne	1bae4 <ftello64@plt+0xa25c>
   1badc:	ands	r2, r0, #2048	; 0x800
   1bae0:	bne	1b9ac <ftello64@plt+0xa124>
   1bae4:	tst	r1, #2
   1bae8:	bne	1baf4 <ftello64@plt+0xa26c>
   1baec:	ands	r2, r0, #8192	; 0x2000
   1baf0:	bne	1b9ac <ftello64@plt+0xa124>
   1baf4:	tst	r1, #8
   1baf8:	bne	1bb04 <ftello64@plt+0xa27c>
   1bafc:	ands	r0, r0, #32768	; 0x8000
   1bb00:	bne	1b9ac <ftello64@plt+0xa124>
   1bb04:	ldr	r3, [sp, #144]	; 0x90
   1bb08:	ldr	r1, [sp, #28]
   1bb0c:	mov	r0, lr
   1bb10:	add	r2, sp, #104	; 0x68
   1bb14:	bl	28af4 <ftello64@plt+0x1726c>
   1bb18:	ldr	r3, [sp, #20]
   1bb1c:	ldr	lr, [sp, #16]
   1bb20:	ldr	ip, [sp, #8]
   1bb24:	cmp	r0, #0
   1bb28:	beq	1b9ac <ftello64@plt+0xa124>
   1bb2c:	ldr	r1, [sp, #224]	; 0xe0
   1bb30:	cmp	r1, r0
   1bb34:	movlt	r1, r0
   1bb38:	str	r1, [sp, #224]	; 0xe0
   1bb3c:	ldr	r3, [sp, #144]	; 0x90
   1bb40:	ldr	r2, [sp, #140]	; 0x8c
   1bb44:	ldr	r1, [sp, #152]	; 0x98
   1bb48:	ldr	r6, [sp, #208]	; 0xd0
   1bb4c:	add	r3, r3, r0
   1bb50:	cmp	r2, r3
   1bb54:	str	r3, [sp, #12]
   1bb58:	cmple	r2, r1
   1bb5c:	blt	1bb70 <ftello64@plt+0xa2e8>
   1bb60:	ldr	r0, [sp, #132]	; 0x84
   1bb64:	cmp	r0, r3
   1bb68:	cmple	r0, r1
   1bb6c:	bge	1bb8c <ftello64@plt+0xa304>
   1bb70:	add	r1, r3, #1
   1bb74:	add	r0, sp, #104	; 0x68
   1bb78:	bl	26c04 <ftello64@plt+0x1537c>
   1bb7c:	ldr	r3, [sp, #12]
   1bb80:	ldr	lr, [sp, #16]
   1bb84:	cmp	r0, #0
   1bb88:	bne	1bec0 <ftello64@plt+0xa638>
   1bb8c:	cmp	r3, r6
   1bb90:	ble	1bbbc <ftello64@plt+0xa334>
   1bb94:	sub	r0, r3, r6
   1bb98:	mov	r1, #0
   1bb9c:	lsl	r2, r0, #2
   1bba0:	ldr	r0, [sp, #204]	; 0xcc
   1bba4:	add	r0, r0, r6, lsl #2
   1bba8:	add	r0, r0, #4
   1bbac:	bl	11768 <memset@plt>
   1bbb0:	ldr	r3, [sp, #12]
   1bbb4:	ldr	lr, [sp, #16]
   1bbb8:	str	r3, [sp, #208]	; 0xd0
   1bbbc:	mov	r0, #0
   1bbc0:	ldr	r2, [sp, #28]
   1bbc4:	str	r0, [fp, #-48]	; 0xffffffd0
   1bbc8:	ldr	r0, [sp, #204]	; 0xcc
   1bbcc:	ldr	r1, [lr, #24]
   1bbd0:	ldr	r6, [r0, r3, lsl #2]
   1bbd4:	ldr	r0, [lr, #12]
   1bbd8:	ldr	r0, [r0, r2, lsl #2]
   1bbdc:	cmp	r6, #0
   1bbe0:	add	r0, r0, r0, lsl #1
   1bbe4:	add	r2, r1, r0, lsl #2
   1bbe8:	beq	1bc0c <ftello64@plt+0xa384>
   1bbec:	ldr	r1, [r6, #40]	; 0x28
   1bbf0:	sub	r0, fp, #192	; 0xc0
   1bbf4:	bl	27048 <ftello64@plt+0x157c0>
   1bbf8:	ldr	r3, [sp, #12]
   1bbfc:	cmp	r0, #0
   1bc00:	str	r0, [fp, #-48]	; 0xffffffd0
   1bc04:	beq	1bc1c <ftello64@plt+0xa394>
   1bc08:	b	1bee0 <ftello64@plt+0xa658>
   1bc0c:	vldr	d16, [r2]
   1bc10:	ldr	r0, [r2, #8]
   1bc14:	str	r0, [fp, #-184]	; 0xffffff48
   1bc18:	vstr	d16, [fp, #-192]	; 0xffffff40
   1bc1c:	cmp	r3, #0
   1bc20:	str	r6, [sp, #4]
   1bc24:	ble	1bd34 <ftello64@plt+0xa4ac>
   1bc28:	ldr	r1, [sp, #152]	; 0x98
   1bc2c:	sub	r0, r3, #1
   1bc30:	cmp	r1, r0
   1bc34:	ldr	r1, [sp, #16]
   1bc38:	beq	1bd40 <ftello64@plt+0xa4b8>
   1bc3c:	ldr	r2, [sp, #184]	; 0xb8
   1bc40:	cmp	r2, #2
   1bc44:	blt	1bc6c <ftello64@plt+0xa3e4>
   1bc48:	ldr	r2, [sp, #112]	; 0x70
   1bc4c:	ldr	r6, [r2, r0, lsl #2]
   1bc50:	cmn	r6, #1
   1bc54:	bne	1bc9c <ftello64@plt+0xa414>
   1bc58:	sub	r0, r0, #1
   1bc5c:	cmn	r0, #1
   1bc60:	bne	1bc4c <ftello64@plt+0xa3c4>
   1bc64:	ldr	r3, [sp, #164]	; 0xa4
   1bc68:	b	1bcc4 <ftello64@plt+0xa43c>
   1bc6c:	ldr	r3, [sp, #108]	; 0x6c
   1bc70:	ldr	r2, [sp, #172]	; 0xac
   1bc74:	ldrb	r0, [r3, r0]
   1bc78:	ubfx	r3, r0, #5, #3
   1bc7c:	ldr	r6, [r2, r3, lsl #2]
   1bc80:	and	r2, r0, #31
   1bc84:	mov	r3, #1
   1bc88:	tst	r6, r3, lsl r2
   1bc8c:	moveq	r3, #0
   1bc90:	cmpeq	r0, #10
   1bc94:	bne	1bcc4 <ftello64@plt+0xa43c>
   1bc98:	b	1bcb4 <ftello64@plt+0xa42c>
   1bc9c:	ldrb	r0, [sp, #182]	; 0xb6
   1bca0:	cmp	r0, #0
   1bca4:	bne	1bd90 <ftello64@plt+0xa508>
   1bca8:	mov	r3, #0
   1bcac:	cmp	r6, #10
   1bcb0:	bne	1bcc4 <ftello64@plt+0xa43c>
   1bcb4:	ldrb	r0, [sp, #181]	; 0xb5
   1bcb8:	cmp	r0, #0
   1bcbc:	movwne	r0, #1
   1bcc0:	lsl	r3, r0, #1
   1bcc4:	sub	r0, fp, #48	; 0x30
   1bcc8:	sub	r2, fp, #192	; 0xc0
   1bccc:	bl	247f8 <ftello64@plt+0x12f70>
   1bcd0:	ldr	r1, [sp, #204]	; 0xcc
   1bcd4:	ldr	r2, [sp, #12]
   1bcd8:	str	r0, [r1, r2, lsl #2]
   1bcdc:	ldr	r0, [sp, #4]
   1bce0:	cmp	r0, #0
   1bce4:	beq	1bcf4 <ftello64@plt+0xa46c>
   1bce8:	ldr	r0, [fp, #-184]	; 0xffffff48
   1bcec:	bl	15b80 <ftello64@plt+0x42f8>
   1bcf0:	ldr	r2, [sp, #12]
   1bcf4:	ldr	r0, [sp, #204]	; 0xcc
   1bcf8:	ldr	ip, [sp, #8]
   1bcfc:	ldr	lr, [sp, #16]
   1bd00:	ldr	r3, [sp, #20]
   1bd04:	ldr	r0, [r0, r2, lsl #2]
   1bd08:	cmp	r0, #0
   1bd0c:	bne	1b9ac <ftello64@plt+0xa124>
   1bd10:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1bd14:	cmp	r0, #0
   1bd18:	beq	1b9ac <ftello64@plt+0xa124>
   1bd1c:	b	1bec8 <ftello64@plt+0xa640>
   1bd20:	ldr	r0, [sp, #192]	; 0xc0
   1bd24:	ldr	r3, [sp, #20]
   1bd28:	and	r0, r0, #2
   1bd2c:	eor	r1, r0, #10
   1bd30:	b	1baa8 <ftello64@plt+0xa220>
   1bd34:	ldr	r3, [sp, #164]	; 0xa4
   1bd38:	ldr	r1, [sp, #16]
   1bd3c:	b	1bcc4 <ftello64@plt+0xa43c>
   1bd40:	ldr	r0, [sp, #192]	; 0xc0
   1bd44:	and	r0, r0, #2
   1bd48:	eor	r3, r0, #10
   1bd4c:	b	1bcc4 <ftello64@plt+0xa43c>
   1bd50:	mov	r0, r6
   1bd54:	str	r8, [sp, #4]
   1bd58:	mov	r8, ip
   1bd5c:	bl	11738 <iswalnum@plt>
   1bd60:	mov	r1, #1
   1bd64:	mov	r2, #0
   1bd68:	cmp	r6, #95	; 0x5f
   1bd6c:	beq	1bdb8 <ftello64@plt+0xa530>
   1bd70:	mov	ip, r8
   1bd74:	ldr	r8, [sp, #4]
   1bd78:	ldr	lr, [sp, #16]
   1bd7c:	ldr	r3, [sp, #20]
   1bd80:	cmp	r0, #0
   1bd84:	mov	r9, #1
   1bd88:	beq	1ba8c <ftello64@plt+0xa204>
   1bd8c:	b	1bac4 <ftello64@plt+0xa23c>
   1bd90:	mov	r0, r6
   1bd94:	bl	11738 <iswalnum@plt>
   1bd98:	mov	r3, #1
   1bd9c:	cmp	r6, #95	; 0x5f
   1bda0:	beq	1bdd0 <ftello64@plt+0xa548>
   1bda4:	ldr	r1, [sp, #16]
   1bda8:	cmp	r0, #0
   1bdac:	mov	r9, #1
   1bdb0:	beq	1bca8 <ftello64@plt+0xa420>
   1bdb4:	b	1bcc4 <ftello64@plt+0xa43c>
   1bdb8:	mov	ip, r8
   1bdbc:	ldr	r8, [sp, #4]
   1bdc0:	ldr	lr, [sp, #16]
   1bdc4:	ldr	r3, [sp, #20]
   1bdc8:	mov	r9, #1
   1bdcc:	b	1bac4 <ftello64@plt+0xa23c>
   1bdd0:	ldr	r1, [sp, #16]
   1bdd4:	mov	r9, #1
   1bdd8:	b	1bcc4 <ftello64@plt+0xa43c>
   1bddc:	add	r1, r0, #2
   1bde0:	add	r0, sp, #104	; 0x68
   1bde4:	mov	r6, ip
   1bde8:	bl	26c04 <ftello64@plt+0x1537c>
   1bdec:	mov	ip, r6
   1bdf0:	cmp	r0, #0
   1bdf4:	str	r0, [fp, #-196]	; 0xffffff3c
   1bdf8:	beq	1b7c8 <ftello64@plt+0x9f40>
   1bdfc:	b	1d7dc <ftello64@plt+0xbf54>
   1be00:	ldr	r0, [sp, #144]	; 0x90
   1be04:	cmp	r0, #0
   1be08:	ble	1be44 <ftello64@plt+0xa5bc>
   1be0c:	ldr	r1, [sp, #152]	; 0x98
   1be10:	sub	r3, r0, #1
   1be14:	cmp	r1, r3
   1be18:	beq	1bee8 <ftello64@plt+0xa660>
   1be1c:	ldr	r1, [sp, #184]	; 0xb8
   1be20:	cmp	r1, #2
   1be24:	blt	1be58 <ftello64@plt+0xa5d0>
   1be28:	ldr	r1, [sp, #112]	; 0x70
   1be2c:	ldr	r0, [r1, r3, lsl #2]
   1be30:	cmn	r0, #1
   1be34:	bne	1be80 <ftello64@plt+0xa5f8>
   1be38:	sub	r3, r3, #1
   1be3c:	cmn	r3, #1
   1be40:	bne	1be2c <ftello64@plt+0xa5a4>
   1be44:	ldr	r1, [sp, #164]	; 0xa4
   1be48:	b	1bea8 <ftello64@plt+0xa620>
   1be4c:	mov	r0, #0
   1be50:	str	r0, [fp, #-196]	; 0xffffff3c
   1be54:	b	1b7d4 <ftello64@plt+0x9f4c>
   1be58:	ldr	r1, [sp, #108]	; 0x6c
   1be5c:	ldr	lr, [sp, #172]	; 0xac
   1be60:	ldrb	r0, [r1, r3]
   1be64:	ubfx	r1, r0, #5, #3
   1be68:	and	r3, r0, #31
   1be6c:	ldr	lr, [lr, r1, lsl #2]
   1be70:	mov	r1, #1
   1be74:	tst	lr, r1, lsl r3
   1be78:	bne	1bea8 <ftello64@plt+0xa620>
   1be7c:	b	1be8c <ftello64@plt+0xa604>
   1be80:	ldrb	r1, [sp, #182]	; 0xb6
   1be84:	cmp	r1, #0
   1be88:	bne	1bef0 <ftello64@plt+0xa668>
   1be8c:	mov	r1, #0
   1be90:	cmp	r0, #10
   1be94:	bne	1bea8 <ftello64@plt+0xa620>
   1be98:	ldrb	r0, [sp, #181]	; 0xb5
   1be9c:	cmp	r0, #0
   1bea0:	movwne	r0, #1
   1bea4:	lsl	r1, r0, #1
   1bea8:	bfi	r6, r1, #8, #1
   1beac:	ldr	r6, [r2, r6, lsl #2]
   1beb0:	ldr	r0, [sp, #204]	; 0xcc
   1beb4:	cmp	r0, #0
   1beb8:	bne	1b840 <ftello64@plt+0x9fb8>
   1bebc:	b	1b85c <ftello64@plt+0x9fd4>
   1bec0:	ldr	ip, [sp, #8]
   1bec4:	str	r0, [fp, #-48]	; 0xffffffd0
   1bec8:	mov	r6, #0
   1becc:	str	r0, [fp, #-196]	; 0xffffff3c
   1bed0:	ldr	r0, [sp, #204]	; 0xcc
   1bed4:	cmp	r0, #0
   1bed8:	bne	1b840 <ftello64@plt+0x9fb8>
   1bedc:	b	1b85c <ftello64@plt+0x9fd4>
   1bee0:	ldr	ip, [sp, #8]
   1bee4:	b	1bec8 <ftello64@plt+0xa640>
   1bee8:	mov	r1, #10
   1beec:	b	1bea8 <ftello64@plt+0xa620>
   1bef0:	str	r8, [sp, #4]
   1bef4:	str	r2, [sp, #28]
   1bef8:	mov	r8, ip
   1befc:	mov	r9, r0
   1bf00:	bl	11738 <iswalnum@plt>
   1bf04:	mov	r1, #1
   1bf08:	cmp	r9, #95	; 0x5f
   1bf0c:	beq	1bf34 <ftello64@plt+0xa6ac>
   1bf10:	mov	ip, r8
   1bf14:	ldr	r8, [sp, #4]
   1bf18:	ldr	r2, [sp, #28]
   1bf1c:	mov	r3, r9
   1bf20:	cmp	r0, #0
   1bf24:	mov	r9, #1
   1bf28:	mov	r0, r3
   1bf2c:	beq	1be8c <ftello64@plt+0xa604>
   1bf30:	b	1bea8 <ftello64@plt+0xa620>
   1bf34:	mov	ip, r8
   1bf38:	ldr	r8, [sp, #4]
   1bf3c:	ldr	r2, [sp, #28]
   1bf40:	mov	r9, #1
   1bf44:	b	1bea8 <ftello64@plt+0xa620>
   1bf48:	ldr	sl, [sp, #40]	; 0x28
   1bf4c:	cmp	sl, #0
   1bf50:	ldrne	r0, [sl]
   1bf54:	addne	r0, r0, ip
   1bf58:	strne	r0, [sl]
   1bf5c:	ldr	sl, [sp, #68]	; 0x44
   1bf60:	cmn	r4, #1
   1bf64:	beq	1c3b0 <ftello64@plt+0xab28>
   1bf68:	cmn	r4, #2
   1bf6c:	beq	1d7dc <ftello64@plt+0xbf54>
   1bf70:	ldr	sl, [sp, #64]	; 0x40
   1bf74:	str	r4, [sp, #196]	; 0xc4
   1bf78:	ldr	r1, [sp, #92]	; 0x5c
   1bf7c:	ldr	r9, [sp, #96]	; 0x60
   1bf80:	ldrb	r0, [sl, #28]
   1bf84:	cmp	r1, #2
   1bf88:	bcc	1bf94 <ftello64@plt+0xa70c>
   1bf8c:	ands	r1, r0, #16
   1bf90:	beq	1bfa0 <ftello64@plt+0xa718>
   1bf94:	ldr	r1, [r9, #76]	; 0x4c
   1bf98:	cmp	r1, #0
   1bf9c:	beq	1bfbc <ftello64@plt+0xa734>
   1bfa0:	ldr	r0, [sp, #204]	; 0xcc
   1bfa4:	mov	r2, r4
   1bfa8:	ldr	r1, [r0, r4, lsl #2]
   1bfac:	add	r0, sp, #104	; 0x68
   1bfb0:	bl	25dfc <ftello64@plt+0x14574>
   1bfb4:	str	r0, [sp, #200]	; 0xc8
   1bfb8:	ldrb	r0, [sl, #28]
   1bfbc:	ldr	r1, [sp, #92]	; 0x5c
   1bfc0:	cmp	r1, #2
   1bfc4:	bcc	1bfdc <ftello64@plt+0xa754>
   1bfc8:	ands	r0, r0, #16
   1bfcc:	bne	1bfdc <ftello64@plt+0xa754>
   1bfd0:	ldrb	r0, [r9, #88]	; 0x58
   1bfd4:	tst	r0, #1
   1bfd8:	bne	1bfe8 <ftello64@plt+0xa760>
   1bfdc:	ldr	r0, [r9, #76]	; 0x4c
   1bfe0:	cmp	r0, #0
   1bfe4:	beq	1c73c <ftello64@plt+0xaeb4>
   1bfe8:	ldr	r9, [sp, #196]	; 0xc4
   1bfec:	cmn	r9, #-1073741823	; 0xc0000001
   1bff0:	bcs	1d7dc <ftello64@plt+0xbf54>
   1bff4:	ldr	r0, [sp, #188]	; 0xbc
   1bff8:	ldr	r5, [sp, #200]	; 0xc8
   1bffc:	str	r0, [sp, #72]	; 0x48
   1c000:	mov	r0, #4
   1c004:	add	r4, r0, r9, lsl #2
   1c008:	mov	r0, r4
   1c00c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1c010:	mov	r6, r0
   1c014:	cmp	r0, #0
   1c018:	beq	1d89c <ftello64@plt+0xc014>
   1c01c:	ldr	r0, [sp, #72]	; 0x48
   1c020:	ldr	r0, [r0, #76]	; 0x4c
   1c024:	cmp	r0, #0
   1c028:	beq	1c24c <ftello64@plt+0xa9c4>
   1c02c:	mov	r0, r4
   1c030:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1c034:	cmp	r0, #0
   1c038:	beq	1d89c <ftello64@plt+0xc014>
   1c03c:	add	r7, r9, #1
   1c040:	mov	r1, #0
   1c044:	mov	r4, r0
   1c048:	lsl	r2, r7, #2
   1c04c:	bl	11768 <memset@plt>
   1c050:	ldr	r0, [sp, #36]	; 0x24
   1c054:	mov	r1, #0
   1c058:	str	r9, [fp, #-180]	; 0xffffff4c
   1c05c:	str	r5, [fp, #-184]	; 0xffffff48
   1c060:	str	r4, [fp, #-188]	; 0xffffff44
   1c064:	str	r6, [fp, #-192]	; 0xffffff40
   1c068:	str	r4, [sp, #28]
   1c06c:	str	r1, [r0]
   1c070:	str	r1, [r0, #4]
   1c074:	str	r1, [r0, #8]
   1c078:	add	r0, sp, #104	; 0x68
   1c07c:	sub	r1, fp, #192	; 0xc0
   1c080:	bl	2add0 <ftello64@plt+0x19548>
   1c084:	mov	r8, r0
   1c088:	mov	r0, #0
   1c08c:	bl	15b80 <ftello64@plt+0x42f8>
   1c090:	cmp	r8, #0
   1c094:	bne	1c69c <ftello64@plt+0xae14>
   1c098:	ldr	r0, [r6]
   1c09c:	sub	r4, fp, #48	; 0x30
   1c0a0:	cmp	r0, #0
   1c0a4:	beq	1c2a4 <ftello64@plt+0xaa1c>
   1c0a8:	ldr	sl, [sp, #64]	; 0x40
   1c0ac:	mov	r1, #0
   1c0b0:	cmp	r9, #0
   1c0b4:	mov	r8, #0
   1c0b8:	str	r5, [sp, #16]
   1c0bc:	str	r6, [sp, #20]
   1c0c0:	str	r1, [sp, #12]
   1c0c4:	bmi	1c160 <ftello64@plt+0xa8d8>
   1c0c8:	ldr	r1, [sp, #20]
   1c0cc:	sub	r6, r7, #1
   1c0d0:	ldr	r7, [sp, #28]
   1c0d4:	add	r5, r1, #4
   1c0d8:	ldr	r2, [r7]
   1c0dc:	cmp	r0, #0
   1c0e0:	bne	1c100 <ftello64@plt+0xa878>
   1c0e4:	b	1c150 <ftello64@plt+0xa8c8>
   1c0e8:	ldr	r0, [r5], #4
   1c0ec:	add	r7, r7, #4
   1c0f0:	sub	r6, r6, #1
   1c0f4:	ldr	r2, [r7]
   1c0f8:	cmp	r0, #0
   1c0fc:	beq	1c150 <ftello64@plt+0xa8c8>
   1c100:	cmp	r2, #0
   1c104:	beq	1c154 <ftello64@plt+0xa8cc>
   1c108:	add	r1, r0, #4
   1c10c:	add	r2, r2, #4
   1c110:	mov	r0, r4
   1c114:	bl	27048 <ftello64@plt+0x157c0>
   1c118:	cmp	r0, #0
   1c11c:	str	r0, [fp, #-196]	; 0xffffff3c
   1c120:	bne	1c494 <ftello64@plt+0xac0c>
   1c124:	ldr	r1, [sp, #72]	; 0x48
   1c128:	sub	r0, fp, #196	; 0xc4
   1c12c:	mov	r2, r4
   1c130:	bl	287c4 <ftello64@plt+0x16f3c>
   1c134:	str	r0, [r5, #-4]
   1c138:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c13c:	bl	15b80 <ftello64@plt+0x42f8>
   1c140:	ldr	r8, [fp, #-196]	; 0xffffff3c
   1c144:	cmp	r8, #0
   1c148:	beq	1c154 <ftello64@plt+0xa8cc>
   1c14c:	b	1c160 <ftello64@plt+0xa8d8>
   1c150:	str	r2, [r5, #-4]
   1c154:	cmp	r6, #0
   1c158:	bne	1c0e8 <ftello64@plt+0xa860>
   1c15c:	mov	r8, #0
   1c160:	ldr	r0, [sp, #28]
   1c164:	bl	15b80 <ftello64@plt+0x42f8>
   1c168:	ldr	r6, [sp, #20]
   1c16c:	ldr	r5, [sp, #16]
   1c170:	cmp	r8, #0
   1c174:	beq	1c714 <ftello64@plt+0xae8c>
   1c178:	b	1c6dc <ftello64@plt+0xae54>
   1c17c:	ldr	r0, [sp, #112]	; 0x70
   1c180:	ldr	r0, [r0]
   1c184:	cmn	r0, #1
   1c188:	bne	1b6f8 <ftello64@plt+0x9e70>
   1c18c:	b	1c3b8 <ftello64@plt+0xab30>
   1c190:	cmp	ip, #0
   1c194:	ble	1c614 <ftello64@plt+0xad8c>
   1c198:	ldr	r1, [sp, #152]	; 0x98
   1c19c:	ldr	r7, [sp, #44]	; 0x2c
   1c1a0:	sub	r0, ip, #1
   1c1a4:	cmp	r1, r0
   1c1a8:	beq	1c628 <ftello64@plt+0xada0>
   1c1ac:	ldr	r1, [sp, #184]	; 0xb8
   1c1b0:	cmp	r1, #2
   1c1b4:	blt	1c1e4 <ftello64@plt+0xa95c>
   1c1b8:	ldr	r1, [sp, #112]	; 0x70
   1c1bc:	ldr	r5, [r1, r0, lsl #2]
   1c1c0:	cmn	r5, #1
   1c1c4:	bne	1c3ec <ftello64@plt+0xab64>
   1c1c8:	sub	r0, r0, #1
   1c1cc:	cmn	r0, #1
   1c1d0:	bne	1c1bc <ftello64@plt+0xa934>
   1c1d4:	ldr	r3, [sp, #164]	; 0xa4
   1c1d8:	tst	r3, #1
   1c1dc:	beq	1c418 <ftello64@plt+0xab90>
   1c1e0:	b	1c63c <ftello64@plt+0xadb4>
   1c1e4:	ldr	r1, [sp, #108]	; 0x6c
   1c1e8:	ldr	r2, [sp, #172]	; 0xac
   1c1ec:	ldrb	r0, [r1, r0]
   1c1f0:	ubfx	r1, r0, #5, #3
   1c1f4:	ldr	r1, [r2, r1, lsl #2]
   1c1f8:	and	r2, r0, #31
   1c1fc:	tst	r1, r9, lsl r2
   1c200:	bne	1c63c <ftello64@plt+0xadb4>
   1c204:	cmp	r0, #10
   1c208:	beq	1c400 <ftello64@plt+0xab78>
   1c20c:	b	1c640 <ftello64@plt+0xadb8>
   1c210:	ldr	r1, [sp, #76]	; 0x4c
   1c214:	mov	r0, #0
   1c218:	cmp	r6, r1
   1c21c:	bge	1c228 <ftello64@plt+0xa9a0>
   1c220:	ldr	r0, [sp, #100]	; 0x64
   1c224:	ldrb	r0, [r0, r6]
   1c228:	ldrb	r0, [r5, r0]
   1c22c:	cmp	r0, #0
   1c230:	bne	1b6cc <ftello64@plt+0x9e44>
   1c234:	sub	r0, r6, #1
   1c238:	cmp	r6, r4
   1c23c:	mov	r6, r0
   1c240:	str	r0, [fp, #-200]	; 0xffffff38
   1c244:	bgt	1c214 <ftello64@plt+0xa98c>
   1c248:	b	1d774 <ftello64@plt+0xbeec>
   1c24c:	ldr	r0, [sp, #36]	; 0x24
   1c250:	mov	r1, #0
   1c254:	str	r9, [fp, #-180]	; 0xffffff4c
   1c258:	str	r5, [fp, #-184]	; 0xffffff48
   1c25c:	str	r1, [fp, #-188]	; 0xffffff44
   1c260:	str	r6, [fp, #-192]	; 0xffffff40
   1c264:	str	r1, [r0]
   1c268:	str	r1, [r0, #4]
   1c26c:	str	r1, [r0, #8]
   1c270:	add	r0, sp, #104	; 0x68
   1c274:	sub	r1, fp, #192	; 0xc0
   1c278:	bl	2add0 <ftello64@plt+0x19548>
   1c27c:	mov	r8, r0
   1c280:	mov	r0, #0
   1c284:	bl	15b80 <ftello64@plt+0x42f8>
   1c288:	cmp	r8, #0
   1c28c:	bne	1c6a4 <ftello64@plt+0xae1c>
   1c290:	ldr	r0, [r6]
   1c294:	mov	r8, #0
   1c298:	cmp	r0, #0
   1c29c:	beq	1c398 <ftello64@plt+0xab10>
   1c2a0:	b	1c714 <ftello64@plt+0xae8c>
   1c2a4:	ldr	r8, [sp, #28]
   1c2a8:	ldr	r1, [r8]
   1c2ac:	cmp	r1, #0
   1c2b0:	bne	1c48c <ftello64@plt+0xac04>
   1c2b4:	cmp	r9, #1
   1c2b8:	blt	1c398 <ftello64@plt+0xab10>
   1c2bc:	ldr	r0, [sp, #204]	; 0xcc
   1c2c0:	lsl	r4, r9, #2
   1c2c4:	add	sl, r9, #1
   1c2c8:	sub	r0, r0, #4
   1c2cc:	ldr	r1, [r0, r4]
   1c2d0:	cmp	r1, #0
   1c2d4:	bne	1c2f4 <ftello64@plt+0xaa6c>
   1c2d8:	sub	sl, sl, #1
   1c2dc:	sub	r4, r4, #4
   1c2e0:	cmp	sl, #2
   1c2e4:	blt	1c398 <ftello64@plt+0xab10>
   1c2e8:	ldr	r1, [r0, r4]
   1c2ec:	cmp	r1, #0
   1c2f0:	beq	1c2d8 <ftello64@plt+0xaa50>
   1c2f4:	ldrb	r2, [r1, #52]	; 0x34
   1c2f8:	tst	r2, #16
   1c2fc:	beq	1c2d8 <ftello64@plt+0xaa50>
   1c300:	sub	r9, sl, #2
   1c304:	add	r5, sp, #104	; 0x68
   1c308:	mov	r0, r5
   1c30c:	mov	r2, r9
   1c310:	bl	25dfc <ftello64@plt+0x14574>
   1c314:	mov	r5, r0
   1c318:	mov	r0, r8
   1c31c:	mov	r1, #0
   1c320:	mov	r2, r4
   1c324:	bl	11768 <memset@plt>
   1c328:	ldr	r0, [sp, #36]	; 0x24
   1c32c:	mov	r1, #0
   1c330:	str	r9, [fp, #-180]	; 0xffffff4c
   1c334:	str	r5, [fp, #-184]	; 0xffffff48
   1c338:	str	r8, [fp, #-188]	; 0xffffff44
   1c33c:	str	r6, [fp, #-192]	; 0xffffff40
   1c340:	mov	r7, r5
   1c344:	str	r1, [r0]
   1c348:	str	r1, [r0, #4]
   1c34c:	str	r1, [r0, #8]
   1c350:	add	r0, sp, #104	; 0x68
   1c354:	sub	r1, fp, #192	; 0xc0
   1c358:	bl	2add0 <ftello64@plt+0x19548>
   1c35c:	mov	r8, r0
   1c360:	mov	r0, #0
   1c364:	bl	15b80 <ftello64@plt+0x42f8>
   1c368:	cmp	r8, #0
   1c36c:	bne	1c6d0 <ftello64@plt+0xae48>
   1c370:	ldr	r0, [r6]
   1c374:	sub	r1, sl, #1
   1c378:	mov	r5, r7
   1c37c:	sub	r4, fp, #48	; 0x30
   1c380:	mov	r7, r1
   1c384:	cmp	r0, #0
   1c388:	beq	1c2a4 <ftello64@plt+0xaa1c>
   1c38c:	sub	r9, sl, #2
   1c390:	sub	r7, sl, #1
   1c394:	b	1c0a8 <ftello64@plt+0xa820>
   1c398:	mov	r0, r6
   1c39c:	bl	15b80 <ftello64@plt+0x42f8>
   1c3a0:	mov	r0, r8
   1c3a4:	bl	15b80 <ftello64@plt+0x42f8>
   1c3a8:	ldr	sl, [sp, #68]	; 0x44
   1c3ac:	mov	r9, #1
   1c3b0:	add	r0, sp, #104	; 0x68
   1c3b4:	bl	25fa4 <ftello64@plt+0x1471c>
   1c3b8:	ldr	r0, [fp, #-200]	; 0xffffff38
   1c3bc:	ldr	r4, [sp, #48]	; 0x30
   1c3c0:	ldr	r7, [sp, #52]	; 0x34
   1c3c4:	mov	r8, #1
   1c3c8:	add	r6, r0, sl
   1c3cc:	cmp	r6, r4
   1c3d0:	str	r6, [fp, #-200]	; 0xffffff38
   1c3d4:	blt	1d774 <ftello64@plt+0xbeec>
   1c3d8:	ldr	r5, [sp, #88]	; 0x58
   1c3dc:	ldr	ip, [sp, #84]	; 0x54
   1c3e0:	cmp	r7, r6
   1c3e4:	bge	1b54c <ftello64@plt+0x9cc4>
   1c3e8:	b	1d774 <ftello64@plt+0xbeec>
   1c3ec:	ldrb	r0, [sp, #182]	; 0xb6
   1c3f0:	cmp	r0, #0
   1c3f4:	bne	1c6ac <ftello64@plt+0xae24>
   1c3f8:	cmp	r5, #10
   1c3fc:	bne	1c640 <ftello64@plt+0xadb8>
   1c400:	ldrb	r0, [sp, #181]	; 0xb5
   1c404:	cmp	r0, #0
   1c408:	movwne	r0, #1
   1c40c:	lsl	r3, r0, #1
   1c410:	tst	r3, #1
   1c414:	bne	1c63c <ftello64@plt+0xadb4>
   1c418:	cmp	r3, #0
   1c41c:	beq	1c640 <ftello64@plt+0xadb8>
   1c420:	ands	r1, r3, #2
   1c424:	and	r0, r3, #4
   1c428:	cmpne	r0, #0
   1c42c:	bne	1c46c <ftello64@plt+0xabe4>
   1c430:	cmp	r1, #0
   1c434:	bne	1c47c <ftello64@plt+0xabf4>
   1c438:	ldr	r6, [r4, #36]	; 0x24
   1c43c:	cmp	r0, #0
   1c440:	beq	1c640 <ftello64@plt+0xadb8>
   1c444:	ldr	r2, [r6, #40]	; 0x28
   1c448:	sub	r0, fp, #196	; 0xc4
   1c44c:	mov	r1, r4
   1c450:	mov	r5, ip
   1c454:	bl	247f8 <ftello64@plt+0x12f70>
   1c458:	mov	ip, r5
   1c45c:	mov	r6, r0
   1c460:	cmp	r6, #0
   1c464:	bne	1b730 <ftello64@plt+0x9ea8>
   1c468:	b	1d7dc <ftello64@plt+0xbf54>
   1c46c:	ldr	r6, [r4, #48]	; 0x30
   1c470:	cmp	r6, #0
   1c474:	bne	1b730 <ftello64@plt+0x9ea8>
   1c478:	b	1d7dc <ftello64@plt+0xbf54>
   1c47c:	ldr	r6, [r4, #44]	; 0x2c
   1c480:	cmp	r6, #0
   1c484:	bne	1b730 <ftello64@plt+0x9ea8>
   1c488:	b	1d7dc <ftello64@plt+0xbf54>
   1c48c:	mov	r2, r7
   1c490:	b	1c0a8 <ftello64@plt+0xa820>
   1c494:	mov	r8, r0
   1c498:	b	1c160 <ftello64@plt+0xa8d8>
   1c49c:	sxtb	r0, r0
   1c4a0:	cmn	r0, #1
   1c4a4:	ble	1c64c <ftello64@plt+0xadc4>
   1c4a8:	mov	r0, #1
   1c4ac:	mov	r4, ip
   1c4b0:	str	r0, [sp, #72]	; 0x48
   1c4b4:	ldr	r0, [sp, #56]	; 0x38
   1c4b8:	cmp	r0, #0
   1c4bc:	bne	1b76c <ftello64@plt+0x9ee4>
   1c4c0:	b	1c68c <ftello64@plt+0xae04>
   1c4c4:	ldr	r0, [r6, #8]
   1c4c8:	cmp	r0, #1
   1c4cc:	blt	1c5a0 <ftello64@plt+0xad18>
   1c4d0:	ldr	r4, [sp, #188]	; 0xbc
   1c4d4:	mov	r5, #0
   1c4d8:	str	ip, [sp, #8]
   1c4dc:	b	1c50c <ftello64@plt+0xac84>
   1c4e0:	add	r1, r1, #1
   1c4e4:	str	r7, [r0, #4]
   1c4e8:	ldr	ip, [sp, #8]
   1c4ec:	mov	r9, #1
   1c4f0:	str	r1, [sp, #228]	; 0xe4
   1c4f4:	mov	r1, #0
   1c4f8:	str	r1, [r0]
   1c4fc:	ldr	r0, [r6, #8]
   1c500:	add	r5, r5, #1
   1c504:	cmp	r5, r0
   1c508:	bge	1c5a0 <ftello64@plt+0xad18>
   1c50c:	ldr	r1, [r6, #12]
   1c510:	ldr	r7, [r1, r5, lsl #2]
   1c514:	ldr	r1, [r4]
   1c518:	add	r2, r1, r7, lsl #3
   1c51c:	ldrb	r2, [r2, #4]
   1c520:	cmp	r2, #8
   1c524:	bne	1c500 <ftello64@plt+0xac78>
   1c528:	ldr	r1, [r1, r7, lsl #3]
   1c52c:	cmp	r1, #31
   1c530:	bgt	1c500 <ftello64@plt+0xac78>
   1c534:	ldr	r2, [r4, #80]	; 0x50
   1c538:	tst	r2, r9, lsl r1
   1c53c:	beq	1c500 <ftello64@plt+0xac78>
   1c540:	ldr	r0, [sp, #228]	; 0xe4
   1c544:	ldr	r9, [sp, #232]	; 0xe8
   1c548:	cmp	r0, r9
   1c54c:	beq	1c57c <ftello64@plt+0xacf4>
   1c550:	mov	r0, #1
   1c554:	mov	r1, #24
   1c558:	bl	2f770 <ftello64@plt+0x1dee8>
   1c55c:	ldr	r1, [sp, #228]	; 0xe4
   1c560:	ldr	r2, [sp, #236]	; 0xec
   1c564:	str	r0, [r2, r1, lsl #2]
   1c568:	ldr	r0, [sp, #236]	; 0xec
   1c56c:	ldr	r0, [r0, r1, lsl #2]
   1c570:	cmp	r0, #0
   1c574:	bne	1c4e0 <ftello64@plt+0xac58>
   1c578:	b	1c70c <ftello64@plt+0xae84>
   1c57c:	ldr	r0, [sp, #236]	; 0xec
   1c580:	lsl	r1, r9, #3
   1c584:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1c588:	cmp	r0, #0
   1c58c:	beq	1c70c <ftello64@plt+0xae84>
   1c590:	str	r0, [sp, #236]	; 0xec
   1c594:	lsl	r0, r9, #1
   1c598:	str	r0, [sp, #232]	; 0xe8
   1c59c:	b	1c550 <ftello64@plt+0xacc8>
   1c5a0:	mov	r8, #0
   1c5a4:	str	r8, [fp, #-196]	; 0xffffff3c
   1c5a8:	ldrb	r0, [r6, #52]	; 0x34
   1c5ac:	tst	r0, #64	; 0x40
   1c5b0:	beq	1b754 <ftello64@plt+0x9ecc>
   1c5b4:	add	r1, r6, #4
   1c5b8:	add	r0, sp, #104	; 0x68
   1c5bc:	mov	r4, ip
   1c5c0:	bl	26230 <ftello64@plt+0x149a8>
   1c5c4:	mov	ip, r4
   1c5c8:	cmp	r0, #0
   1c5cc:	str	r0, [fp, #-196]	; 0xffffff3c
   1c5d0:	beq	1b754 <ftello64@plt+0x9ecc>
   1c5d4:	mov	r4, r0
   1c5d8:	cmn	r4, #1
   1c5dc:	bne	1bf68 <ftello64@plt+0xa6e0>
   1c5e0:	b	1c3b0 <ftello64@plt+0xab28>
   1c5e4:	ldr	r1, [sp, #76]	; 0x4c
   1c5e8:	mov	r0, #0
   1c5ec:	mov	r6, r7
   1c5f0:	cmp	r7, r1
   1c5f4:	ldr	r1, [sp, #100]	; 0x64
   1c5f8:	ldrblt	r0, [r1, r7]
   1c5fc:	cmp	ip, #0
   1c600:	ldrbne	r0, [ip, r0]
   1c604:	ldrb	r0, [r5, r0]
   1c608:	cmp	r0, #0
   1c60c:	bne	1b6cc <ftello64@plt+0x9e44>
   1c610:	b	1d9dc <ftello64@plt+0xc154>
   1c614:	ldr	r3, [sp, #164]	; 0xa4
   1c618:	ldr	r7, [sp, #44]	; 0x2c
   1c61c:	tst	r3, #1
   1c620:	beq	1c418 <ftello64@plt+0xab90>
   1c624:	b	1c63c <ftello64@plt+0xadb4>
   1c628:	ldr	r0, [sp, #192]	; 0xc0
   1c62c:	and	r0, r0, #2
   1c630:	eor	r3, r0, #10
   1c634:	tst	r3, #1
   1c638:	beq	1c418 <ftello64@plt+0xab90>
   1c63c:	ldr	r6, [r4, #40]	; 0x28
   1c640:	cmp	r6, #0
   1c644:	bne	1b730 <ftello64@plt+0x9ea8>
   1c648:	b	1d7dc <ftello64@plt+0xbf54>
   1c64c:	add	r0, sp, #104	; 0x68
   1c650:	mov	r1, r6
   1c654:	mov	r2, ip
   1c658:	mov	r4, ip
   1c65c:	bl	25dfc <ftello64@plt+0x14574>
   1c660:	clz	r1, r0
   1c664:	cmp	r0, #0
   1c668:	mov	ip, r4
   1c66c:	lsr	r2, r1, #5
   1c670:	ldr	r1, [sp, #56]	; 0x38
   1c674:	movwne	r0, #1
   1c678:	mvneq	r4, #0
   1c67c:	str	r0, [sp, #72]	; 0x48
   1c680:	orr	r1, r1, r2
   1c684:	cmp	r1, #0
   1c688:	bne	1b76c <ftello64@plt+0x9ee4>
   1c68c:	mov	r4, ip
   1c690:	cmn	r4, #1
   1c694:	bne	1bf68 <ftello64@plt+0xa6e0>
   1c698:	b	1c3b0 <ftello64@plt+0xab28>
   1c69c:	ldr	r0, [sp, #28]
   1c6a0:	b	1c6d8 <ftello64@plt+0xae50>
   1c6a4:	mov	r0, #0
   1c6a8:	b	1c6d8 <ftello64@plt+0xae50>
   1c6ac:	mov	r0, r5
   1c6b0:	mov	r8, ip
   1c6b4:	bl	11738 <iswalnum@plt>
   1c6b8:	mov	ip, r8
   1c6bc:	cmp	r5, #95	; 0x5f
   1c6c0:	beq	1c63c <ftello64@plt+0xadb4>
   1c6c4:	cmp	r0, #0
   1c6c8:	beq	1c3f8 <ftello64@plt+0xab70>
   1c6cc:	b	1c63c <ftello64@plt+0xadb4>
   1c6d0:	ldr	r0, [sp, #28]
   1c6d4:	ldr	sl, [sp, #64]	; 0x40
   1c6d8:	str	r0, [sp, #12]
   1c6dc:	mov	r0, r6
   1c6e0:	bl	15b80 <ftello64@plt+0x42f8>
   1c6e4:	ldr	r0, [sp, #12]
   1c6e8:	bl	15b80 <ftello64@plt+0x42f8>
   1c6ec:	ldr	r9, [sp, #96]	; 0x60
   1c6f0:	cmp	r8, #0
   1c6f4:	beq	1c73c <ftello64@plt+0xaeb4>
   1c6f8:	ldr	sl, [sp, #68]	; 0x44
   1c6fc:	cmp	r8, #1
   1c700:	mov	r9, #1
   1c704:	beq	1c3b0 <ftello64@plt+0xab28>
   1c708:	b	1d774 <ftello64@plt+0xbeec>
   1c70c:	mov	r4, #12
   1c710:	b	1bf70 <ftello64@plt+0xa6e8>
   1c714:	ldr	r0, [sp, #204]	; 0xcc
   1c718:	bl	15b80 <ftello64@plt+0x42f8>
   1c71c:	mov	r0, #0
   1c720:	str	r5, [sp, #200]	; 0xc8
   1c724:	str	r6, [sp, #204]	; 0xcc
   1c728:	str	r9, [sp, #196]	; 0xc4
   1c72c:	bl	15b80 <ftello64@plt+0x42f8>
   1c730:	mov	r0, #0
   1c734:	bl	15b80 <ftello64@plt+0x42f8>
   1c738:	ldr	r9, [sp, #96]	; 0x60
   1c73c:	ldr	r0, [sp, #92]	; 0x5c
   1c740:	cmp	r0, #0
   1c744:	beq	1d770 <ftello64@plt+0xbee8>
   1c748:	ldr	r0, [sp, #92]	; 0x5c
   1c74c:	ldr	r1, [fp, #16]
   1c750:	ldr	r8, [fp, #20]
   1c754:	cmp	r0, #1
   1c758:	beq	1c778 <ftello64@plt+0xaef0>
   1c75c:	ldr	r0, [sp, #32]
   1c760:	mvn	r0, r0
   1c764:	add	r0, r0, r1
   1c768:	mov	r1, #255	; 0xff
   1c76c:	lsl	r2, r0, #3
   1c770:	add	r0, r8, #8
   1c774:	bl	11768 <memset@plt>
   1c778:	mov	r0, #0
   1c77c:	ldr	r1, [sp, #196]	; 0xc4
   1c780:	stm	r8, {r0, r1}
   1c784:	ldr	r0, [sp, #92]	; 0x5c
   1c788:	cmp	r0, #2
   1c78c:	bcc	1d670 <ftello64@plt+0xbde8>
   1c790:	ldrb	r0, [sl, #28]
   1c794:	ands	r0, r0, #16
   1c798:	bne	1d670 <ftello64@plt+0xbde8>
   1c79c:	ldrb	r1, [r9, #88]	; 0x58
   1c7a0:	sub	r5, fp, #48	; 0x30
   1c7a4:	mov	r0, #0
   1c7a8:	tst	r1, #1
   1c7ac:	mov	r1, #0
   1c7b0:	beq	1c7c4 <ftello64@plt+0xaf3c>
   1c7b4:	ldr	r2, [r9, #76]	; 0x4c
   1c7b8:	mov	r1, #0
   1c7bc:	cmp	r2, #0
   1c7c0:	movwgt	r1, #1
   1c7c4:	movw	r2, #10048	; 0x2740
   1c7c8:	ldr	r7, [sl]
   1c7cc:	cmp	r1, #0
   1c7d0:	mov	r6, #0
   1c7d4:	movt	r2, #3
   1c7d8:	vldr	d16, [r2]
   1c7dc:	ldr	r2, [r2, #8]
   1c7e0:	str	r2, [fp, #-40]	; 0xffffffd8
   1c7e4:	sub	r2, fp, #192	; 0xc0
   1c7e8:	add	r4, r2, #12
   1c7ec:	mov	r2, #16
   1c7f0:	vstr	d16, [fp, #-48]	; 0xffffffd0
   1c7f4:	str	r4, [fp, #-184]	; 0xffffff48
   1c7f8:	str	r2, [fp, #-188]	; 0xffffff44
   1c7fc:	str	r0, [fp, #-192]	; 0xffffff40
   1c800:	beq	1c820 <ftello64@plt+0xaf98>
   1c804:	mov	r0, #48	; 0x30
   1c808:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1c80c:	cmp	r0, #0
   1c810:	str	r0, [fp, #-40]	; 0xffffffd8
   1c814:	beq	1d7dc <ftello64@plt+0xbf54>
   1c818:	ldr	r0, [fp, #-192]	; 0xffffff40
   1c81c:	mov	r6, r5
   1c820:	ldr	r5, [sp, #92]	; 0x5c
   1c824:	ldr	sl, [r7, #72]	; 0x48
   1c828:	str	r4, [sp, #88]	; 0x58
   1c82c:	cmp	r0, r5
   1c830:	bcs	1c918 <ftello64@plt+0xb090>
   1c834:	sub	r0, fp, #192	; 0xc0
   1c838:	mov	r1, r5
   1c83c:	mov	r2, r4
   1c840:	mov	r3, #8
   1c844:	bl	2f920 <ftello64@plt+0x1e098>
   1c848:	cmp	r0, #0
   1c84c:	bne	1c91c <ftello64@plt+0xb094>
   1c850:	ldr	r1, [sp, #88]	; 0x58
   1c854:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c858:	mov	r4, r6
   1c85c:	mov	r5, r1
   1c860:	cmp	r0, r1
   1c864:	beq	1c86c <ftello64@plt+0xafe4>
   1c868:	bl	15b80 <ftello64@plt+0x42f8>
   1c86c:	mov	r0, #16
   1c870:	str	r5, [fp, #-184]	; 0xffffff48
   1c874:	mov	r8, #12
   1c878:	cmp	r4, #0
   1c87c:	str	r0, [fp, #-188]	; 0xffffff44
   1c880:	mov	r0, #0
   1c884:	str	r0, [fp, #-192]	; 0xffffff40
   1c888:	beq	1d774 <ftello64@plt+0xbeec>
   1c88c:	ldr	r1, [r4]
   1c890:	mov	r0, r4
   1c894:	ldr	r0, [r4, #8]
   1c898:	cmp	r1, #1
   1c89c:	blt	1d86c <ftello64@plt+0xbfe4>
   1c8a0:	mov	r5, #0
   1c8a4:	mov	r6, #0
   1c8a8:	add	r0, r0, r5
   1c8ac:	ldr	r0, [r0, #20]
   1c8b0:	bl	15b80 <ftello64@plt+0x42f8>
   1c8b4:	ldr	r0, [r4, #8]
   1c8b8:	add	r0, r0, r5
   1c8bc:	ldr	r0, [r0, #8]
   1c8c0:	bl	15b80 <ftello64@plt+0x42f8>
   1c8c4:	ldr	r1, [r4]
   1c8c8:	ldr	r0, [r4, #8]
   1c8cc:	add	r6, r6, #1
   1c8d0:	add	r5, r5, #24
   1c8d4:	cmp	r6, r1
   1c8d8:	blt	1c8a8 <ftello64@plt+0xb020>
   1c8dc:	b	1d86c <ftello64@plt+0xbfe4>
   1c8e0:	ldr	r1, [r3, #8]
   1c8e4:	cmp	r1, #0
   1c8e8:	beq	1c8f8 <ftello64@plt+0xb070>
   1c8ec:	ldrsb	r1, [r4, #28]
   1c8f0:	cmp	r1, #0
   1c8f4:	bmi	1b22c <ftello64@plt+0x99a4>
   1c8f8:	mov	r1, #0
   1c8fc:	cmp	r6, #0
   1c900:	str	r1, [sp, #80]	; 0x50
   1c904:	beq	1d7d4 <ftello64@plt+0xbf4c>
   1c908:	cmp	sl, #0
   1c90c:	mov	r6, #0
   1c910:	bne	1d7c8 <ftello64@plt+0xbf40>
   1c914:	b	1b230 <ftello64@plt+0x99a8>
   1c918:	str	r5, [fp, #-192]	; 0xffffff40
   1c91c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c920:	lsl	r2, r5, #3
   1c924:	mov	r1, r8
   1c928:	str	r2, [sp, #76]	; 0x4c
   1c92c:	str	r0, [sp, #84]	; 0x54
   1c930:	bl	1157c <memcpy@plt>
   1c934:	ldr	r4, [r8]
   1c938:	ldr	r0, [r8, #4]
   1c93c:	mov	ip, #0
   1c940:	cmp	r4, r0
   1c944:	ble	1c9d0 <ftello64@plt+0xb148>
   1c948:	mov	r0, ip
   1c94c:	bl	15b80 <ftello64@plt+0x42f8>
   1c950:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c954:	ldr	r4, [sp, #88]	; 0x58
   1c958:	cmp	r0, r4
   1c95c:	beq	1c964 <ftello64@plt+0xb0dc>
   1c960:	bl	15b80 <ftello64@plt+0x42f8>
   1c964:	mov	r0, #16
   1c968:	str	r4, [fp, #-184]	; 0xffffff48
   1c96c:	cmp	r6, #0
   1c970:	str	r0, [fp, #-188]	; 0xffffff44
   1c974:	mov	r0, #0
   1c978:	str	r0, [fp, #-192]	; 0xffffff40
   1c97c:	beq	1d670 <ftello64@plt+0xbde8>
   1c980:	ldr	r1, [r6]
   1c984:	ldr	r0, [r6, #8]
   1c988:	cmp	r1, #1
   1c98c:	blt	1d668 <ftello64@plt+0xbde0>
   1c990:	mov	r4, #0
   1c994:	mov	r5, #0
   1c998:	add	r0, r0, r4
   1c99c:	ldr	r0, [r0, #20]
   1c9a0:	bl	15b80 <ftello64@plt+0x42f8>
   1c9a4:	ldr	r0, [r6, #8]
   1c9a8:	add	r0, r0, r4
   1c9ac:	ldr	r0, [r0, #8]
   1c9b0:	bl	15b80 <ftello64@plt+0x42f8>
   1c9b4:	ldr	r1, [r6]
   1c9b8:	ldr	r0, [r6, #8]
   1c9bc:	add	r5, r5, #1
   1c9c0:	add	r4, r4, #24
   1c9c4:	cmp	r5, r1
   1c9c8:	blt	1c998 <ftello64@plt+0xb110>
   1c9cc:	b	1d668 <ftello64@plt+0xbde0>
   1c9d0:	add	r0, r8, #4
   1c9d4:	mov	lr, #1
   1c9d8:	mov	r5, #0
   1c9dc:	mov	ip, #0
   1c9e0:	mov	r3, #0
   1c9e4:	str	r7, [sp, #60]	; 0x3c
   1c9e8:	str	r6, [sp, #68]	; 0x44
   1c9ec:	str	r0, [sp, #64]	; 0x40
   1c9f0:	ldr	r0, [sp, #92]	; 0x5c
   1c9f4:	lsl	r0, r0, #4
   1c9f8:	str	r0, [sp, #44]	; 0x2c
   1c9fc:	mov	r0, #0
   1ca00:	str	r0, [sp, #72]	; 0x48
   1ca04:	ldr	r0, [r7]
   1ca08:	add	r1, r0, sl, lsl #3
   1ca0c:	ldr	r1, [r1, #4]
   1ca10:	uxtb	r2, r1
   1ca14:	cmp	r2, #9
   1ca18:	beq	1ca4c <ftello64@plt+0xb1c4>
   1ca1c:	cmp	r2, #8
   1ca20:	bne	1cac8 <ftello64@plt+0xb240>
   1ca24:	ldr	r0, [r0, sl, lsl #3]
   1ca28:	ldr	r1, [sp, #92]	; 0x5c
   1ca2c:	add	r0, r0, #1
   1ca30:	cmp	r0, r1
   1ca34:	bge	1cac8 <ftello64@plt+0xb240>
   1ca38:	mov	r1, r8
   1ca3c:	str	r4, [r1, r0, lsl #3]!
   1ca40:	mvn	r0, #0
   1ca44:	str	r0, [r1, #4]
   1ca48:	b	1cac8 <ftello64@plt+0xb240>
   1ca4c:	ldr	r0, [r0, sl, lsl #3]
   1ca50:	ldr	r2, [sp, #92]	; 0x5c
   1ca54:	add	r0, r0, #1
   1ca58:	cmp	r0, r2
   1ca5c:	bge	1cac8 <ftello64@plt+0xb240>
   1ca60:	ldr	r2, [r8, r0, lsl #3]
   1ca64:	cmp	r2, r4
   1ca68:	bge	1ca80 <ftello64@plt+0xb1f8>
   1ca6c:	add	r0, r8, r0, lsl #3
   1ca70:	mov	r1, r8
   1ca74:	str	r4, [r0, #4]
   1ca78:	ldr	r0, [sp, #84]	; 0x54
   1ca7c:	b	1caa0 <ftello64@plt+0xb218>
   1ca80:	tst	r1, #524288	; 0x80000
   1ca84:	beq	1cac0 <ftello64@plt+0xb238>
   1ca88:	ldr	r1, [sp, #84]	; 0x54
   1ca8c:	ldr	r1, [r1, r0, lsl #3]
   1ca90:	cmn	r1, #1
   1ca94:	beq	1cac0 <ftello64@plt+0xb238>
   1ca98:	ldr	r1, [sp, #84]	; 0x54
   1ca9c:	mov	r0, r8
   1caa0:	ldr	r2, [sp, #76]	; 0x4c
   1caa4:	mov	r7, ip
   1caa8:	str	r3, [sp, #48]	; 0x30
   1caac:	bl	1157c <memcpy@plt>
   1cab0:	ldr	r3, [sp, #48]	; 0x30
   1cab4:	mov	ip, r7
   1cab8:	mov	lr, #1
   1cabc:	b	1cac8 <ftello64@plt+0xb240>
   1cac0:	add	r0, r8, r0, lsl #3
   1cac4:	str	r4, [r0, #4]
   1cac8:	ldr	r0, [r8, #4]
   1cacc:	cmp	r4, r0
   1cad0:	ldreq	r0, [sp, #200]	; 0xc8
   1cad4:	cmpeq	sl, r0
   1cad8:	beq	1cb34 <ftello64@plt+0xb2ac>
   1cadc:	cmp	r6, #0
   1cae0:	beq	1cc0c <ftello64@plt+0xb384>
   1cae4:	cmp	r3, #1
   1cae8:	blt	1cc0c <ftello64@plt+0xb384>
   1caec:	str	ip, [sp, #52]	; 0x34
   1caf0:	mov	ip, r3
   1caf4:	mov	r0, #0
   1caf8:	subs	r1, r3, #1
   1cafc:	beq	1cb20 <ftello64@plt+0xb298>
   1cb00:	add	r2, r0, r1
   1cb04:	lsr	r3, r2, #1
   1cb08:	ldr	r7, [r5, r3, lsl #2]
   1cb0c:	cmp	r7, sl
   1cb10:	addlt	r0, lr, r2, lsr #1
   1cb14:	movge	r1, r3
   1cb18:	cmp	r0, r1
   1cb1c:	bcc	1cb00 <ftello64@plt+0xb278>
   1cb20:	ldr	r0, [r5, r0, lsl #2]
   1cb24:	mov	r3, ip
   1cb28:	ldr	ip, [sp, #52]	; 0x34
   1cb2c:	cmp	r0, sl
   1cb30:	bne	1cc0c <ftello64@plt+0xb384>
   1cb34:	ldr	r4, [sp, #88]	; 0x58
   1cb38:	cmp	r6, #0
   1cb3c:	beq	1d5e8 <ftello64@plt+0xbd60>
   1cb40:	ldr	r0, [sp, #92]	; 0x5c
   1cb44:	ldr	r1, [sp, #64]	; 0x40
   1cb48:	ldr	r2, [r1, #-4]
   1cb4c:	cmp	r2, #0
   1cb50:	bpl	1cb6c <ftello64@plt+0xb2e4>
   1cb54:	subs	r0, r0, #1
   1cb58:	add	r1, r1, #8
   1cb5c:	beq	1d5e8 <ftello64@plt+0xbd60>
   1cb60:	ldr	r2, [r1, #-4]
   1cb64:	cmp	r2, #0
   1cb68:	bmi	1cb54 <ftello64@plt+0xb2cc>
   1cb6c:	ldr	r2, [r1]
   1cb70:	cmn	r2, #1
   1cb74:	bne	1cb54 <ftello64@plt+0xb2cc>
   1cb78:	ldr	r0, [r6]
   1cb7c:	cmp	r0, #0
   1cb80:	beq	1d5e8 <ftello64@plt+0xbd60>
   1cb84:	sub	r1, r0, #1
   1cb88:	ldr	r7, [sp, #76]	; 0x4c
   1cb8c:	mov	r0, r8
   1cb90:	mov	r8, ip
   1cb94:	str	r1, [r6]
   1cb98:	add	sl, r1, r1, lsl #1
   1cb9c:	ldr	r4, [r6, #8]
   1cba0:	mov	r2, r7
   1cba4:	ldr	r1, [r4, sl, lsl #3]!
   1cba8:	str	r1, [sp, #100]	; 0x64
   1cbac:	ldr	r1, [r4, #8]
   1cbb0:	bl	1157c <memcpy@plt>
   1cbb4:	ldr	r0, [r4, #8]
   1cbb8:	ldr	r1, [sp, #92]	; 0x5c
   1cbbc:	mov	r2, r7
   1cbc0:	add	r1, r0, r1, lsl #3
   1cbc4:	ldr	r0, [sp, #84]	; 0x54
   1cbc8:	bl	1157c <memcpy@plt>
   1cbcc:	mov	r0, r8
   1cbd0:	bl	15b80 <ftello64@plt+0x42f8>
   1cbd4:	ldr	r0, [r6, #8]
   1cbd8:	add	r0, r0, sl, lsl #3
   1cbdc:	ldr	r0, [r0, #8]
   1cbe0:	bl	15b80 <ftello64@plt+0x42f8>
   1cbe4:	ldr	r0, [r6, #8]
   1cbe8:	mov	lr, #1
   1cbec:	add	r0, r0, sl, lsl #3
   1cbf0:	ldr	ip, [r0, #20]
   1cbf4:	ldr	r1, [r0, #12]
   1cbf8:	ldr	sl, [r0, #4]
   1cbfc:	ldr	r3, [r0, #16]
   1cc00:	mov	r5, ip
   1cc04:	str	r1, [sp, #72]	; 0x48
   1cc08:	b	1cc10 <ftello64@plt+0xb388>
   1cc0c:	str	r4, [sp, #100]	; 0x64
   1cc10:	ldr	r4, [sp, #188]	; 0xbc
   1cc14:	ldr	r0, [r4]
   1cc18:	add	r1, r0, sl, lsl #3
   1cc1c:	ldr	r1, [r1, #4]
   1cc20:	tst	r1, #8
   1cc24:	bne	1ccf8 <ftello64@plt+0xb470>
   1cc28:	tst	r1, #1048576	; 0x100000
   1cc2c:	bne	1cd88 <ftello64@plt+0xb500>
   1cc30:	uxtb	r1, r1
   1cc34:	cmp	r1, #4
   1cc38:	bne	1cdb4 <ftello64@plt+0xb52c>
   1cc3c:	ldr	r0, [r0, sl, lsl #3]
   1cc40:	ldr	r2, [sp, #92]	; 0x5c
   1cc44:	str	r5, [sp, #56]	; 0x38
   1cc48:	mov	r7, #0
   1cc4c:	mov	r5, r2
   1cc50:	add	r0, r0, #1
   1cc54:	cmp	r0, r2
   1cc58:	bge	1cc6c <ftello64@plt+0xb3e4>
   1cc5c:	ldr	r1, [fp, #20]
   1cc60:	ldr	r2, [r1, r0, lsl #3]!
   1cc64:	ldr	r1, [r1, #4]
   1cc68:	sub	r7, r1, r2
   1cc6c:	ldr	r8, [sp, #100]	; 0x64
   1cc70:	cmp	r6, #0
   1cc74:	beq	1d078 <ftello64@plt+0xb7f0>
   1cc78:	cmp	r0, r5
   1cc7c:	bge	1ccdc <ftello64@plt+0xb454>
   1cc80:	ldr	r2, [fp, #20]
   1cc84:	ldr	r1, [r2, r0, lsl #3]
   1cc88:	cmn	r1, #1
   1cc8c:	beq	1ccdc <ftello64@plt+0xb454>
   1cc90:	add	r0, r2, r0, lsl #3
   1cc94:	ldr	r0, [r0, #4]
   1cc98:	cmn	r0, #1
   1cc9c:	beq	1ccdc <ftello64@plt+0xb454>
   1cca0:	cmp	r7, #0
   1cca4:	beq	1d0f0 <ftello64@plt+0xb868>
   1cca8:	ldr	r0, [sp, #132]	; 0x84
   1ccac:	sub	r0, r0, r8
   1ccb0:	cmp	r0, r7
   1ccb4:	blt	1ccdc <ftello64@plt+0xb454>
   1ccb8:	ldr	r2, [sp, #108]	; 0x6c
   1ccbc:	str	ip, [sp, #52]	; 0x34
   1ccc0:	add	r0, r2, r1
   1ccc4:	add	r1, r2, r8
   1ccc8:	mov	r2, r7
   1cccc:	bl	11708 <bcmp@plt>
   1ccd0:	cmp	r0, #0
   1ccd4:	beq	1d2ac <ftello64@plt+0xba24>
   1ccd8:	ldr	ip, [sp, #52]	; 0x34
   1ccdc:	mov	sl, r5
   1cce0:	ldr	r5, [sp, #56]	; 0x38
   1cce4:	ldr	r4, [sp, #88]	; 0x58
   1cce8:	ldr	r0, [r6]
   1ccec:	cmp	r0, #0
   1ccf0:	bne	1d2e8 <ftello64@plt+0xba60>
   1ccf4:	b	1d7e4 <ftello64@plt+0xbf5c>
   1ccf8:	ldr	r0, [sp, #204]	; 0xcc
   1ccfc:	ldr	r1, [sp, #100]	; 0x64
   1cd00:	ldr	r8, [r4, #20]
   1cd04:	cmp	r3, #1
   1cd08:	ldr	r7, [r0, r1, lsl #2]
   1cd0c:	blt	1cd60 <ftello64@plt+0xb4d8>
   1cd10:	mov	r4, r3
   1cd14:	mov	r0, #0
   1cd18:	subs	r1, r3, #1
   1cd1c:	str	r7, [sp, #80]	; 0x50
   1cd20:	beq	1cd44 <ftello64@plt+0xb4bc>
   1cd24:	add	r2, r0, r1
   1cd28:	lsr	r3, r2, #1
   1cd2c:	ldr	r7, [r5, r3, lsl #2]
   1cd30:	cmp	r7, sl
   1cd34:	addlt	r0, lr, r2, lsr #1
   1cd38:	movge	r1, r3
   1cd3c:	cmp	r0, r1
   1cd40:	bcc	1cd24 <ftello64@plt+0xb49c>
   1cd44:	ldr	r0, [r5, r0, lsl #2]
   1cd48:	ldr	r7, [sp, #80]	; 0x50
   1cd4c:	mov	r3, r4
   1cd50:	cmp	r0, sl
   1cd54:	bne	1cd60 <ftello64@plt+0xb4d8>
   1cd58:	str	r5, [sp, #56]	; 0x38
   1cd5c:	b	1cea8 <ftello64@plt+0xb620>
   1cd60:	ldr	r0, [sp, #72]	; 0x48
   1cd64:	cmp	r0, #0
   1cd68:	beq	1ce7c <ftello64@plt+0xb5f4>
   1cd6c:	cmp	r3, #0
   1cd70:	str	r5, [sp, #56]	; 0x38
   1cd74:	bne	1d388 <ftello64@plt+0xbb00>
   1cd78:	mov	r0, r5
   1cd7c:	str	sl, [r5]
   1cd80:	mov	r3, #1
   1cd84:	b	1cea8 <ftello64@plt+0xb620>
   1cd88:	ldr	r3, [sp, #100]	; 0x64
   1cd8c:	mov	r0, r4
   1cd90:	mov	r1, sl
   1cd94:	add	r2, sp, #104	; 0x68
   1cd98:	mov	r8, ip
   1cd9c:	bl	28af4 <ftello64@plt+0x1726c>
   1cda0:	mov	lr, #1
   1cda4:	mov	r1, r0
   1cda8:	cmp	r1, #0
   1cdac:	mov	ip, r8
   1cdb0:	bne	1cde0 <ftello64@plt+0xb558>
   1cdb4:	ldr	r0, [r4]
   1cdb8:	ldr	r2, [sp, #100]	; 0x64
   1cdbc:	mov	r6, ip
   1cdc0:	add	r1, r0, sl, lsl #3
   1cdc4:	add	r0, sp, #104	; 0x68
   1cdc8:	bl	28e80 <ftello64@plt+0x175f8>
   1cdcc:	mov	ip, r6
   1cdd0:	mov	lr, #1
   1cdd4:	mov	r1, #1
   1cdd8:	cmp	r0, #0
   1cddc:	beq	1cec8 <ftello64@plt+0xb640>
   1cde0:	ldr	r0, [r4, #12]
   1cde4:	ldr	r2, [sp, #100]	; 0x64
   1cde8:	ldr	r6, [sp, #68]	; 0x44
   1cdec:	ldr	r7, [r0, sl, lsl #2]
   1cdf0:	add	r2, r1, r2
   1cdf4:	cmp	r6, #0
   1cdf8:	beq	1cf70 <ftello64@plt+0xb6e8>
   1cdfc:	ldr	r0, [sp, #196]	; 0xc4
   1ce00:	ldr	r4, [sp, #88]	; 0x58
   1ce04:	cmp	r2, r0
   1ce08:	bgt	1d2d8 <ftello64@plt+0xba50>
   1ce0c:	ldr	r0, [sp, #204]	; 0xcc
   1ce10:	ldr	r0, [r0, r2, lsl #2]
   1ce14:	cmp	r0, #0
   1ce18:	beq	1d2d8 <ftello64@plt+0xba50>
   1ce1c:	ldr	r1, [r0, #8]
   1ce20:	cmp	r1, #1
   1ce24:	blt	1d2d8 <ftello64@plt+0xba50>
   1ce28:	ldr	r0, [r0, #12]
   1ce2c:	str	r2, [sp, #100]	; 0x64
   1ce30:	mov	r8, r5
   1ce34:	subs	r1, r1, #1
   1ce38:	mov	r2, #0
   1ce3c:	beq	1ce64 <ftello64@plt+0xb5dc>
   1ce40:	mov	r2, #0
   1ce44:	add	r3, r2, r1
   1ce48:	lsr	r6, r3, #1
   1ce4c:	ldr	r5, [r0, r6, lsl #2]
   1ce50:	cmp	r5, r7
   1ce54:	addlt	r2, lr, r3, lsr #1
   1ce58:	movge	r1, r6
   1ce5c:	cmp	r2, r1
   1ce60:	bcc	1ce44 <ftello64@plt+0xb5bc>
   1ce64:	ldr	r0, [r0, r2, lsl #2]
   1ce68:	mov	r3, #0
   1ce6c:	mov	r5, r8
   1ce70:	cmp	r0, r7
   1ce74:	bne	1cec8 <ftello64@plt+0xb640>
   1ce78:	b	1d05c <ftello64@plt+0xb7d4>
   1ce7c:	mov	r0, #4
   1ce80:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1ce84:	cmp	r0, #0
   1ce88:	beq	1d9e4 <ftello64@plt+0xc15c>
   1ce8c:	mov	ip, r0
   1ce90:	str	sl, [r0]
   1ce94:	mov	r0, #1
   1ce98:	mov	r3, #1
   1ce9c:	mov	lr, #1
   1cea0:	str	r0, [sp, #72]	; 0x48
   1cea4:	str	ip, [sp, #56]	; 0x38
   1cea8:	add	r0, sl, sl, lsl #1
   1ceac:	add	r1, r8, r0, lsl #2
   1ceb0:	ldr	sl, [r1, #4]
   1ceb4:	cmp	sl, #1
   1ceb8:	ldrge	r2, [r7, #8]
   1cebc:	subsge	r2, r2, #1
   1cec0:	bge	1ceec <ftello64@plt+0xb664>
   1cec4:	ldr	r5, [sp, #56]	; 0x38
   1cec8:	ldr	r6, [sp, #68]	; 0x44
   1cecc:	cmp	r6, #0
   1ced0:	beq	1d87c <ftello64@plt+0xbff4>
   1ced4:	ldr	sl, [sp, #92]	; 0x5c
   1ced8:	ldr	r4, [sp, #88]	; 0x58
   1cedc:	ldr	r0, [r6]
   1cee0:	cmp	r0, #0
   1cee4:	bne	1d2e8 <ftello64@plt+0xba60>
   1cee8:	b	1d7e4 <ftello64@plt+0xbf5c>
   1ceec:	str	r3, [sp, #48]	; 0x30
   1cef0:	ldr	r1, [r1, #8]
   1cef4:	ldr	r3, [r7, #12]
   1cef8:	cmp	r2, #0
   1cefc:	beq	1cf9c <ftello64@plt+0xb714>
   1cf00:	mov	r5, #0
   1cf04:	mvn	lr, #0
   1cf08:	str	ip, [sp, #52]	; 0x34
   1cf0c:	str	r2, [sp, #80]	; 0x50
   1cf10:	b	1cf24 <ftello64@plt+0xb69c>
   1cf14:	ldr	r2, [sp, #80]	; 0x50
   1cf18:	add	r5, r5, #1
   1cf1c:	cmp	r5, sl
   1cf20:	beq	1cf8c <ftello64@plt+0xb704>
   1cf24:	ldr	r4, [r1, r5, lsl #2]
   1cf28:	mov	r7, #0
   1cf2c:	mov	ip, #1
   1cf30:	add	r6, r7, r2
   1cf34:	lsr	r0, r6, #1
   1cf38:	ldr	r9, [r3, r0, lsl #2]
   1cf3c:	cmp	r9, r4
   1cf40:	addlt	r7, ip, r6, lsr #1
   1cf44:	movge	r2, r0
   1cf48:	cmp	r7, r2
   1cf4c:	bcc	1cf30 <ftello64@plt+0xb6a8>
   1cf50:	ldr	r0, [r3, r7, lsl #2]
   1cf54:	cmp	r0, r4
   1cf58:	bne	1cf14 <ftello64@plt+0xb68c>
   1cf5c:	cmn	lr, #1
   1cf60:	mov	r7, lr
   1cf64:	mov	lr, r4
   1cf68:	beq	1cf14 <ftello64@plt+0xb68c>
   1cf6c:	b	1cfe0 <ftello64@plt+0xb758>
   1cf70:	str	r2, [sp, #100]	; 0x64
   1cf74:	mov	r3, #0
   1cf78:	cmn	r7, #1
   1cf7c:	bgt	1d064 <ftello64@plt+0xb7dc>
   1cf80:	cmn	r7, #2
   1cf84:	bne	1cec8 <ftello64@plt+0xb640>
   1cf88:	b	1d944 <ftello64@plt+0xc0bc>
   1cf8c:	ldr	ip, [sp, #52]	; 0x34
   1cf90:	mov	r7, lr
   1cf94:	mov	lr, #1
   1cf98:	b	1d054 <ftello64@plt+0xb7cc>
   1cf9c:	ldr	r4, [r3]
   1cfa0:	mvn	r7, #0
   1cfa4:	ldr	r2, [r1]
   1cfa8:	cmp	r4, r2
   1cfac:	beq	1cfd0 <ftello64@plt+0xb748>
   1cfb0:	mov	r2, r7
   1cfb4:	add	r1, r1, #4
   1cfb8:	subs	sl, sl, #1
   1cfbc:	mov	r7, r2
   1cfc0:	beq	1d050 <ftello64@plt+0xb7c8>
   1cfc4:	ldr	r2, [r1]
   1cfc8:	cmp	r4, r2
   1cfcc:	bne	1cfb0 <ftello64@plt+0xb728>
   1cfd0:	cmn	r7, #1
   1cfd4:	mov	r2, r4
   1cfd8:	beq	1cfb4 <ftello64@plt+0xb72c>
   1cfdc:	str	ip, [sp, #52]	; 0x34
   1cfe0:	ldr	r3, [sp, #48]	; 0x30
   1cfe4:	ldr	sl, [sp, #68]	; 0x44
   1cfe8:	ldr	ip, [sp, #52]	; 0x34
   1cfec:	ldr	r8, [sp, #56]	; 0x38
   1cff0:	mov	lr, #1
   1cff4:	cmp	r3, #1
   1cff8:	blt	1d0a4 <ftello64@plt+0xb81c>
   1cffc:	mov	r0, #0
   1d000:	mov	r5, r8
   1d004:	subs	r1, r3, #1
   1d008:	beq	1d02c <ftello64@plt+0xb7a4>
   1d00c:	add	r2, r0, r1
   1d010:	lsr	r3, r2, #1
   1d014:	ldr	r6, [r5, r3, lsl #2]
   1d018:	cmp	r6, r7
   1d01c:	addlt	r0, lr, r2, lsr #1
   1d020:	movge	r1, r3
   1d024:	cmp	r0, r1
   1d028:	bcc	1d00c <ftello64@plt+0xb784>
   1d02c:	ldr	r0, [r5, r0, lsl #2]
   1d030:	ldr	r3, [sp, #48]	; 0x30
   1d034:	cmp	r0, r7
   1d038:	bne	1d0a4 <ftello64@plt+0xb81c>
   1d03c:	mov	r7, r4
   1d040:	mov	r5, r8
   1d044:	cmn	r7, #1
   1d048:	bgt	1d064 <ftello64@plt+0xb7dc>
   1d04c:	b	1cf80 <ftello64@plt+0xb6f8>
   1d050:	mov	r7, r2
   1d054:	ldr	r5, [sp, #56]	; 0x38
   1d058:	ldr	r3, [sp, #48]	; 0x30
   1d05c:	cmn	r7, #1
   1d060:	ble	1cf80 <ftello64@plt+0xb6f8>
   1d064:	ldr	r8, [fp, #20]
   1d068:	ldr	r6, [sp, #68]	; 0x44
   1d06c:	ldr	r4, [sp, #100]	; 0x64
   1d070:	mov	sl, r7
   1d074:	b	1d370 <ftello64@plt+0xbae8>
   1d078:	cmp	r7, #0
   1d07c:	beq	1d0f0 <ftello64@plt+0xb868>
   1d080:	ldr	r0, [r4, #12]
   1d084:	add	r8, r7, r8
   1d088:	ldr	r5, [sp, #56]	; 0x38
   1d08c:	mov	r3, #0
   1d090:	str	r8, [sp, #100]	; 0x64
   1d094:	ldr	r7, [r0, sl, lsl #2]
   1d098:	cmn	r7, #1
   1d09c:	bgt	1d064 <ftello64@plt+0xb7dc>
   1d0a0:	b	1cf80 <ftello64@plt+0xb6f8>
   1d0a4:	cmp	sl, #0
   1d0a8:	beq	1d118 <ftello64@plt+0xb890>
   1d0ac:	ldr	r6, [sl]
   1d0b0:	ldr	r0, [sl, #4]
   1d0b4:	add	r1, r6, #1
   1d0b8:	cmp	r1, r0
   1d0bc:	str	r1, [sl]
   1d0c0:	bne	1d128 <ftello64@plt+0xb8a0>
   1d0c4:	ldr	r0, [sl, #8]
   1d0c8:	add	r1, r1, r1, lsl #1
   1d0cc:	lsl	r1, r1, #4
   1d0d0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1d0d4:	cmp	r0, #0
   1d0d8:	beq	1d940 <ftello64@plt+0xc0b8>
   1d0dc:	str	r0, [sl, #8]
   1d0e0:	ldr	r1, [sl, #4]
   1d0e4:	lsl	r1, r1, #1
   1d0e8:	str	r1, [sl, #4]
   1d0ec:	b	1d12c <ftello64@plt+0xb8a4>
   1d0f0:	ldr	r0, [sp, #72]	; 0x48
   1d0f4:	str	r7, [sp, #80]	; 0x50
   1d0f8:	cmp	r0, #0
   1d0fc:	beq	1d1fc <ftello64@plt+0xb974>
   1d100:	cmp	r3, #0
   1d104:	bne	1d4cc <ftello64@plt+0xbc44>
   1d108:	ldr	r5, [sp, #56]	; 0x38
   1d10c:	mov	r2, #1
   1d110:	str	sl, [r5]
   1d114:	b	1d228 <ftello64@plt+0xb9a0>
   1d118:	mov	r5, r8
   1d11c:	cmn	r7, #1
   1d120:	bgt	1d064 <ftello64@plt+0xb7dc>
   1d124:	b	1cf80 <ftello64@plt+0xb6f8>
   1d128:	ldr	r0, [sl, #8]
   1d12c:	ldr	r1, [sp, #100]	; 0x64
   1d130:	add	r6, r6, r6, lsl #1
   1d134:	str	r1, [r0, r6, lsl #3]!
   1d138:	str	r4, [r0, #4]
   1d13c:	ldr	r0, [sp, #44]	; 0x2c
   1d140:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1d144:	ldr	r1, [sl, #8]
   1d148:	cmp	r0, #0
   1d14c:	add	r4, r1, r6, lsl #3
   1d150:	str	r0, [r4, #8]!
   1d154:	beq	1d938 <ftello64@plt+0xc0b0>
   1d158:	ldr	r9, [sp, #76]	; 0x4c
   1d15c:	ldr	r1, [fp, #20]
   1d160:	mov	r2, r9
   1d164:	bl	1157c <memcpy@plt>
   1d168:	ldr	r0, [r4]
   1d16c:	ldr	r1, [sp, #92]	; 0x5c
   1d170:	mov	r2, r9
   1d174:	add	r0, r0, r1, lsl #3
   1d178:	ldr	r1, [sp, #84]	; 0x54
   1d17c:	bl	1157c <memcpy@plt>
   1d180:	ldr	r0, [sl, #8]
   1d184:	ldr	r3, [sp, #48]	; 0x30
   1d188:	add	r5, r0, r6, lsl #3
   1d18c:	cmp	r3, #1
   1d190:	mov	r6, r5
   1d194:	str	r3, [r6, #16]!
   1d198:	sub	sl, r6, #4
   1d19c:	blt	1d1d4 <ftello64@plt+0xb94c>
   1d1a0:	lsl	r4, r3, #2
   1d1a4:	str	r3, [sl]
   1d1a8:	mov	r0, r4
   1d1ac:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1d1b0:	cmp	r0, #0
   1d1b4:	str	r0, [r5, #20]
   1d1b8:	beq	1d9ec <ftello64@plt+0xc164>
   1d1bc:	ldr	r5, [sp, #52]	; 0x34
   1d1c0:	mov	r2, r4
   1d1c4:	mov	r1, r5
   1d1c8:	bl	1157c <memcpy@plt>
   1d1cc:	mov	ip, r5
   1d1d0:	b	1cf94 <ftello64@plt+0xb70c>
   1d1d4:	ldr	ip, [sp, #52]	; 0x34
   1d1d8:	ldr	r5, [sp, #56]	; 0x38
   1d1dc:	mov	r0, #0
   1d1e0:	mov	lr, #1
   1d1e4:	str	r0, [sl]
   1d1e8:	str	r0, [sl, #4]
   1d1ec:	str	r0, [sl, #8]
   1d1f0:	cmn	r7, #1
   1d1f4:	bgt	1d064 <ftello64@plt+0xb7dc>
   1d1f8:	b	1cf80 <ftello64@plt+0xb6f8>
   1d1fc:	mov	r0, #4
   1d200:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1d204:	cmp	r0, #0
   1d208:	beq	1d9e4 <ftello64@plt+0xc15c>
   1d20c:	mov	ip, r0
   1d210:	str	sl, [r0]
   1d214:	mov	r0, #1
   1d218:	mov	r2, #1
   1d21c:	mov	lr, #1
   1d220:	str	r0, [sp, #72]	; 0x48
   1d224:	mov	r5, ip
   1d228:	ldr	r0, [sp, #204]	; 0xcc
   1d22c:	ldr	r0, [r0, r8, lsl #2]
   1d230:	ldr	r1, [r0, #8]
   1d234:	cmp	r1, #1
   1d238:	blt	1cdb4 <ftello64@plt+0xb52c>
   1d23c:	mov	r9, r2
   1d240:	ldr	r2, [r4, #20]
   1d244:	add	r3, sl, sl, lsl #1
   1d248:	mov	r8, ip
   1d24c:	ldr	ip, [r0, #12]
   1d250:	add	r2, r2, r3, lsl #2
   1d254:	ldr	r2, [r2, #8]
   1d258:	ldr	r7, [r2]
   1d25c:	subs	r2, r1, #1
   1d260:	mov	r1, #0
   1d264:	beq	1d288 <ftello64@plt+0xba00>
   1d268:	add	r3, r1, r2
   1d26c:	lsr	r6, r3, #1
   1d270:	ldr	r0, [ip, r6, lsl #2]
   1d274:	cmp	r0, r7
   1d278:	addlt	r1, lr, r3, lsr #1
   1d27c:	movge	r2, r6
   1d280:	cmp	r1, r2
   1d284:	bcc	1d268 <ftello64@plt+0xb9e0>
   1d288:	ldr	r0, [ip, r1, lsl #2]
   1d28c:	ldr	r1, [sp, #80]	; 0x50
   1d290:	cmp	r0, r7
   1d294:	bne	1cda8 <ftello64@plt+0xb520>
   1d298:	mov	ip, r8
   1d29c:	mov	r3, r9
   1d2a0:	cmn	r7, #1
   1d2a4:	bgt	1d064 <ftello64@plt+0xb7dc>
   1d2a8:	b	1cf80 <ftello64@plt+0xb6f8>
   1d2ac:	ldr	r0, [r4, #12]
   1d2b0:	add	r8, r7, r8
   1d2b4:	ldr	ip, [sp, #52]	; 0x34
   1d2b8:	ldr	r5, [sp, #56]	; 0x38
   1d2bc:	mov	lr, #1
   1d2c0:	mov	r2, r8
   1d2c4:	ldr	r7, [r0, sl, lsl #2]
   1d2c8:	ldr	r0, [sp, #196]	; 0xc4
   1d2cc:	ldr	r4, [sp, #88]	; 0x58
   1d2d0:	cmp	r2, r0
   1d2d4:	ble	1ce0c <ftello64@plt+0xb584>
   1d2d8:	ldr	sl, [sp, #92]	; 0x5c
   1d2dc:	ldr	r0, [r6]
   1d2e0:	cmp	r0, #0
   1d2e4:	beq	1d7e4 <ftello64@plt+0xbf5c>
   1d2e8:	sub	r0, r0, #1
   1d2ec:	ldr	r7, [sp, #76]	; 0x4c
   1d2f0:	ldr	r8, [fp, #20]
   1d2f4:	mov	r9, ip
   1d2f8:	str	r0, [r6]
   1d2fc:	add	r5, r0, r0, lsl #1
   1d300:	ldr	r4, [r6, #8]
   1d304:	mov	r2, r7
   1d308:	ldr	r0, [r4, r5, lsl #3]!
   1d30c:	ldr	r1, [r4, #8]
   1d310:	str	r0, [sp, #100]	; 0x64
   1d314:	mov	r0, r8
   1d318:	bl	1157c <memcpy@plt>
   1d31c:	ldr	r0, [r4, #8]
   1d320:	mov	r2, r7
   1d324:	add	r1, r0, sl, lsl #3
   1d328:	ldr	r0, [sp, #84]	; 0x54
   1d32c:	bl	1157c <memcpy@plt>
   1d330:	ldr	r4, [sp, #100]	; 0x64
   1d334:	mov	r0, r9
   1d338:	bl	15b80 <ftello64@plt+0x42f8>
   1d33c:	ldr	r0, [r6, #8]
   1d340:	add	r0, r0, r5, lsl #3
   1d344:	ldr	r0, [r0, #8]
   1d348:	bl	15b80 <ftello64@plt+0x42f8>
   1d34c:	ldr	r0, [r6, #8]
   1d350:	mov	lr, #1
   1d354:	add	r0, r0, r5, lsl #3
   1d358:	ldr	ip, [r0, #20]
   1d35c:	ldr	r1, [r0, #12]
   1d360:	ldr	sl, [r0, #4]
   1d364:	ldr	r3, [r0, #16]
   1d368:	mov	r5, ip
   1d36c:	str	r1, [sp, #72]	; 0x48
   1d370:	ldr	r0, [r8, #4]
   1d374:	ldr	r9, [sp, #96]	; 0x60
   1d378:	ldr	r7, [sp, #60]	; 0x3c
   1d37c:	cmp	r4, r0
   1d380:	ble	1ca04 <ftello64@plt+0xb17c>
   1d384:	b	1c948 <ftello64@plt+0xb0c0>
   1d388:	ldr	r0, [sp, #72]	; 0x48
   1d38c:	str	r8, [sp, #52]	; 0x34
   1d390:	mov	r4, ip
   1d394:	mov	r8, r3
   1d398:	str	r7, [sp, #80]	; 0x50
   1d39c:	cmp	r0, r3
   1d3a0:	bne	1d3d4 <ftello64@plt+0xbb4c>
   1d3a4:	ldr	r0, [sp, #72]	; 0x48
   1d3a8:	lsl	r1, r0, #3
   1d3ac:	mov	r0, r4
   1d3b0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1d3b4:	ldr	r5, [sp, #56]	; 0x38
   1d3b8:	cmp	r0, #0
   1d3bc:	beq	1d944 <ftello64@plt+0xc0bc>
   1d3c0:	ldr	r1, [sp, #72]	; 0x48
   1d3c4:	mov	r4, r0
   1d3c8:	str	r0, [sp, #56]	; 0x38
   1d3cc:	lsl	r1, r1, #1
   1d3d0:	str	r1, [sp, #72]	; 0x48
   1d3d4:	ldr	r0, [sp, #56]	; 0x38
   1d3d8:	ldr	r0, [r0]
   1d3dc:	cmp	r0, sl
   1d3e0:	ble	1d470 <ftello64@plt+0xbbe8>
   1d3e4:	mov	ip, r8
   1d3e8:	cmp	r8, #1
   1d3ec:	blt	1d4a8 <ftello64@plt+0xbc20>
   1d3f0:	mov	r0, r8
   1d3f4:	ands	r1, r8, #3
   1d3f8:	sub	r2, r8, #1
   1d3fc:	beq	1d42c <ftello64@plt+0xbba4>
   1d400:	ldr	r0, [sp, #56]	; 0x38
   1d404:	mov	r3, r8
   1d408:	add	r7, r0, r8, lsl #2
   1d40c:	mov	r0, r8
   1d410:	mov	r3, r7
   1d414:	ldr	r6, [r3, #-4]!
   1d418:	subs	r1, r1, #1
   1d41c:	sub	r0, r0, #1
   1d420:	str	r6, [r7]
   1d424:	mov	r7, r3
   1d428:	bne	1d414 <ftello64@plt+0xbb8c>
   1d42c:	mov	ip, #0
   1d430:	cmp	r2, #3
   1d434:	bcc	1d4a8 <ftello64@plt+0xbc20>
   1d438:	ldr	r1, [sp, #56]	; 0x38
   1d43c:	add	r2, r1, r0, lsl #2
   1d440:	sub	r2, r2, #8
   1d444:	ldr	r6, [r2]
   1d448:	ldr	r1, [r2, #4]
   1d44c:	ldmdb	r2, {r3, r7}
   1d450:	sub	r0, r0, #4
   1d454:	cmp	r0, #0
   1d458:	stmda	r2, {r3, r7}
   1d45c:	str	r6, [r2, #4]
   1d460:	str	r1, [r2, #8]
   1d464:	sub	r2, r2, #16
   1d468:	bgt	1d444 <ftello64@plt+0xbbbc>
   1d46c:	b	1d4a8 <ftello64@plt+0xbc20>
   1d470:	ldr	r0, [sp, #56]	; 0x38
   1d474:	mov	ip, r8
   1d478:	add	r0, r0, r8, lsl #2
   1d47c:	ldr	r2, [r0, #-4]
   1d480:	cmp	r2, sl
   1d484:	ble	1d4a8 <ftello64@plt+0xbc20>
   1d488:	sub	r1, r8, #2
   1d48c:	str	r2, [r0]
   1d490:	sub	r1, r1, #1
   1d494:	ldr	r2, [r0, #-8]
   1d498:	sub	r0, r0, #4
   1d49c:	cmp	r2, sl
   1d4a0:	bgt	1d48c <ftello64@plt+0xbc04>
   1d4a4:	add	ip, r1, #2
   1d4a8:	ldr	r0, [sp, #56]	; 0x38
   1d4ac:	mov	r3, r8
   1d4b0:	add	r3, r8, #1
   1d4b4:	ldr	r7, [sp, #80]	; 0x50
   1d4b8:	ldr	r8, [sp, #52]	; 0x34
   1d4bc:	mov	lr, #1
   1d4c0:	str	sl, [r0, ip, lsl #2]
   1d4c4:	mov	ip, r4
   1d4c8:	b	1cea8 <ftello64@plt+0xb620>
   1d4cc:	ldr	r0, [sp, #72]	; 0x48
   1d4d0:	ldr	r5, [sp, #56]	; 0x38
   1d4d4:	mov	r8, ip
   1d4d8:	mov	r9, r3
   1d4dc:	cmp	r0, r3
   1d4e0:	bne	1d510 <ftello64@plt+0xbc88>
   1d4e4:	ldr	r0, [sp, #72]	; 0x48
   1d4e8:	lsl	r1, r0, #3
   1d4ec:	mov	r0, r8
   1d4f0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1d4f4:	cmp	r0, #0
   1d4f8:	beq	1d944 <ftello64@plt+0xc0bc>
   1d4fc:	ldr	r1, [sp, #72]	; 0x48
   1d500:	mov	r8, r0
   1d504:	mov	r5, r0
   1d508:	lsl	r1, r1, #1
   1d50c:	str	r1, [sp, #72]	; 0x48
   1d510:	ldr	r0, [r5]
   1d514:	mov	ip, r9
   1d518:	cmp	r0, sl
   1d51c:	ble	1d59c <ftello64@plt+0xbd14>
   1d520:	cmp	r9, #1
   1d524:	blt	1d5cc <ftello64@plt+0xbd44>
   1d528:	mov	r0, r9
   1d52c:	ands	r1, r9, #3
   1d530:	sub	r2, r9, #1
   1d534:	beq	1d55c <ftello64@plt+0xbcd4>
   1d538:	add	r7, r5, r9, lsl #2
   1d53c:	mov	r0, r9
   1d540:	mov	r3, r7
   1d544:	ldr	r6, [r3, #-4]!
   1d548:	subs	r1, r1, #1
   1d54c:	sub	r0, r0, #1
   1d550:	str	r6, [r7]
   1d554:	mov	r7, r3
   1d558:	bne	1d544 <ftello64@plt+0xbcbc>
   1d55c:	mov	ip, #0
   1d560:	cmp	r2, #3
   1d564:	bcc	1d5cc <ftello64@plt+0xbd44>
   1d568:	add	r2, r5, r0, lsl #2
   1d56c:	sub	r2, r2, #8
   1d570:	ldr	r6, [r2]
   1d574:	ldr	r1, [r2, #4]
   1d578:	ldmdb	r2, {r3, r7}
   1d57c:	sub	r0, r0, #4
   1d580:	cmp	r0, #0
   1d584:	stmda	r2, {r3, r7}
   1d588:	str	r6, [r2, #4]
   1d58c:	str	r1, [r2, #8]
   1d590:	sub	r2, r2, #16
   1d594:	bgt	1d570 <ftello64@plt+0xbce8>
   1d598:	b	1d5cc <ftello64@plt+0xbd44>
   1d59c:	add	r0, r5, r9, lsl #2
   1d5a0:	ldr	r2, [r0, #-4]
   1d5a4:	cmp	r2, sl
   1d5a8:	ble	1d5cc <ftello64@plt+0xbd44>
   1d5ac:	sub	r1, r9, #2
   1d5b0:	str	r2, [r0]
   1d5b4:	sub	r1, r1, #1
   1d5b8:	ldr	r2, [r0, #-8]
   1d5bc:	sub	r0, r0, #4
   1d5c0:	cmp	r2, sl
   1d5c4:	bgt	1d5b0 <ftello64@plt+0xbd28>
   1d5c8:	add	ip, r1, #2
   1d5cc:	str	sl, [r5, ip, lsl #2]
   1d5d0:	mov	ip, r8
   1d5d4:	ldr	r8, [sp, #100]	; 0x64
   1d5d8:	mov	r2, r9
   1d5dc:	add	r2, r9, #1
   1d5e0:	mov	lr, #1
   1d5e4:	b	1d228 <ftello64@plt+0xb9a0>
   1d5e8:	mov	r0, ip
   1d5ec:	bl	15b80 <ftello64@plt+0x42f8>
   1d5f0:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d5f4:	cmp	r0, r4
   1d5f8:	beq	1d600 <ftello64@plt+0xbd78>
   1d5fc:	bl	15b80 <ftello64@plt+0x42f8>
   1d600:	mov	r0, #16
   1d604:	str	r4, [fp, #-184]	; 0xffffff48
   1d608:	cmp	r6, #0
   1d60c:	str	r0, [fp, #-188]	; 0xffffff44
   1d610:	mov	r0, #0
   1d614:	str	r0, [fp, #-192]	; 0xffffff40
   1d618:	beq	1d670 <ftello64@plt+0xbde8>
   1d61c:	ldr	r1, [r6]
   1d620:	ldr	r0, [r6, #8]
   1d624:	cmp	r1, #1
   1d628:	blt	1d668 <ftello64@plt+0xbde0>
   1d62c:	mov	r4, #0
   1d630:	mov	r5, #0
   1d634:	add	r0, r0, r4
   1d638:	ldr	r0, [r0, #20]
   1d63c:	bl	15b80 <ftello64@plt+0x42f8>
   1d640:	ldr	r0, [r6, #8]
   1d644:	add	r0, r0, r4
   1d648:	ldr	r0, [r0, #8]
   1d64c:	bl	15b80 <ftello64@plt+0x42f8>
   1d650:	ldr	r1, [r6]
   1d654:	ldr	r0, [r6, #8]
   1d658:	add	r5, r5, #1
   1d65c:	add	r4, r4, #24
   1d660:	cmp	r5, r1
   1d664:	blt	1d634 <ftello64@plt+0xbdac>
   1d668:	bl	15b80 <ftello64@plt+0x42f8>
   1d66c:	ldr	r8, [fp, #20]
   1d670:	ldrb	r0, [sp, #180]	; 0xb4
   1d674:	cmp	r0, #0
   1d678:	bne	1d8b4 <ftello64@plt+0xc02c>
   1d67c:	ldr	r1, [fp, #-200]	; 0xffffff38
   1d680:	ldr	r2, [sp, #92]	; 0x5c
   1d684:	ldr	r5, [sp, #32]
   1d688:	add	r0, r8, #4
   1d68c:	ldr	r3, [r0, #-4]
   1d690:	cmn	r3, #1
   1d694:	bne	1d6b0 <ftello64@plt+0xbe28>
   1d698:	add	r0, r0, #8
   1d69c:	subs	r2, r2, #1
   1d6a0:	beq	1d6d0 <ftello64@plt+0xbe48>
   1d6a4:	ldr	r3, [r0, #-4]
   1d6a8:	cmn	r3, #1
   1d6ac:	beq	1d698 <ftello64@plt+0xbe10>
   1d6b0:	add	r3, r3, r1
   1d6b4:	str	r3, [r0, #-4]
   1d6b8:	ldr	r3, [r0]
   1d6bc:	add	r3, r3, r1
   1d6c0:	str	r3, [r0]
   1d6c4:	add	r0, r0, #8
   1d6c8:	subs	r2, r2, #1
   1d6cc:	bne	1d6a4 <ftello64@plt+0xbe1c>
   1d6d0:	cmp	r5, #1
   1d6d4:	blt	1d6ec <ftello64@plt+0xbe64>
   1d6d8:	ldr	r0, [sp, #92]	; 0x5c
   1d6dc:	lsl	r2, r5, #3
   1d6e0:	mov	r1, #255	; 0xff
   1d6e4:	add	r0, r8, r0, lsl #3
   1d6e8:	bl	11768 <memset@plt>
   1d6ec:	ldr	r0, [r9, #132]	; 0x84
   1d6f0:	mov	r8, #0
   1d6f4:	cmp	r0, #0
   1d6f8:	beq	1d774 <ftello64@plt+0xbeec>
   1d6fc:	ldr	r1, [sp, #92]	; 0x5c
   1d700:	cmp	r1, #2
   1d704:	bcc	1d774 <ftello64@plt+0xbeec>
   1d708:	ldr	r1, [sp, #32]
   1d70c:	ldr	r2, [fp, #16]
   1d710:	ldr	r6, [fp, #20]
   1d714:	mvn	r1, r1
   1d718:	add	r1, r1, r2
   1d71c:	mov	r2, #0
   1d720:	ldr	r3, [r0, r2, lsl #2]
   1d724:	cmp	r2, r3
   1d728:	bne	1d744 <ftello64@plt+0xbebc>
   1d72c:	add	r2, r2, #1
   1d730:	cmp	r1, r2
   1d734:	beq	1d770 <ftello64@plt+0xbee8>
   1d738:	ldr	r3, [r0, r2, lsl #2]
   1d73c:	cmp	r2, r3
   1d740:	beq	1d72c <ftello64@plt+0xbea4>
   1d744:	add	r3, r6, r3, lsl #3
   1d748:	add	r7, r6, r2, lsl #3
   1d74c:	ldr	r3, [r3, #8]
   1d750:	str	r3, [r7, #8]
   1d754:	ldr	r3, [r0, r2, lsl #2]
   1d758:	add	r3, r6, r3, lsl #3
   1d75c:	ldr	r3, [r3, #12]
   1d760:	str	r3, [r7, #12]
   1d764:	add	r2, r2, #1
   1d768:	cmp	r1, r2
   1d76c:	bne	1d738 <ftello64@plt+0xbeb0>
   1d770:	mov	r8, #0
   1d774:	ldr	r0, [sp, #204]	; 0xcc
   1d778:	bl	15b80 <ftello64@plt+0x42f8>
   1d77c:	ldr	r0, [sp, #96]	; 0x60
   1d780:	ldr	r0, [r0, #76]	; 0x4c
   1d784:	cmp	r0, #0
   1d788:	beq	1d7a4 <ftello64@plt+0xbf1c>
   1d78c:	add	r0, sp, #104	; 0x68
   1d790:	bl	25fa4 <ftello64@plt+0x1471c>
   1d794:	ldr	r0, [sp, #236]	; 0xec
   1d798:	bl	15b80 <ftello64@plt+0x42f8>
   1d79c:	ldr	r0, [sp, #220]	; 0xdc
   1d7a0:	bl	15b80 <ftello64@plt+0x42f8>
   1d7a4:	ldr	r0, [sp, #112]	; 0x70
   1d7a8:	bl	15b80 <ftello64@plt+0x42f8>
   1d7ac:	ldr	r0, [sp, #116]	; 0x74
   1d7b0:	bl	15b80 <ftello64@plt+0x42f8>
   1d7b4:	ldrb	r0, [sp, #179]	; 0xb3
   1d7b8:	cmp	r0, #0
   1d7bc:	beq	1d7c8 <ftello64@plt+0xbf40>
   1d7c0:	ldr	r0, [sp, #108]	; 0x6c
   1d7c4:	bl	15b80 <ftello64@plt+0x42f8>
   1d7c8:	mov	r0, r8
   1d7cc:	sub	sp, fp, #28
   1d7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7d4:	mov	r6, #0
   1d7d8:	b	1b230 <ftello64@plt+0x99a8>
   1d7dc:	mov	r8, #12
   1d7e0:	b	1d774 <ftello64@plt+0xbeec>
   1d7e4:	mov	r0, r5
   1d7e8:	mov	r5, #0
   1d7ec:	bl	15b80 <ftello64@plt+0x42f8>
   1d7f0:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d7f4:	cmp	r0, r4
   1d7f8:	beq	1d800 <ftello64@plt+0xbf78>
   1d7fc:	bl	15b80 <ftello64@plt+0x42f8>
   1d800:	mov	r0, #16
   1d804:	str	r4, [fp, #-184]	; 0xffffff48
   1d808:	mov	r8, #1
   1d80c:	cmp	r5, #0
   1d810:	str	r0, [fp, #-188]	; 0xffffff44
   1d814:	mov	r0, #0
   1d818:	str	r0, [fp, #-192]	; 0xffffff40
   1d81c:	bne	1d774 <ftello64@plt+0xbeec>
   1d820:	ldr	r1, [r6]
   1d824:	ldr	r0, [r6, #8]
   1d828:	cmp	r1, #1
   1d82c:	blt	1d86c <ftello64@plt+0xbfe4>
   1d830:	mov	r5, #0
   1d834:	mov	r4, #0
   1d838:	add	r0, r0, r5
   1d83c:	ldr	r0, [r0, #20]
   1d840:	bl	15b80 <ftello64@plt+0x42f8>
   1d844:	ldr	r0, [r6, #8]
   1d848:	add	r0, r0, r5
   1d84c:	ldr	r0, [r0, #8]
   1d850:	bl	15b80 <ftello64@plt+0x42f8>
   1d854:	ldr	r1, [r6]
   1d858:	ldr	r0, [r6, #8]
   1d85c:	add	r4, r4, #1
   1d860:	add	r5, r5, #24
   1d864:	cmp	r4, r1
   1d868:	blt	1d838 <ftello64@plt+0xbfb0>
   1d86c:	bl	15b80 <ftello64@plt+0x42f8>
   1d870:	b	1d774 <ftello64@plt+0xbeec>
   1d874:	mov	r8, r0
   1d878:	b	1d774 <ftello64@plt+0xbeec>
   1d87c:	ldr	r4, [sp, #88]	; 0x58
   1d880:	mov	r0, r5
   1d884:	mov	r5, #1
   1d888:	bl	15b80 <ftello64@plt+0x42f8>
   1d88c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d890:	cmp	r0, r4
   1d894:	bne	1d7fc <ftello64@plt+0xbf74>
   1d898:	b	1d800 <ftello64@plt+0xbf78>
   1d89c:	mov	r0, r6
   1d8a0:	bl	15b80 <ftello64@plt+0x42f8>
   1d8a4:	mov	r0, #0
   1d8a8:	bl	15b80 <ftello64@plt+0x42f8>
   1d8ac:	mov	r8, #12
   1d8b0:	b	1d774 <ftello64@plt+0xbeec>
   1d8b4:	ldr	r1, [sp, #92]	; 0x5c
   1d8b8:	ldr	r5, [sp, #32]
   1d8bc:	add	r0, r8, #4
   1d8c0:	ldr	r2, [r0, #-4]
   1d8c4:	cmn	r2, #1
   1d8c8:	bne	1d8e4 <ftello64@plt+0xc05c>
   1d8cc:	add	r0, r0, #8
   1d8d0:	subs	r1, r1, #1
   1d8d4:	beq	1d6d0 <ftello64@plt+0xbe48>
   1d8d8:	ldr	r2, [r0, #-4]
   1d8dc:	cmn	r2, #1
   1d8e0:	beq	1d8cc <ftello64@plt+0xc044>
   1d8e4:	ldr	r3, [sp, #132]	; 0x84
   1d8e8:	ldr	r7, [sp, #24]
   1d8ec:	ldr	ip, [sp, #116]	; 0x74
   1d8f0:	cmp	r2, r3
   1d8f4:	mov	r6, r7
   1d8f8:	addne	r6, ip, r2, lsl #2
   1d8fc:	ldr	r2, [r6]
   1d900:	str	r2, [r0, #-4]
   1d904:	ldr	r6, [r0]
   1d908:	cmp	r6, r3
   1d90c:	addne	r7, ip, r6, lsl #2
   1d910:	ldr	r3, [r7]
   1d914:	ldr	r7, [fp, #-200]	; 0xffffff38
   1d918:	add	r3, r3, r7
   1d91c:	add	r2, r2, r7
   1d920:	str	r3, [r0]
   1d924:	str	r2, [r0, #-4]
   1d928:	add	r0, r0, #8
   1d92c:	subs	r1, r1, #1
   1d930:	bne	1d8d8 <ftello64@plt+0xc050>
   1d934:	b	1d6d0 <ftello64@plt+0xbe48>
   1d938:	ldr	r5, [sp, #56]	; 0x38
   1d93c:	b	1d944 <ftello64@plt+0xc0bc>
   1d940:	mov	r5, r8
   1d944:	mov	r0, r5
   1d948:	bl	15b80 <ftello64@plt+0x42f8>
   1d94c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d950:	ldr	r4, [sp, #88]	; 0x58
   1d954:	cmp	r0, r4
   1d958:	beq	1d960 <ftello64@plt+0xc0d8>
   1d95c:	bl	15b80 <ftello64@plt+0x42f8>
   1d960:	mov	r0, #16
   1d964:	str	r4, [fp, #-184]	; 0xffffff48
   1d968:	mov	r8, #12
   1d96c:	str	r0, [fp, #-188]	; 0xffffff44
   1d970:	mov	r0, #0
   1d974:	str	r0, [fp, #-192]	; 0xffffff40
   1d978:	ldr	r0, [sp, #68]	; 0x44
   1d97c:	cmp	r0, #0
   1d980:	beq	1d774 <ftello64@plt+0xbeec>
   1d984:	ldr	r0, [sp, #68]	; 0x44
   1d988:	ldr	r1, [r0]
   1d98c:	mov	r4, r0
   1d990:	ldr	r0, [r0, #8]
   1d994:	cmp	r1, #1
   1d998:	blt	1d86c <ftello64@plt+0xbfe4>
   1d99c:	mov	r5, #0
   1d9a0:	mov	r6, #0
   1d9a4:	add	r0, r0, r5
   1d9a8:	ldr	r0, [r0, #20]
   1d9ac:	bl	15b80 <ftello64@plt+0x42f8>
   1d9b0:	ldr	r0, [r4, #8]
   1d9b4:	add	r0, r0, r5
   1d9b8:	ldr	r0, [r0, #8]
   1d9bc:	bl	15b80 <ftello64@plt+0x42f8>
   1d9c0:	ldr	r1, [r4]
   1d9c4:	ldr	r0, [r4, #8]
   1d9c8:	add	r6, r6, #1
   1d9cc:	add	r5, r5, #24
   1d9d0:	cmp	r6, r1
   1d9d4:	blt	1d9a4 <ftello64@plt+0xc11c>
   1d9d8:	b	1d86c <ftello64@plt+0xbfe4>
   1d9dc:	mov	r8, #1
   1d9e0:	b	1d774 <ftello64@plt+0xbeec>
   1d9e4:	mov	r5, #0
   1d9e8:	b	1d944 <ftello64@plt+0xc0bc>
   1d9ec:	ldr	r5, [sp, #56]	; 0x38
   1d9f0:	mov	r0, #0
   1d9f4:	str	r0, [r6]
   1d9f8:	str	r0, [sl]
   1d9fc:	b	1d944 <ftello64@plt+0xc0bc>
   1da00:	push	{fp, lr}
   1da04:	mov	fp, sp
   1da08:	sub	sp, sp, #16
   1da0c:	mov	ip, #1
   1da10:	str	r2, [sp, #4]
   1da14:	str	ip, [sp, #12]
   1da18:	mov	ip, #0
   1da1c:	str	ip, [sp]
   1da20:	ldr	ip, [fp, #8]
   1da24:	str	ip, [sp, #8]
   1da28:	bl	1da34 <ftello64@plt+0xc1ac>
   1da2c:	mov	sp, fp
   1da30:	pop	{fp, pc}
   1da34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da38:	add	fp, sp, #28
   1da3c:	sub	sp, sp, #60	; 0x3c
   1da40:	mvn	r4, #0
   1da44:	cmp	r3, #0
   1da48:	bmi	1dc6c <ftello64@plt+0xc3e4>
   1da4c:	mov	r6, r3
   1da50:	mov	r7, r2
   1da54:	cmp	r3, r2
   1da58:	bgt	1dc6c <ftello64@plt+0xc3e4>
   1da5c:	mov	r5, r0
   1da60:	ldr	r0, [fp, #8]
   1da64:	str	r1, [sp, #44]	; 0x2c
   1da68:	movw	r1, #0
   1da6c:	mov	r8, r7
   1da70:	ldr	r4, [r5]
   1da74:	movt	r1, #0
   1da78:	add	r0, r0, r6
   1da7c:	cmp	r0, r7
   1da80:	bicle	r8, r0, r0, asr #31
   1da84:	movw	r0, #0
   1da88:	movt	r0, #0
   1da8c:	orrs	r9, r1, r0
   1da90:	beq	1da9c <ftello64@plt+0xc214>
   1da94:	add	r0, r4, #136	; 0x88
   1da98:	bl	11558 <pthread_mutex_lock@plt>
   1da9c:	ldrb	r0, [r5, #28]
   1daa0:	ldr	r2, [fp, #16]
   1daa4:	cmp	r8, r6
   1daa8:	ubfx	r1, r0, #5, #2
   1daac:	str	r4, [sp, #36]	; 0x24
   1dab0:	str	r6, [fp, #-36]	; 0xffffffdc
   1dab4:	str	r1, [sp, #40]	; 0x28
   1dab8:	ble	1db58 <ftello64@plt+0xc2d0>
   1dabc:	tst	r0, #8
   1dac0:	bne	1db58 <ftello64@plt+0xc2d0>
   1dac4:	ldr	r6, [r5, #16]
   1dac8:	cmp	r6, #0
   1dacc:	beq	1db58 <ftello64@plt+0xc2d0>
   1dad0:	ldr	r4, [r5]
   1dad4:	mov	sl, r2
   1dad8:	mov	r0, r6
   1dadc:	mov	r1, #0
   1dae0:	mov	r2, #256	; 0x100
   1dae4:	bl	11768 <memset@plt>
   1dae8:	ldr	r1, [r4, #36]	; 0x24
   1daec:	mov	r0, r5
   1daf0:	mov	r2, r6
   1daf4:	bl	1a124 <ftello64@plt+0x889c>
   1daf8:	ldr	r0, [r4, #36]	; 0x24
   1dafc:	ldr	r1, [r4, #40]	; 0x28
   1db00:	cmp	r0, r1
   1db04:	beq	1db18 <ftello64@plt+0xc290>
   1db08:	mov	r0, r5
   1db0c:	mov	r2, r6
   1db10:	bl	1a124 <ftello64@plt+0x889c>
   1db14:	ldr	r0, [r4, #36]	; 0x24
   1db18:	ldr	r1, [r4, #44]	; 0x2c
   1db1c:	cmp	r0, r1
   1db20:	beq	1db34 <ftello64@plt+0xc2ac>
   1db24:	mov	r0, r5
   1db28:	mov	r2, r6
   1db2c:	bl	1a124 <ftello64@plt+0x889c>
   1db30:	ldr	r0, [r4, #36]	; 0x24
   1db34:	ldr	r1, [r4, #48]	; 0x30
   1db38:	cmp	r0, r1
   1db3c:	movne	r0, r5
   1db40:	movne	r2, r6
   1db44:	blne	1a124 <ftello64@plt+0x889c>
   1db48:	ldrb	r0, [r5, #28]
   1db4c:	mov	r2, sl
   1db50:	orr	r0, r0, #8
   1db54:	strb	r0, [r5, #28]
   1db58:	str	r9, [fp, #-40]	; 0xffffffd8
   1db5c:	mov	sl, #1
   1db60:	mov	r9, #0
   1db64:	cmp	r2, #0
   1db68:	str	r5, [fp, #-32]	; 0xffffffe0
   1db6c:	beq	1dbc0 <ftello64@plt+0xc338>
   1db70:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1db74:	ands	r1, r0, #16
   1db78:	bne	1dbf8 <ftello64@plt+0xc370>
   1db7c:	and	r0, r0, #6
   1db80:	cmp	r0, #4
   1db84:	bne	1dbe8 <ftello64@plt+0xc360>
   1db88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1db8c:	ldr	sl, [r2]
   1db90:	ldr	r0, [r0, #24]
   1db94:	cmp	sl, r0
   1db98:	bhi	1dbf0 <ftello64@plt+0xc368>
   1db9c:	cmp	sl, #1
   1dba0:	bge	1dbf4 <ftello64@plt+0xc36c>
   1dba4:	mov	sl, #1
   1dba8:	mov	r9, #0
   1dbac:	lsl	r0, sl, #3
   1dbb0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1dbb4:	cmp	r0, #0
   1dbb8:	bne	1dc08 <ftello64@plt+0xc380>
   1dbbc:	b	1dbd4 <ftello64@plt+0xc34c>
   1dbc0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1dbc4:	lsl	r0, sl, #3
   1dbc8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1dbcc:	cmp	r0, #0
   1dbd0:	bne	1dc08 <ftello64@plt+0xc380>
   1dbd4:	ldr	r5, [fp, #-40]	; 0xffffffd8
   1dbd8:	mvn	r4, #1
   1dbdc:	cmp	r5, #0
   1dbe0:	bne	1dc60 <ftello64@plt+0xc3d8>
   1dbe4:	b	1dc6c <ftello64@plt+0xc3e4>
   1dbe8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dbec:	ldr	r0, [r0, #24]
   1dbf0:	add	sl, r0, #1
   1dbf4:	mov	r9, r2
   1dbf8:	lsl	r0, sl, #3
   1dbfc:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1dc00:	cmp	r0, #0
   1dc04:	beq	1dbd4 <ftello64@plt+0xc34c>
   1dc08:	mov	r6, r0
   1dc0c:	ldr	r0, [fp, #12]
   1dc10:	str	r8, [sp]
   1dc14:	ldr	r1, [sp, #44]	; 0x2c
   1dc18:	mov	r2, r7
   1dc1c:	mov	r3, r4
   1dc20:	stmib	sp, {r0, sl}
   1dc24:	ldr	r0, [sp, #40]	; 0x28
   1dc28:	str	r6, [sp, #12]
   1dc2c:	str	r0, [sp, #16]
   1dc30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dc34:	bl	1b150 <ftello64@plt+0x98c8>
   1dc38:	cmp	r0, #0
   1dc3c:	beq	1dc78 <ftello64@plt+0xc3f0>
   1dc40:	cmp	r0, #1
   1dc44:	mvn	r4, #1
   1dc48:	mvneq	r4, #0
   1dc4c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   1dc50:	mov	r0, r6
   1dc54:	bl	15b80 <ftello64@plt+0x42f8>
   1dc58:	cmp	r5, #0
   1dc5c:	beq	1dc6c <ftello64@plt+0xc3e4>
   1dc60:	ldr	r0, [sp, #36]	; 0x24
   1dc64:	add	r0, r0, #136	; 0x88
   1dc68:	bl	114a4 <pthread_mutex_unlock@plt>
   1dc6c:	mov	r0, r4
   1dc70:	sub	sp, fp, #28
   1dc74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc78:	cmp	r9, #0
   1dc7c:	beq	1df60 <ftello64@plt+0xc6d8>
   1dc80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dc84:	add	r8, sl, #1
   1dc88:	ldrb	r0, [r0, #28]
   1dc8c:	ubfx	r0, r0, #1, #2
   1dc90:	cmp	r0, #1
   1dc94:	beq	1dce4 <ftello64@plt+0xc45c>
   1dc98:	cmp	r0, #0
   1dc9c:	bne	1dd10 <ftello64@plt+0xc488>
   1dca0:	lsl	r5, r8, #2
   1dca4:	mov	r0, r5
   1dca8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1dcac:	mov	r7, #0
   1dcb0:	cmp	r0, #0
   1dcb4:	str	r0, [r9, #4]
   1dcb8:	beq	1df44 <ftello64@plt+0xc6bc>
   1dcbc:	mov	r0, r5
   1dcc0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1dcc4:	cmp	r0, #0
   1dcc8:	str	r0, [r9, #8]
   1dccc:	beq	1dfe0 <ftello64@plt+0xc758>
   1dcd0:	str	r8, [r9]
   1dcd4:	mov	lr, #1
   1dcd8:	cmp	sl, #1
   1dcdc:	bge	1dd20 <ftello64@plt+0xc498>
   1dce0:	b	1dd00 <ftello64@plt+0xc478>
   1dce4:	ldr	r0, [r9]
   1dce8:	mov	lr, #1
   1dcec:	cmp	r8, r0
   1dcf0:	bhi	1df88 <ftello64@plt+0xc700>
   1dcf4:	mov	r8, r0
   1dcf8:	cmp	sl, #1
   1dcfc:	bge	1dd20 <ftello64@plt+0xc498>
   1dd00:	mov	sl, #0
   1dd04:	cmp	sl, r8
   1dd08:	bcc	1df20 <ftello64@plt+0xc698>
   1dd0c:	b	1df40 <ftello64@plt+0xc6b8>
   1dd10:	ldr	r8, [r9]
   1dd14:	mov	lr, #2
   1dd18:	cmp	sl, #1
   1dd1c:	blt	1dd00 <ftello64@plt+0xc478>
   1dd20:	ldr	r5, [r9, #4]
   1dd24:	ldr	r4, [r9, #8]
   1dd28:	mov	r2, #0
   1dd2c:	cmp	sl, #3
   1dd30:	str	r6, [sp, #44]	; 0x2c
   1dd34:	bhi	1ddc8 <ftello64@plt+0xc540>
   1dd38:	tst	sl, #1
   1dd3c:	mov	r3, r2
   1dd40:	beq	1dd5c <ftello64@plt+0xc4d4>
   1dd44:	ldr	r0, [sp, #44]	; 0x2c
   1dd48:	orr	r3, r2, #1
   1dd4c:	ldr	r1, [r0, r2, lsl #3]!
   1dd50:	str	r1, [r5, r2, lsl #2]
   1dd54:	ldr	r0, [r0, #4]
   1dd58:	str	r0, [r4, r2, lsl #2]
   1dd5c:	orr	r0, r2, #1
   1dd60:	cmp	sl, r0
   1dd64:	beq	1df0c <ftello64@plt+0xc684>
   1dd68:	ldr	r7, [sp, #44]	; 0x2c
   1dd6c:	add	r2, r3, #1
   1dd70:	sub	r0, sl, r3
   1dd74:	mov	r6, #0
   1dd78:	add	r1, r5, r2, lsl #2
   1dd7c:	add	r2, r4, r2, lsl #2
   1dd80:	add	ip, r7, r3, lsl #3
   1dd84:	add	r7, ip, #12
   1dd88:	ldr	r4, [r7, #-12]
   1dd8c:	add	r5, r1, r6
   1dd90:	subs	r0, r0, #2
   1dd94:	str	r4, [r5, #-4]
   1dd98:	add	r4, ip, r6, lsl #1
   1dd9c:	add	r5, r2, r6
   1dda0:	ldr	r3, [r4, #4]
   1dda4:	str	r3, [r5, #-4]
   1dda8:	ldr	r3, [r4, #8]
   1ddac:	str	r3, [r1, r6]
   1ddb0:	ldr	r3, [r7]
   1ddb4:	add	r7, r7, #16
   1ddb8:	str	r3, [r2, r6]
   1ddbc:	add	r6, r6, #8
   1ddc0:	bne	1dd88 <ftello64@plt+0xc500>
   1ddc4:	b	1df0c <ftello64@plt+0xc684>
   1ddc8:	ldr	r0, [sp, #44]	; 0x2c
   1ddcc:	str	lr, [sp, #40]	; 0x28
   1ddd0:	add	lr, r4, sl, lsl #2
   1ddd4:	add	r6, r5, sl, lsl #2
   1ddd8:	mov	r8, #0
   1dddc:	mov	r1, #0
   1dde0:	mov	r3, #0
   1dde4:	mov	r2, #0
   1dde8:	add	r7, r0, sl, lsl #3
   1ddec:	cmp	r0, lr
   1ddf0:	movwcc	r8, #1
   1ddf4:	cmp	r7, r4
   1ddf8:	movwhi	r1, #1
   1ddfc:	cmp	r0, r6
   1de00:	mov	r0, #0
   1de04:	movwcc	r3, #1
   1de08:	cmp	r7, r5
   1de0c:	mov	r7, #0
   1de10:	movwhi	r7, #1
   1de14:	cmp	r4, r6
   1de18:	mov	r6, #0
   1de1c:	movwcc	r6, #1
   1de20:	cmp	r5, lr
   1de24:	movwcc	r0, #1
   1de28:	tst	r0, r6
   1de2c:	bne	1deb8 <ftello64@plt+0xc630>
   1de30:	ands	r0, r7, r3
   1de34:	bne	1deb8 <ftello64@plt+0xc630>
   1de38:	ldr	lr, [sp, #40]	; 0x28
   1de3c:	ands	r0, r1, r8
   1de40:	bne	1dd38 <ftello64@plt+0xc4b0>
   1de44:	bic	r0, sl, #3
   1de48:	mov	r1, #1
   1de4c:	str	r4, [sp, #32]
   1de50:	str	r0, [sp, #28]
   1de54:	subs	r0, r0, #4
   1de58:	add	r0, r1, r0, lsr #2
   1de5c:	and	r1, r0, #1
   1de60:	str	r1, [sp, #24]
   1de64:	beq	1decc <ftello64@plt+0xc644>
   1de68:	ldr	r6, [sp, #44]	; 0x2c
   1de6c:	sub	r7, r0, r1
   1de70:	mov	r8, r4
   1de74:	mov	r3, #0
   1de78:	mov	r1, #32
   1de7c:	mov	r4, #64	; 0x40
   1de80:	mov	lr, r5
   1de84:	add	ip, r6, #32
   1de88:	vld2.32	{d16-d19}, [r6], r4
   1de8c:	add	r2, lr, #16
   1de90:	add	r0, r8, #16
   1de94:	subs	r7, r7, #2
   1de98:	add	r3, r3, #8
   1de9c:	vst1.32	{d16-d17}, [lr], r1
   1dea0:	vst1.32	{d18-d19}, [r8], r1
   1dea4:	vld2.32	{d16-d19}, [ip]
   1dea8:	vst1.32	{d16-d17}, [r2]
   1deac:	vst1.32	{d18-d19}, [r0]
   1deb0:	bne	1de84 <ftello64@plt+0xc5fc>
   1deb4:	b	1ded0 <ftello64@plt+0xc648>
   1deb8:	ldr	lr, [sp, #40]	; 0x28
   1debc:	tst	sl, #1
   1dec0:	mov	r3, r2
   1dec4:	bne	1dd44 <ftello64@plt+0xc4bc>
   1dec8:	b	1dd5c <ftello64@plt+0xc4d4>
   1decc:	mov	r3, #0
   1ded0:	ldr	r0, [sp, #24]
   1ded4:	ldr	lr, [sp, #40]	; 0x28
   1ded8:	ldr	r4, [sp, #32]
   1dedc:	cmp	r0, #0
   1dee0:	beq	1df00 <ftello64@plt+0xc678>
   1dee4:	ldr	r0, [sp, #44]	; 0x2c
   1dee8:	add	r0, r0, r3, lsl #3
   1deec:	vld2.32	{d16-d19}, [r0]
   1def0:	add	r0, r5, r3, lsl #2
   1def4:	vst1.32	{d16-d17}, [r0]
   1def8:	add	r0, r4, r3, lsl #2
   1defc:	vst1.32	{d18-d19}, [r0]
   1df00:	ldr	r2, [sp, #28]
   1df04:	cmp	sl, r2
   1df08:	bne	1dd38 <ftello64@plt+0xc4b0>
   1df0c:	ldr	r8, [r9]
   1df10:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1df14:	ldr	r6, [sp, #44]	; 0x2c
   1df18:	cmp	sl, r8
   1df1c:	bcs	1df40 <ftello64@plt+0xc6b8>
   1df20:	ldmib	r9, {r0, r1}
   1df24:	mvn	r2, #0
   1df28:	str	r2, [r1, sl, lsl #2]
   1df2c:	str	r2, [r0, sl, lsl #2]
   1df30:	add	sl, sl, #1
   1df34:	ldr	r3, [r9]
   1df38:	cmp	sl, r3
   1df3c:	bcc	1df28 <ftello64@plt+0xc6a0>
   1df40:	mov	r7, lr
   1df44:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1df48:	cmp	r7, #0
   1df4c:	ldrb	r0, [r1, #28]
   1df50:	and	r0, r0, #249	; 0xf9
   1df54:	orr	r0, r0, r7, lsl #1
   1df58:	strb	r0, [r1, #28]
   1df5c:	beq	1df80 <ftello64@plt+0xc6f8>
   1df60:	ldr	r0, [fp, #20]
   1df64:	cmp	r0, #0
   1df68:	beq	1df78 <ftello64@plt+0xc6f0>
   1df6c:	ldr	r0, [r6, #4]
   1df70:	sub	r4, r0, r4
   1df74:	b	1dc4c <ftello64@plt+0xc3c4>
   1df78:	ldr	r4, [r6]
   1df7c:	b	1dc4c <ftello64@plt+0xc3c4>
   1df80:	mvn	r4, #1
   1df84:	b	1dc4c <ftello64@plt+0xc3c4>
   1df88:	ldr	r0, [r9, #4]
   1df8c:	lsl	r1, r8, #2
   1df90:	str	r6, [sp, #44]	; 0x2c
   1df94:	mov	r6, r1
   1df98:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1df9c:	mov	r7, #0
   1dfa0:	cmp	r0, #0
   1dfa4:	beq	1dfec <ftello64@plt+0xc764>
   1dfa8:	mov	r5, r0
   1dfac:	ldr	r0, [r9, #8]
   1dfb0:	mov	r1, r6
   1dfb4:	bl	2f7f4 <ftello64@plt+0x1df6c>
   1dfb8:	cmp	r0, #0
   1dfbc:	beq	1dff4 <ftello64@plt+0xc76c>
   1dfc0:	ldr	r6, [sp, #44]	; 0x2c
   1dfc4:	str	r8, [r9]
   1dfc8:	str	r5, [r9, #4]
   1dfcc:	str	r0, [r9, #8]
   1dfd0:	mov	lr, #1
   1dfd4:	cmp	sl, #1
   1dfd8:	bge	1dd20 <ftello64@plt+0xc498>
   1dfdc:	b	1dd00 <ftello64@plt+0xc478>
   1dfe0:	ldr	r0, [r9, #4]
   1dfe4:	bl	15b80 <ftello64@plt+0x42f8>
   1dfe8:	b	1df44 <ftello64@plt+0xc6bc>
   1dfec:	ldr	r6, [sp, #44]	; 0x2c
   1dff0:	b	1df44 <ftello64@plt+0xc6bc>
   1dff4:	mov	r0, r5
   1dff8:	bl	15b80 <ftello64@plt+0x42f8>
   1dffc:	ldr	r6, [sp, #44]	; 0x2c
   1e000:	b	1df44 <ftello64@plt+0xc6bc>
   1e004:	push	{fp, lr}
   1e008:	mov	fp, sp
   1e00c:	sub	sp, sp, #16
   1e010:	mov	ip, #0
   1e014:	str	r2, [sp, #4]
   1e018:	str	ip, [sp, #12]
   1e01c:	ldr	ip, [fp, #12]
   1e020:	str	ip, [sp, #8]
   1e024:	ldr	ip, [fp, #8]
   1e028:	str	ip, [sp]
   1e02c:	bl	1da34 <ftello64@plt+0xc1ac>
   1e030:	mov	sp, fp
   1e034:	pop	{fp, pc}
   1e038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e03c:	add	fp, sp, #28
   1e040:	sub	sp, sp, #20
   1e044:	ldr	r4, [fp, #8]
   1e048:	mov	r8, r1
   1e04c:	mov	r1, r0
   1e050:	mov	r6, r2
   1e054:	orr	r0, r4, r2
   1e058:	ldr	r2, [fp, #20]
   1e05c:	orrs	r0, r0, r2
   1e060:	bmi	1e120 <ftello64@plt+0xc898>
   1e064:	adds	sl, r6, r4
   1e068:	bvs	1e120 <ftello64@plt+0xc898>
   1e06c:	mov	r5, #0
   1e070:	cmp	r4, #1
   1e074:	blt	1e0cc <ftello64@plt+0xc844>
   1e078:	mov	r9, r3
   1e07c:	cmp	r6, #1
   1e080:	blt	1e0d4 <ftello64@plt+0xc84c>
   1e084:	mov	r0, sl
   1e088:	mov	r5, r1
   1e08c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1e090:	cmp	r0, #0
   1e094:	beq	1e120 <ftello64@plt+0xc898>
   1e098:	mov	r1, r8
   1e09c:	mov	r2, r6
   1e0a0:	mov	r7, r0
   1e0a4:	bl	1157c <memcpy@plt>
   1e0a8:	add	r0, r7, r6
   1e0ac:	mov	r1, r9
   1e0b0:	mov	r2, r4
   1e0b4:	bl	1157c <memcpy@plt>
   1e0b8:	ldr	r2, [fp, #20]
   1e0bc:	mov	r1, r5
   1e0c0:	mov	r4, r7
   1e0c4:	mov	r5, #0
   1e0c8:	b	1e0dc <ftello64@plt+0xc854>
   1e0cc:	mov	r7, r8
   1e0d0:	b	1e0d8 <ftello64@plt+0xc850>
   1e0d4:	mov	r7, r9
   1e0d8:	mov	r4, #0
   1e0dc:	ldr	r0, [fp, #16]
   1e0e0:	ldr	r3, [fp, #12]
   1e0e4:	mov	r6, #1
   1e0e8:	str	r2, [sp, #4]
   1e0ec:	mov	r2, sl
   1e0f0:	str	r5, [sp]
   1e0f4:	str	r6, [sp, #12]
   1e0f8:	str	r0, [sp, #8]
   1e0fc:	mov	r0, r1
   1e100:	mov	r1, r7
   1e104:	bl	1da34 <ftello64@plt+0xc1ac>
   1e108:	mov	r5, r0
   1e10c:	mov	r0, r4
   1e110:	bl	15b80 <ftello64@plt+0x42f8>
   1e114:	mov	r0, r5
   1e118:	sub	sp, fp, #28
   1e11c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e120:	mvn	r0, #1
   1e124:	sub	sp, fp, #28
   1e128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e12c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e130:	add	fp, sp, #28
   1e134:	sub	sp, sp, #20
   1e138:	ldr	r4, [fp, #8]
   1e13c:	mov	r8, r1
   1e140:	mov	r1, r0
   1e144:	mov	r6, r2
   1e148:	orr	r0, r4, r2
   1e14c:	ldr	r2, [fp, #24]
   1e150:	orrs	r0, r0, r2
   1e154:	bmi	1e214 <ftello64@plt+0xc98c>
   1e158:	adds	sl, r6, r4
   1e15c:	bvs	1e214 <ftello64@plt+0xc98c>
   1e160:	mov	r5, #0
   1e164:	cmp	r4, #1
   1e168:	blt	1e1c0 <ftello64@plt+0xc938>
   1e16c:	mov	r9, r3
   1e170:	cmp	r6, #1
   1e174:	blt	1e1c8 <ftello64@plt+0xc940>
   1e178:	mov	r0, sl
   1e17c:	mov	r5, r1
   1e180:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1e184:	cmp	r0, #0
   1e188:	beq	1e214 <ftello64@plt+0xc98c>
   1e18c:	mov	r1, r8
   1e190:	mov	r2, r6
   1e194:	mov	r7, r0
   1e198:	bl	1157c <memcpy@plt>
   1e19c:	add	r0, r7, r6
   1e1a0:	mov	r1, r9
   1e1a4:	mov	r2, r4
   1e1a8:	bl	1157c <memcpy@plt>
   1e1ac:	ldr	r2, [fp, #24]
   1e1b0:	mov	r1, r5
   1e1b4:	mov	r4, r7
   1e1b8:	mov	r5, #0
   1e1bc:	b	1e1d0 <ftello64@plt+0xc948>
   1e1c0:	mov	r7, r8
   1e1c4:	b	1e1cc <ftello64@plt+0xc944>
   1e1c8:	mov	r7, r9
   1e1cc:	mov	r4, #0
   1e1d0:	ldr	r0, [fp, #20]
   1e1d4:	ldr	r6, [fp, #16]
   1e1d8:	ldr	r3, [fp, #12]
   1e1dc:	str	r2, [sp, #4]
   1e1e0:	mov	r2, sl
   1e1e4:	str	r5, [sp, #12]
   1e1e8:	str	r0, [sp, #8]
   1e1ec:	mov	r0, r1
   1e1f0:	mov	r1, r7
   1e1f4:	str	r6, [sp]
   1e1f8:	bl	1da34 <ftello64@plt+0xc1ac>
   1e1fc:	mov	r5, r0
   1e200:	mov	r0, r4
   1e204:	bl	15b80 <ftello64@plt+0x42f8>
   1e208:	mov	r0, r5
   1e20c:	sub	sp, fp, #28
   1e210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e214:	mvn	r0, #1
   1e218:	sub	sp, fp, #28
   1e21c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e220:	ldrb	ip, [r0, #28]
   1e224:	cmp	r2, #0
   1e228:	bic	ip, ip, #6
   1e22c:	orrne	ip, ip, #2
   1e230:	strb	ip, [r0, #28]
   1e234:	ldr	r0, [sp]
   1e238:	moveq	r0, r2
   1e23c:	cmp	r2, #0
   1e240:	moveq	r3, r2
   1e244:	stm	r1, {r2, r3}
   1e248:	str	r0, [r1, #8]
   1e24c:	bx	lr
   1e250:	push	{r4, sl, fp, lr}
   1e254:	add	fp, sp, #8
   1e258:	mov	r4, r0
   1e25c:	ldr	r0, [r0, #24]
   1e260:	bl	15b80 <ftello64@plt+0x42f8>
   1e264:	ldr	r0, [r4, #36]	; 0x24
   1e268:	bl	15b80 <ftello64@plt+0x42f8>
   1e26c:	ldr	r0, [r4, #40]	; 0x28
   1e270:	add	r1, r4, #4
   1e274:	cmp	r0, r1
   1e278:	beq	1e28c <ftello64@plt+0xca04>
   1e27c:	ldr	r0, [r0, #8]
   1e280:	bl	15b80 <ftello64@plt+0x42f8>
   1e284:	ldr	r0, [r4, #40]	; 0x28
   1e288:	bl	15b80 <ftello64@plt+0x42f8>
   1e28c:	ldr	r0, [r4, #12]
   1e290:	bl	15b80 <ftello64@plt+0x42f8>
   1e294:	ldr	r0, [r4, #48]	; 0x30
   1e298:	bl	15b80 <ftello64@plt+0x42f8>
   1e29c:	ldr	r0, [r4, #44]	; 0x2c
   1e2a0:	bl	15b80 <ftello64@plt+0x42f8>
   1e2a4:	mov	r0, r4
   1e2a8:	pop	{r4, sl, fp, lr}
   1e2ac:	b	15b80 <ftello64@plt+0x42f8>
   1e2b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2b4:	add	fp, sp, #28
   1e2b8:	sub	sp, sp, #108	; 0x6c
   1e2bc:	mov	r3, r0
   1e2c0:	ldrb	r0, [r0, #74]	; 0x4a
   1e2c4:	ldr	r9, [r3, #36]	; 0x24
   1e2c8:	ldr	r1, [r3, #48]	; 0x30
   1e2cc:	ldr	r8, [r3, #28]
   1e2d0:	str	r3, [sp, #20]
   1e2d4:	cmp	r9, r1
   1e2d8:	movgt	r9, r1
   1e2dc:	cmp	r0, #0
   1e2e0:	bne	1e2fc <ftello64@plt+0xca74>
   1e2e4:	ldr	r0, [r3, #64]	; 0x40
   1e2e8:	cmp	r0, #0
   1e2ec:	bne	1e2fc <ftello64@plt+0xca74>
   1e2f0:	ldrb	r0, [r3, #76]	; 0x4c
   1e2f4:	cmp	r0, #0
   1e2f8:	beq	1e304 <ftello64@plt+0xca7c>
   1e2fc:	ldr	r7, [r3, #32]
   1e300:	b	1e540 <ftello64@plt+0xccb8>
   1e304:	cmp	r9, r8
   1e308:	ble	1e518 <ftello64@plt+0xcc90>
   1e30c:	add	r5, r3, #16
   1e310:	add	sl, sp, #32
   1e314:	str	r9, [sp, #16]
   1e318:	b	1e338 <ftello64@plt+0xcab0>
   1e31c:	mov	r8, r9
   1e320:	ldr	r9, [sp, #16]
   1e324:	mov	r3, sl
   1e328:	add	sl, sp, #32
   1e32c:	cmp	r9, r8
   1e330:	mov	r7, r8
   1e334:	ble	1e910 <ftello64@plt+0xd088>
   1e338:	ldr	r6, [r3, #24]
   1e33c:	ldr	r4, [r3]
   1e340:	add	r0, r6, r8
   1e344:	ldrb	r7, [r4, r0]
   1e348:	tst	r7, #128	; 0x80
   1e34c:	bne	1e3a4 <ftello64@plt+0xcb1c>
   1e350:	mov	r0, r5
   1e354:	bl	115a0 <mbsinit@plt>
   1e358:	cmp	r0, #0
   1e35c:	beq	1e3a4 <ftello64@plt+0xcb1c>
   1e360:	mov	r0, r7
   1e364:	bl	1184c <towupper@plt>
   1e368:	cmp	r0, #128	; 0x80
   1e36c:	bcs	1e398 <ftello64@plt+0xcb10>
   1e370:	ldr	r3, [sp, #20]
   1e374:	ldr	r1, [r3, #4]
   1e378:	strb	r0, [r1, r8]
   1e37c:	ldr	r1, [r3, #8]
   1e380:	str	r0, [r1, r8, lsl #2]
   1e384:	add	r8, r8, #1
   1e388:	cmp	r9, r8
   1e38c:	mov	r7, r8
   1e390:	bgt	1e338 <ftello64@plt+0xcab0>
   1e394:	b	1e910 <ftello64@plt+0xd088>
   1e398:	ldr	r0, [sp, #20]
   1e39c:	ldr	r4, [r0]
   1e3a0:	ldr	r6, [r0, #24]
   1e3a4:	ldm	r5, {r0, r1}
   1e3a8:	str	r1, [fp, #-36]	; 0xffffffdc
   1e3ac:	sub	r2, r9, r8
   1e3b0:	mov	r3, r5
   1e3b4:	str	r0, [fp, #-40]	; 0xffffffd8
   1e3b8:	add	r0, r4, r6
   1e3bc:	add	r1, r0, r8
   1e3c0:	add	r0, sp, #28
   1e3c4:	bl	2fe20 <ftello64@plt+0x1e598>
   1e3c8:	sub	r4, r0, #1
   1e3cc:	mov	r6, r0
   1e3d0:	cmn	r4, #4
   1e3d4:	bhi	1e4c0 <ftello64@plt+0xcc38>
   1e3d8:	ldr	r0, [sp, #28]
   1e3dc:	bl	1184c <towupper@plt>
   1e3e0:	mov	r7, r0
   1e3e4:	ldr	r0, [sp, #28]
   1e3e8:	cmp	r7, r0
   1e3ec:	bne	1e410 <ftello64@plt+0xcb88>
   1e3f0:	ldr	sl, [sp, #20]
   1e3f4:	ldr	r1, [sl]
   1e3f8:	ldr	r2, [sl, #24]
   1e3fc:	ldr	r0, [sl, #4]
   1e400:	add	r1, r1, r2
   1e404:	add	r0, r0, r8
   1e408:	add	r1, r1, r8
   1e40c:	b	1e438 <ftello64@plt+0xcbb0>
   1e410:	mov	r0, sl
   1e414:	mov	r1, r7
   1e418:	sub	r2, fp, #40	; 0x28
   1e41c:	bl	114e0 <wcrtomb@plt>
   1e420:	cmp	r6, r0
   1e424:	bne	1e520 <ftello64@plt+0xcc98>
   1e428:	mov	r1, sl
   1e42c:	ldr	sl, [sp, #20]
   1e430:	ldr	r0, [sl, #4]
   1e434:	add	r0, r0, r8
   1e438:	mov	r2, r6
   1e43c:	bl	1157c <memcpy@plt>
   1e440:	ldr	r0, [sl, #8]
   1e444:	add	r9, r8, #1
   1e448:	str	r7, [r0, r8, lsl #2]
   1e44c:	add	r7, r6, r8
   1e450:	cmp	r9, r7
   1e454:	bge	1e31c <ftello64@plt+0xca94>
   1e458:	add	r0, r0, r8, lsl #2
   1e45c:	mvn	r1, #3
   1e460:	add	r2, r1, r6, lsl #2
   1e464:	mov	r1, #255	; 0xff
   1e468:	add	r0, r0, #4
   1e46c:	bl	11768 <memset@plt>
   1e470:	sub	r0, r6, #2
   1e474:	ands	r1, r4, #7
   1e478:	add	sl, sp, #32
   1e47c:	beq	1e48c <ftello64@plt+0xcc04>
   1e480:	subs	r1, r1, #1
   1e484:	add	r9, r9, #1
   1e488:	bne	1e480 <ftello64@plt+0xcbf8>
   1e48c:	ldr	r3, [sp, #20]
   1e490:	cmp	r0, #7
   1e494:	bcc	1e4a8 <ftello64@plt+0xcc20>
   1e498:	add	r0, r6, r8
   1e49c:	sub	r0, r0, r9
   1e4a0:	subs	r0, r0, #8
   1e4a4:	bne	1e4a0 <ftello64@plt+0xcc18>
   1e4a8:	ldr	r9, [sp, #16]
   1e4ac:	mov	r8, r7
   1e4b0:	cmp	r9, r8
   1e4b4:	mov	r7, r8
   1e4b8:	bgt	1e338 <ftello64@plt+0xcab0>
   1e4bc:	b	1e910 <ftello64@plt+0xd088>
   1e4c0:	ldr	r3, [sp, #20]
   1e4c4:	add	r0, r6, #1
   1e4c8:	cmp	r0, #2
   1e4cc:	bcc	1e4e0 <ftello64@plt+0xcc58>
   1e4d0:	ldr	r0, [r3, #36]	; 0x24
   1e4d4:	ldr	r1, [r3, #48]	; 0x30
   1e4d8:	cmp	r0, r1
   1e4dc:	blt	1e52c <ftello64@plt+0xcca4>
   1e4e0:	ldr	r0, [r3, #4]
   1e4e4:	cmn	r6, #1
   1e4e8:	strb	r7, [r0, r8]
   1e4ec:	ldr	r0, [r3, #8]
   1e4f0:	str	r7, [r0, r8, lsl #2]
   1e4f4:	add	r8, r8, #1
   1e4f8:	bne	1e32c <ftello64@plt+0xcaa4>
   1e4fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e500:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e504:	stm	r5, {r0, r1}
   1e508:	cmp	r9, r8
   1e50c:	mov	r7, r8
   1e510:	bgt	1e338 <ftello64@plt+0xcab0>
   1e514:	b	1e910 <ftello64@plt+0xd088>
   1e518:	mov	r7, r8
   1e51c:	b	1e910 <ftello64@plt+0xd088>
   1e520:	ldr	r3, [sp, #20]
   1e524:	mov	r7, r8
   1e528:	b	1e548 <ftello64@plt+0xccc0>
   1e52c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e530:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e534:	mov	r7, r8
   1e538:	stm	r5, {r0, r1}
   1e53c:	b	1e910 <ftello64@plt+0xd088>
   1e540:	cmp	r8, r9
   1e544:	bge	1e910 <ftello64@plt+0xd088>
   1e548:	mov	r4, r3
   1e54c:	mov	sl, r9
   1e550:	sub	r2, r9, r8
   1e554:	ldr	r0, [r4, #16]!
   1e558:	ldr	r1, [r4, #4]
   1e55c:	str	r0, [fp, #-40]	; 0xffffffd8
   1e560:	str	r1, [fp, #-36]	; 0xffffffdc
   1e564:	ldr	r0, [r4, #48]	; 0x30
   1e568:	cmp	r0, #0
   1e56c:	bne	1e68c <ftello64@plt+0xce04>
   1e570:	ldr	r0, [r3]
   1e574:	ldr	r1, [r3, #24]
   1e578:	mov	r9, r7
   1e57c:	add	r0, r0, r1
   1e580:	add	r7, r0, r7
   1e584:	add	r0, sp, #24
   1e588:	mov	r1, r7
   1e58c:	mov	r3, r4
   1e590:	bl	2fe20 <ftello64@plt+0x1e598>
   1e594:	mov	r5, r0
   1e598:	sub	r0, r0, #1
   1e59c:	cmn	r0, #4
   1e5a0:	str	r0, [sp, #16]
   1e5a4:	bhi	1e6e0 <ftello64@plt+0xce58>
   1e5a8:	ldr	r0, [sp, #24]
   1e5ac:	bl	1184c <towupper@plt>
   1e5b0:	mov	r6, r0
   1e5b4:	ldr	r0, [sp, #24]
   1e5b8:	cmp	r6, r0
   1e5bc:	bne	1e5cc <ftello64@plt+0xcd44>
   1e5c0:	ldr	r4, [sp, #20]
   1e5c4:	mov	r1, r7
   1e5c8:	b	1e5ec <ftello64@plt+0xcd64>
   1e5cc:	add	r0, sp, #32
   1e5d0:	sub	r2, fp, #40	; 0x28
   1e5d4:	mov	r1, r6
   1e5d8:	bl	114e0 <wcrtomb@plt>
   1e5dc:	cmp	r0, r5
   1e5e0:	bne	1e760 <ftello64@plt+0xced8>
   1e5e4:	ldr	r4, [sp, #20]
   1e5e8:	add	r1, sp, #32
   1e5ec:	ldr	r0, [r4, #4]
   1e5f0:	add	r0, r0, r8
   1e5f4:	mov	r2, r5
   1e5f8:	bl	1157c <memcpy@plt>
   1e5fc:	ldrb	r0, [r4, #76]	; 0x4c
   1e600:	mov	r7, r9
   1e604:	mov	r9, sl
   1e608:	mov	r3, r4
   1e60c:	cmp	r0, #0
   1e610:	bne	1e814 <ftello64@plt+0xcf8c>
   1e614:	ldr	r0, [r3, #8]
   1e618:	add	r4, r5, r8
   1e61c:	add	r7, r5, r7
   1e620:	str	r6, [r0, r8, lsl #2]
   1e624:	add	r6, r8, #1
   1e628:	cmp	r6, r4
   1e62c:	bge	1e684 <ftello64@plt+0xcdfc>
   1e630:	mvn	r1, #3
   1e634:	add	r0, r0, r6, lsl #2
   1e638:	add	r2, r1, r5, lsl #2
   1e63c:	mov	r1, #255	; 0xff
   1e640:	bl	11768 <memset@plt>
   1e644:	ldr	r1, [sp, #16]
   1e648:	sub	r0, r5, #2
   1e64c:	ands	r1, r1, #7
   1e650:	beq	1e660 <ftello64@plt+0xcdd8>
   1e654:	subs	r1, r1, #1
   1e658:	add	r6, r6, #1
   1e65c:	bne	1e654 <ftello64@plt+0xcdcc>
   1e660:	ldr	r3, [sp, #20]
   1e664:	cmp	r0, #7
   1e668:	bcc	1e67c <ftello64@plt+0xcdf4>
   1e66c:	add	r0, r5, r8
   1e670:	sub	r0, r0, r6
   1e674:	subs	r0, r0, #8
   1e678:	bne	1e674 <ftello64@plt+0xcdec>
   1e67c:	mov	r8, r4
   1e680:	b	1e540 <ftello64@plt+0xccb8>
   1e684:	mov	r8, r6
   1e688:	b	1e540 <ftello64@plt+0xccb8>
   1e68c:	cmp	r2, #1
   1e690:	mov	r9, r7
   1e694:	add	r7, sp, #32
   1e698:	ldrge	r1, [r3, #80]	; 0x50
   1e69c:	cmpge	r1, #1
   1e6a0:	blt	1e584 <ftello64@plt+0xccfc>
   1e6a4:	ldr	r7, [r3, #24]
   1e6a8:	ldr	r6, [r3]
   1e6ac:	add	r7, r9, r7
   1e6b0:	add	r3, r6, r7
   1e6b4:	mov	r6, #0
   1e6b8:	add	r7, sp, #32
   1e6bc:	ldrb	r5, [r3, r6]
   1e6c0:	ldrb	r5, [r0, r5]
   1e6c4:	strb	r5, [r7, r6]
   1e6c8:	add	r6, r6, #1
   1e6cc:	cmp	r6, r2
   1e6d0:	bge	1e584 <ftello64@plt+0xccfc>
   1e6d4:	cmp	r6, r1
   1e6d8:	blt	1e6bc <ftello64@plt+0xce34>
   1e6dc:	b	1e584 <ftello64@plt+0xccfc>
   1e6e0:	ldr	r3, [sp, #20]
   1e6e4:	add	r0, r5, #1
   1e6e8:	cmp	r0, #2
   1e6ec:	bcc	1e700 <ftello64@plt+0xce78>
   1e6f0:	ldr	r0, [r3, #36]	; 0x24
   1e6f4:	ldr	r1, [r3, #48]	; 0x30
   1e6f8:	cmp	r0, r1
   1e6fc:	blt	1e900 <ftello64@plt+0xd078>
   1e700:	ldr	r2, [r3, #24]
   1e704:	ldr	r0, [r3]
   1e708:	ldr	r1, [r3, #64]	; 0x40
   1e70c:	mov	r7, r9
   1e710:	add	r2, r2, r9
   1e714:	cmp	r1, #0
   1e718:	ldrb	r0, [r0, r2]
   1e71c:	bne	1eb94 <ftello64@plt+0xd30c>
   1e720:	ldr	r1, [r3, #4]
   1e724:	mov	r9, sl
   1e728:	strb	r0, [r1, r8]
   1e72c:	ldrb	r1, [r3, #76]	; 0x4c
   1e730:	cmp	r1, #0
   1e734:	bne	1eb9c <ftello64@plt+0xd314>
   1e738:	ldr	r1, [r3, #8]
   1e73c:	add	r7, r7, #1
   1e740:	cmn	r5, #1
   1e744:	str	r0, [r1, r8, lsl #2]
   1e748:	add	r8, r8, #1
   1e74c:	bne	1e540 <ftello64@plt+0xccb8>
   1e750:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e754:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e758:	stm	r4, {r0, r1}
   1e75c:	b	1e540 <ftello64@plt+0xccb8>
   1e760:	ldr	r3, [sp, #20]
   1e764:	mov	r2, r0
   1e768:	cmn	r0, #1
   1e76c:	beq	1e890 <ftello64@plt+0xd008>
   1e770:	ldr	r1, [r3, #36]	; 0x24
   1e774:	add	r0, r2, r8
   1e778:	cmp	r0, r1
   1e77c:	bhi	1e900 <ftello64@plt+0xd078>
   1e780:	str	r0, [sp, #12]
   1e784:	ldr	r0, [r3, #12]
   1e788:	mov	r7, r9
   1e78c:	cmp	r0, #0
   1e790:	bne	1e7b4 <ftello64@plt+0xcf2c>
   1e794:	lsl	r0, r1, #2
   1e798:	mov	r4, r2
   1e79c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1e7a0:	ldr	r3, [sp, #20]
   1e7a4:	mov	r2, r4
   1e7a8:	cmp	r0, #0
   1e7ac:	str	r0, [r3, #12]
   1e7b0:	beq	1eb88 <ftello64@plt+0xd300>
   1e7b4:	ldrb	r1, [r3, #76]	; 0x4c
   1e7b8:	ldr	r9, [sp, #16]
   1e7bc:	cmp	r1, #0
   1e7c0:	bne	1e9e0 <ftello64@plt+0xd158>
   1e7c4:	cmp	r8, #0
   1e7c8:	beq	1e9d8 <ftello64@plt+0xd150>
   1e7cc:	mov	r1, #0
   1e7d0:	cmp	r8, #4
   1e7d4:	bcc	1e9c8 <ftello64@plt+0xd140>
   1e7d8:	bic	r1, r8, #3
   1e7dc:	stmib	sp, {r2, r7}
   1e7e0:	mov	r2, #1
   1e7e4:	add	r3, pc, #964	; 0x3c4
   1e7e8:	sub	r7, r1, #4
   1e7ec:	add	r2, r2, r7, lsr #2
   1e7f0:	cmp	r7, #12
   1e7f4:	and	r4, r2, #3
   1e7f8:	bcs	1e924 <ftello64@plt+0xd09c>
   1e7fc:	vld1.64	{d16-d17}, [r3 :128]
   1e800:	mov	sl, r4
   1e804:	mov	r3, #0
   1e808:	cmp	sl, #0
   1e80c:	bne	1e998 <ftello64@plt+0xd110>
   1e810:	b	1e9b8 <ftello64@plt+0xd130>
   1e814:	ldr	lr, [r3, #12]
   1e818:	mov	r1, #0
   1e81c:	cmp	r5, #4
   1e820:	bcc	1e8dc <ftello64@plt+0xd054>
   1e824:	vdup.32	q8, r7
   1e828:	bic	r1, r5, #3
   1e82c:	mov	r3, #1
   1e830:	mov	r9, r7
   1e834:	subs	r2, r1, #4
   1e838:	add	r2, r3, r2, lsr #2
   1e83c:	add	r3, pc, #876	; 0x36c
   1e840:	and	ip, r2, #1
   1e844:	beq	1e8a8 <ftello64@plt+0xd020>
   1e848:	sub	r4, r2, ip
   1e84c:	add	r2, pc, #860	; 0x35c
   1e850:	vmov.i32	q10, #4	; 0x00000004
   1e854:	vmov.i32	q11, #8	; 0x00000008
   1e858:	add	r7, lr, r8, lsl #2
   1e85c:	mov	r3, #0
   1e860:	vld1.64	{d18-d19}, [r2 :128]
   1e864:	mov	r2, #32
   1e868:	vadd.i32	q12, q9, q8
   1e86c:	vadd.i32	q9, q9, q11
   1e870:	add	r0, r7, #16
   1e874:	subs	r4, r4, #2
   1e878:	add	r3, r3, #8
   1e87c:	vadd.i32	q13, q12, q10
   1e880:	vst1.32	{d24-d25}, [r7], r2
   1e884:	vst1.32	{d26-d27}, [r0]
   1e888:	bne	1e868 <ftello64@plt+0xcfe0>
   1e88c:	b	1e8b0 <ftello64@plt+0xd028>
   1e890:	ldr	r0, [r3, #4]
   1e894:	mov	r1, r7
   1e898:	mov	r2, r5
   1e89c:	mov	r4, r3
   1e8a0:	add	r0, r0, r8
   1e8a4:	b	1e5f8 <ftello64@plt+0xcd70>
   1e8a8:	vld1.64	{d18-d19}, [r3 :128]
   1e8ac:	mov	r3, #0
   1e8b0:	cmp	ip, #0
   1e8b4:	beq	1e8c8 <ftello64@plt+0xd040>
   1e8b8:	add	r0, r3, r8
   1e8bc:	vadd.i32	q8, q9, q8
   1e8c0:	add	r0, lr, r0, lsl #2
   1e8c4:	vst1.32	{d16-d17}, [r0]
   1e8c8:	ldr	r3, [sp, #20]
   1e8cc:	mov	r7, r9
   1e8d0:	cmp	r5, r1
   1e8d4:	mov	r9, sl
   1e8d8:	beq	1e614 <ftello64@plt+0xcd8c>
   1e8dc:	add	r0, r8, r1
   1e8e0:	add	r2, r7, r1
   1e8e4:	sub	r4, r5, r1
   1e8e8:	add	r0, lr, r0, lsl #2
   1e8ec:	str	r2, [r0], #4
   1e8f0:	add	r2, r2, #1
   1e8f4:	subs	r4, r4, #1
   1e8f8:	bne	1e8ec <ftello64@plt+0xd064>
   1e8fc:	b	1e614 <ftello64@plt+0xcd8c>
   1e900:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e904:	mov	r7, r9
   1e908:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e90c:	stm	r4, {r0, r1}
   1e910:	str	r8, [r3, #28]
   1e914:	str	r7, [r3, #32]
   1e918:	mov	r0, #0
   1e91c:	sub	sp, fp, #28
   1e920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e924:	mov	sl, r4
   1e928:	sub	r4, r2, r4
   1e92c:	add	r2, pc, #636	; 0x27c
   1e930:	vmov.i32	q9, #12	; 0x0000000c
   1e934:	vmov.i32	q10, #8	; 0x00000008
   1e938:	vmov.i32	q11, #4	; 0x00000004
   1e93c:	vmov.i32	q12, #16	; 0x00000010
   1e940:	mov	r3, #0
   1e944:	mov	lr, #64	; 0x40
   1e948:	mov	r7, r0
   1e94c:	vld1.64	{d16-d17}, [r2 :128]
   1e950:	mov	r2, r0
   1e954:	vadd.i32	q13, q8, q9
   1e958:	add	ip, r2, #48	; 0x30
   1e95c:	vadd.i32	q14, q8, q10
   1e960:	vadd.i32	q15, q8, q11
   1e964:	subs	r4, r4, #4
   1e968:	add	r3, r3, #16
   1e96c:	vst1.32	{d26-d27}, [ip]
   1e970:	vst1.32	{d16-d17}, [r7], lr
   1e974:	vadd.i32	q8, q8, q12
   1e978:	add	ip, r2, #32
   1e97c:	add	r2, r2, #16
   1e980:	vst1.32	{d28-d29}, [ip]
   1e984:	vst1.32	{d30-d31}, [r2]
   1e988:	mov	r2, r7
   1e98c:	bne	1e954 <ftello64@plt+0xd0cc>
   1e990:	cmp	sl, #0
   1e994:	beq	1e9b8 <ftello64@plt+0xd130>
   1e998:	vmov.i32	q9, #4	; 0x00000004
   1e99c:	add	r2, r0, r3, lsl #2
   1e9a0:	rsb	r3, sl, #0
   1e9a4:	vadd.i32	q10, q8, q9
   1e9a8:	vst1.32	{d16-d17}, [r2]!
   1e9ac:	adds	r3, r3, #1
   1e9b0:	vorr	q8, q10, q10
   1e9b4:	bcc	1e9a4 <ftello64@plt+0xd11c>
   1e9b8:	ldr	r3, [sp, #20]
   1e9bc:	ldmib	sp, {r2, r7}
   1e9c0:	cmp	r8, r1
   1e9c4:	beq	1e9d8 <ftello64@plt+0xd150>
   1e9c8:	str	r1, [r0, r1, lsl #2]
   1e9cc:	add	r1, r1, #1
   1e9d0:	cmp	r8, r1
   1e9d4:	bne	1e9c8 <ftello64@plt+0xd140>
   1e9d8:	mov	r0, #1
   1e9dc:	strb	r0, [r3, #76]	; 0x4c
   1e9e0:	ldr	r0, [r3, #4]
   1e9e4:	add	r1, sp, #32
   1e9e8:	mov	r4, r3
   1e9ec:	mov	sl, r2
   1e9f0:	add	r0, r0, r8
   1e9f4:	bl	1157c <memcpy@plt>
   1e9f8:	ldr	r0, [r4, #8]
   1e9fc:	cmp	sl, #2
   1ea00:	str	r6, [r0, r8, lsl #2]
   1ea04:	mov	r6, r7
   1ea08:	ldr	r1, [r4, #12]
   1ea0c:	str	r7, [r1, r8, lsl #2]
   1ea10:	bcc	1eb40 <ftello64@plt+0xd2b8>
   1ea14:	sub	lr, sl, #1
   1ea18:	mov	ip, r6
   1ea1c:	mov	r2, #1
   1ea20:	cmp	lr, #4
   1ea24:	bcc	1eaa8 <ftello64@plt+0xd220>
   1ea28:	add	r7, sl, r8
   1ea2c:	add	r4, r8, #1
   1ea30:	str	ip, [sp, #8]
   1ea34:	add	r6, r0, r4, lsl #2
   1ea38:	add	r3, r0, r7, lsl #2
   1ea3c:	add	r4, r1, r4, lsl #2
   1ea40:	cmp	r4, r3
   1ea44:	addcc	r3, r1, r7, lsl #2
   1ea48:	cmpcc	r6, r3
   1ea4c:	bcc	1eaa8 <ftello64@plt+0xd220>
   1ea50:	add	r2, pc, #360	; 0x168
   1ea54:	ldr	r3, [sp, #8]
   1ea58:	vdup.32	q9, r9
   1ea5c:	vdup.32	q10, r5
   1ea60:	vmov.i32	q12, #4	; 0x00000004
   1ea64:	vmov.i8	q13, #255	; 0xff
   1ea68:	vld1.64	{d22-d23}, [r2 :128]
   1ea6c:	vdup.32	q8, r3
   1ea70:	bic	r3, lr, #3
   1ea74:	orr	r2, r3, #1
   1ea78:	mov	r7, r3
   1ea7c:	vcgt.u32	q14, q10, q11
   1ea80:	subs	r7, r7, #4
   1ea84:	vbsl	q14, q11, q9
   1ea88:	vadd.i32	q11, q11, q12
   1ea8c:	vadd.i32	q14, q14, q8
   1ea90:	vst1.32	{d28-d29}, [r4]!
   1ea94:	vst1.32	{d26-d27}, [r6]!
   1ea98:	bne	1ea7c <ftello64@plt+0xd1f4>
   1ea9c:	cmp	lr, r3
   1eaa0:	mov	r6, ip
   1eaa4:	beq	1eb40 <ftello64@plt+0xd2b8>
   1eaa8:	tst	sl, #1
   1eaac:	mov	r3, r2
   1eab0:	bne	1ead8 <ftello64@plt+0xd250>
   1eab4:	cmp	r2, r5
   1eab8:	mov	r3, r9
   1eabc:	add	r7, r2, r8
   1eac0:	movcc	r3, r2
   1eac4:	add	r3, r3, ip
   1eac8:	str	r3, [r1, r7, lsl #2]
   1eacc:	mvn	r3, #0
   1ead0:	str	r3, [r0, r7, lsl #2]
   1ead4:	add	r3, r2, #1
   1ead8:	add	r2, r2, #1
   1eadc:	mov	r6, ip
   1eae0:	cmp	sl, r2
   1eae4:	beq	1eb40 <ftello64@plt+0xd2b8>
   1eae8:	add	r2, r8, r3
   1eaec:	add	r2, r2, #1
   1eaf0:	add	r1, r1, r2, lsl #2
   1eaf4:	add	r0, r0, r2, lsl #2
   1eaf8:	mvn	r2, #0
   1eafc:	cmp	r3, r5
   1eb00:	mov	r7, r9
   1eb04:	movcc	r7, r3
   1eb08:	add	r7, r7, r6
   1eb0c:	str	r7, [r1, #-4]
   1eb10:	add	r7, r3, #1
   1eb14:	add	r3, r3, #2
   1eb18:	str	r2, [r0, #-4]
   1eb1c:	cmp	r7, r5
   1eb20:	movcs	r7, r9
   1eb24:	cmp	r3, sl
   1eb28:	add	r7, r7, r6
   1eb2c:	str	r7, [r1]
   1eb30:	str	r2, [r0]
   1eb34:	add	r1, r1, #8
   1eb38:	add	r0, r0, #8
   1eb3c:	bne	1eafc <ftello64@plt+0xd274>
   1eb40:	ldr	r3, [sp, #20]
   1eb44:	sub	r1, sl, r5
   1eb48:	mov	r7, r6
   1eb4c:	ldr	r0, [r3, #48]	; 0x30
   1eb50:	ldr	r2, [r3, #52]	; 0x34
   1eb54:	add	r0, r0, r1
   1eb58:	cmp	r2, r6
   1eb5c:	str	r0, [r3, #48]	; 0x30
   1eb60:	ble	1eb70 <ftello64@plt+0xd2e8>
   1eb64:	ldr	r2, [r3, #56]	; 0x38
   1eb68:	add	r1, r2, r1
   1eb6c:	str	r1, [r3, #56]	; 0x38
   1eb70:	ldr	r9, [r3, #36]	; 0x24
   1eb74:	ldr	r8, [sp, #12]
   1eb78:	add	r7, r5, r7
   1eb7c:	cmp	r9, r0
   1eb80:	movgt	r9, r0
   1eb84:	b	1e540 <ftello64@plt+0xccb8>
   1eb88:	mov	r0, #12
   1eb8c:	sub	sp, fp, #28
   1eb90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb94:	ldrb	r0, [r1, r0]
   1eb98:	b	1e720 <ftello64@plt+0xce98>
   1eb9c:	ldr	r1, [r3, #12]
   1eba0:	str	r7, [r1, r8, lsl #2]
   1eba4:	b	1e738 <ftello64@plt+0xceb0>
   1eba8:	nop	{0}
   1ebac:	nop	{0}
   1ebb0:	andeq	r0, r0, r0
   1ebb4:	andeq	r0, r0, r1
   1ebb8:	andeq	r0, r0, r2
   1ebbc:	andeq	r0, r0, r3
   1ebc0:	andeq	r0, r0, r1
   1ebc4:	andeq	r0, r0, r2
   1ebc8:	andeq	r0, r0, r3
   1ebcc:	andeq	r0, r0, r4
   1ebd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebd4:	add	fp, sp, #28
   1ebd8:	sub	sp, sp, #68	; 0x44
   1ebdc:	mov	r4, r0
   1ebe0:	ldr	r8, [r0, #28]
   1ebe4:	ldr	r5, [r0, #36]	; 0x24
   1ebe8:	ldr	r0, [r0, #48]	; 0x30
   1ebec:	cmp	r5, r0
   1ebf0:	movgt	r5, r0
   1ebf4:	cmp	r5, r8
   1ebf8:	ble	1edd0 <ftello64@plt+0xd548>
   1ebfc:	add	r9, r4, #16
   1ec00:	mov	r0, sp
   1ec04:	ldr	r3, [r4, #64]	; 0x40
   1ec08:	ldm	r9, {r6, sl}
   1ec0c:	sub	r2, r5, r8
   1ec10:	cmp	r3, #0
   1ec14:	bne	1ed14 <ftello64@plt+0xd48c>
   1ec18:	ldr	r3, [r4]
   1ec1c:	ldr	r1, [r4, #24]
   1ec20:	add	r1, r3, r1
   1ec24:	add	r1, r1, r8
   1ec28:	mov	r3, r9
   1ec2c:	bl	2fe20 <ftello64@plt+0x1e598>
   1ec30:	mov	r7, r0
   1ec34:	add	r0, r0, #1
   1ec38:	cmp	r0, #2
   1ec3c:	bcc	1ec58 <ftello64@plt+0xd3d0>
   1ec40:	cmn	r7, #2
   1ec44:	bne	1ec84 <ftello64@plt+0xd3fc>
   1ec48:	ldr	r0, [r4, #36]	; 0x24
   1ec4c:	ldr	r1, [r4, #48]	; 0x30
   1ec50:	cmp	r0, r1
   1ec54:	blt	1edcc <ftello64@plt+0xd544>
   1ec58:	ldr	r1, [r4, #24]
   1ec5c:	ldr	r0, [r4]
   1ec60:	add	r1, r1, r8
   1ec64:	ldrb	r0, [r0, r1]
   1ec68:	str	r0, [sp]
   1ec6c:	ldr	r1, [r4, #64]	; 0x40
   1ec70:	cmp	r1, #0
   1ec74:	bne	1edc0 <ftello64@plt+0xd538>
   1ec78:	mov	r7, #1
   1ec7c:	stm	r9, {r6, sl}
   1ec80:	b	1ec88 <ftello64@plt+0xd400>
   1ec84:	ldr	r0, [sp]
   1ec88:	ldr	r1, [r4, #8]
   1ec8c:	add	sl, r7, r8
   1ec90:	add	r6, r8, #1
   1ec94:	cmp	r6, sl
   1ec98:	str	r0, [r1, r8, lsl #2]
   1ec9c:	bge	1ed00 <ftello64@plt+0xd478>
   1eca0:	mvn	r0, #3
   1eca4:	add	r2, r0, r7, lsl #2
   1eca8:	add	r0, r1, r8, lsl #2
   1ecac:	mov	r1, #255	; 0xff
   1ecb0:	add	r0, r0, #4
   1ecb4:	bl	11768 <memset@plt>
   1ecb8:	sub	r1, r7, #1
   1ecbc:	sub	r0, r7, #2
   1ecc0:	ands	r1, r1, #7
   1ecc4:	beq	1ecd4 <ftello64@plt+0xd44c>
   1ecc8:	subs	r1, r1, #1
   1eccc:	add	r6, r6, #1
   1ecd0:	bne	1ecc8 <ftello64@plt+0xd440>
   1ecd4:	cmp	r0, #7
   1ecd8:	bcc	1ecec <ftello64@plt+0xd464>
   1ecdc:	add	r0, r7, r8
   1ece0:	sub	r0, r0, r6
   1ece4:	subs	r0, r0, #8
   1ece8:	bne	1ece4 <ftello64@plt+0xd45c>
   1ecec:	mov	r8, sl
   1ecf0:	mov	r0, sp
   1ecf4:	cmp	r5, r8
   1ecf8:	bgt	1ec04 <ftello64@plt+0xd37c>
   1ecfc:	b	1edd0 <ftello64@plt+0xd548>
   1ed00:	mov	r8, r6
   1ed04:	mov	r0, sp
   1ed08:	cmp	r5, r8
   1ed0c:	bgt	1ec04 <ftello64@plt+0xd37c>
   1ed10:	b	1edd0 <ftello64@plt+0xd548>
   1ed14:	cmp	r2, #1
   1ed18:	add	r1, sp, #4
   1ed1c:	blt	1ec28 <ftello64@plt+0xd3a0>
   1ed20:	ldr	r1, [r4, #80]	; 0x50
   1ed24:	cmp	r1, #1
   1ed28:	add	r1, sp, #4
   1ed2c:	blt	1ec28 <ftello64@plt+0xd3a0>
   1ed30:	ldr	r7, [r4, #24]
   1ed34:	ldm	r4, {r1, ip}
   1ed38:	cmp	r2, #2
   1ed3c:	add	r7, r8, r7
   1ed40:	ldrb	r1, [r1, r7]
   1ed44:	ldrb	r1, [r3, r1]
   1ed48:	strb	r1, [ip, r8]
   1ed4c:	strb	r1, [sp, #4]
   1ed50:	add	r1, sp, #4
   1ed54:	blt	1ec28 <ftello64@plt+0xd3a0>
   1ed58:	ldr	r1, [r4, #80]	; 0x50
   1ed5c:	cmp	r1, #2
   1ed60:	add	r1, sp, #4
   1ed64:	blt	1ec28 <ftello64@plt+0xd3a0>
   1ed68:	mov	lr, r0
   1ed6c:	mov	r0, #1
   1ed70:	ldr	r7, [r4, #24]
   1ed74:	ldm	r4, {r1, ip}
   1ed78:	ldr	r3, [r4, #64]	; 0x40
   1ed7c:	add	r1, r1, r7
   1ed80:	add	r1, r1, r8
   1ed84:	ldrb	r1, [r1, r0]
   1ed88:	ldrb	r1, [r3, r1]
   1ed8c:	add	r3, ip, r8
   1ed90:	strb	r1, [r3, r0]
   1ed94:	add	r3, sp, #4
   1ed98:	strb	r1, [r3, r0]
   1ed9c:	add	r0, r0, #1
   1eda0:	cmp	r0, r2
   1eda4:	bge	1edb4 <ftello64@plt+0xd52c>
   1eda8:	ldr	r1, [r4, #80]	; 0x50
   1edac:	cmp	r0, r1
   1edb0:	blt	1ed70 <ftello64@plt+0xd4e8>
   1edb4:	add	r1, sp, #4
   1edb8:	mov	r0, lr
   1edbc:	b	1ec28 <ftello64@plt+0xd3a0>
   1edc0:	ldrb	r0, [r1, r0]
   1edc4:	str	r0, [sp]
   1edc8:	b	1ec78 <ftello64@plt+0xd3f0>
   1edcc:	stm	r9, {r6, sl}
   1edd0:	str	r8, [r4, #28]
   1edd4:	str	r8, [r4, #32]
   1edd8:	sub	sp, fp, #28
   1eddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ede0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ede4:	add	fp, sp, #28
   1ede8:	sub	sp, sp, #28
   1edec:	ldr	r8, [r1]
   1edf0:	mov	r7, r0
   1edf4:	ldr	r6, [fp, #12]
   1edf8:	mov	r5, r2
   1edfc:	str	r1, [sp, #20]
   1ee00:	str	r3, [sp, #24]
   1ee04:	ldr	r0, [r8, #84]	; 0x54
   1ee08:	str	r6, [sp, #4]
   1ee0c:	str	r0, [sp, #16]
   1ee10:	ldr	r0, [fp, #8]
   1ee14:	str	r0, [sp]
   1ee18:	mov	r0, r7
   1ee1c:	bl	1f9bc <ftello64@plt+0xe134>
   1ee20:	mov	r4, r0
   1ee24:	cmp	r0, #0
   1ee28:	bne	1ee38 <ftello64@plt+0xd5b0>
   1ee2c:	ldr	r0, [r6]
   1ee30:	cmp	r0, #0
   1ee34:	bne	1f15c <ftello64@plt+0xd8d4>
   1ee38:	ldrb	r0, [r5, #4]
   1ee3c:	cmp	r0, #10
   1ee40:	bne	1ef8c <ftello64@plt+0xd704>
   1ee44:	ldr	r0, [sp, #24]
   1ee48:	mov	r9, #0
   1ee4c:	orr	sl, r0, #8388608	; 0x800000
   1ee50:	ldr	r0, [fp, #8]
   1ee54:	str	sl, [sp, #12]
   1ee58:	cmp	r0, #0
   1ee5c:	beq	1efc0 <ftello64@plt+0xd738>
   1ee60:	mov	r0, r5
   1ee64:	mov	r1, r7
   1ee68:	mov	r2, sl
   1ee6c:	bl	1f168 <ftello64@plt+0xd8e0>
   1ee70:	ldr	r1, [r7, #40]	; 0x28
   1ee74:	mov	r6, #0
   1ee78:	add	r0, r1, r0
   1ee7c:	str	r0, [r7, #40]	; 0x28
   1ee80:	ldrb	r0, [r5, #4]
   1ee84:	orr	r1, r0, #8
   1ee88:	cmp	r1, #10
   1ee8c:	bne	1eef0 <ftello64@plt+0xd668>
   1ee90:	ldr	r1, [r8, #64]	; 0x40
   1ee94:	cmp	r1, #31
   1ee98:	beq	1ef64 <ftello64@plt+0xd6dc>
   1ee9c:	ldr	r0, [r8, #56]	; 0x38
   1eea0:	add	r0, r0, r1, lsl #5
   1eea4:	add	r2, r1, #1
   1eea8:	mov	r1, #10
   1eeac:	cmp	r4, #0
   1eeb0:	str	r2, [r8, #64]	; 0x40
   1eeb4:	str	r9, [r0, #4]!
   1eeb8:	stmib	r0, {r4, r6, r9}
   1eebc:	str	r9, [r0, #16]
   1eec0:	str	r9, [r0, #20]
   1eec4:	str	r1, [r0, #24]
   1eec8:	mvn	r1, #0
   1eecc:	str	r1, [r0, #28]
   1eed0:	strne	r0, [r4]
   1eed4:	cmp	r6, #0
   1eed8:	mov	r4, r0
   1eedc:	strne	r0, [r6]
   1eee0:	ldrb	r1, [r5, #4]
   1eee4:	cmp	r1, #10
   1eee8:	beq	1ee60 <ftello64@plt+0xd5d8>
   1eeec:	b	1f0a4 <ftello64@plt+0xd81c>
   1eef0:	cmp	r0, #9
   1eef4:	mov	r6, #0
   1eef8:	beq	1ee90 <ftello64@plt+0xd608>
   1eefc:	ldr	r0, [sp, #16]
   1ef00:	ldr	sl, [r8, #84]	; 0x54
   1ef04:	ldr	r1, [sp, #20]
   1ef08:	ldr	r3, [sp, #24]
   1ef0c:	mov	r2, r5
   1ef10:	str	r0, [r8, #84]	; 0x54
   1ef14:	ldr	r0, [fp, #8]
   1ef18:	str	r0, [sp]
   1ef1c:	ldr	r0, [fp, #12]
   1ef20:	str	r0, [sp, #4]
   1ef24:	mov	r0, r7
   1ef28:	bl	1f9bc <ftello64@plt+0xe134>
   1ef2c:	mov	r6, r0
   1ef30:	cmp	r0, #0
   1ef34:	bne	1ef48 <ftello64@plt+0xd6c0>
   1ef38:	ldr	r0, [fp, #12]
   1ef3c:	ldr	r0, [r0]
   1ef40:	cmp	r0, #0
   1ef44:	bne	1f0ac <ftello64@plt+0xd824>
   1ef48:	ldr	r0, [r8, #84]	; 0x54
   1ef4c:	orr	r0, r0, sl
   1ef50:	ldr	sl, [sp, #12]
   1ef54:	str	r0, [r8, #84]	; 0x54
   1ef58:	ldr	r1, [r8, #64]	; 0x40
   1ef5c:	cmp	r1, #31
   1ef60:	bne	1ee9c <ftello64@plt+0xd614>
   1ef64:	mov	r0, #996	; 0x3e4
   1ef68:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1ef6c:	cmp	r0, #0
   1ef70:	beq	1f150 <ftello64@plt+0xd8c8>
   1ef74:	ldr	r1, [r8, #56]	; 0x38
   1ef78:	str	r1, [r0]
   1ef7c:	mov	r1, #0
   1ef80:	str	r1, [r8, #64]	; 0x40
   1ef84:	str	r0, [r8, #56]	; 0x38
   1ef88:	b	1eea0 <ftello64@plt+0xd618>
   1ef8c:	mov	r0, r4
   1ef90:	sub	sp, fp, #28
   1ef94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef98:	mov	r0, #996	; 0x3e4
   1ef9c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1efa0:	cmp	r0, #0
   1efa4:	beq	1f150 <ftello64@plt+0xd8c8>
   1efa8:	ldr	r1, [r8, #56]	; 0x38
   1efac:	str	r1, [r0]
   1efb0:	mov	r1, #0
   1efb4:	str	r1, [r8, #64]	; 0x40
   1efb8:	str	r0, [r8, #56]	; 0x38
   1efbc:	b	1f058 <ftello64@plt+0xd7d0>
   1efc0:	mov	r0, r5
   1efc4:	mov	r1, r7
   1efc8:	mov	r2, sl
   1efcc:	bl	1f168 <ftello64@plt+0xd8e0>
   1efd0:	ldr	r1, [r7, #40]	; 0x28
   1efd4:	mov	r6, #0
   1efd8:	add	r0, r1, r0
   1efdc:	str	r0, [r7, #40]	; 0x28
   1efe0:	ldrb	r0, [r5, #4]
   1efe4:	orr	r0, r0, #8
   1efe8:	cmp	r0, #10
   1efec:	beq	1f048 <ftello64@plt+0xd7c0>
   1eff0:	ldr	r0, [sp, #16]
   1eff4:	ldr	sl, [r8, #84]	; 0x54
   1eff8:	ldr	r1, [sp, #20]
   1effc:	ldr	r3, [sp, #24]
   1f000:	mov	r2, r5
   1f004:	str	r0, [r8, #84]	; 0x54
   1f008:	ldr	r0, [fp, #12]
   1f00c:	str	r9, [sp]
   1f010:	str	r0, [sp, #4]
   1f014:	mov	r0, r7
   1f018:	bl	1f9bc <ftello64@plt+0xe134>
   1f01c:	mov	r6, r0
   1f020:	cmp	r0, #0
   1f024:	bne	1f038 <ftello64@plt+0xd7b0>
   1f028:	ldr	r0, [fp, #12]
   1f02c:	ldr	r0, [r0]
   1f030:	cmp	r0, #0
   1f034:	bne	1f0ac <ftello64@plt+0xd824>
   1f038:	ldr	r0, [r8, #84]	; 0x54
   1f03c:	orr	r0, r0, sl
   1f040:	ldr	sl, [sp, #12]
   1f044:	str	r0, [r8, #84]	; 0x54
   1f048:	ldr	r1, [r8, #64]	; 0x40
   1f04c:	cmp	r1, #31
   1f050:	beq	1ef98 <ftello64@plt+0xd710>
   1f054:	ldr	r0, [r8, #56]	; 0x38
   1f058:	add	r0, r0, r1, lsl #5
   1f05c:	add	r2, r1, #1
   1f060:	mov	r1, #10
   1f064:	cmp	r4, #0
   1f068:	str	r2, [r8, #64]	; 0x40
   1f06c:	str	r9, [r0, #4]!
   1f070:	stmib	r0, {r4, r6, r9}
   1f074:	str	r9, [r0, #16]
   1f078:	str	r9, [r0, #20]
   1f07c:	str	r1, [r0, #24]
   1f080:	mvn	r1, #0
   1f084:	str	r1, [r0, #28]
   1f088:	strne	r0, [r4]
   1f08c:	cmp	r6, #0
   1f090:	mov	r4, r0
   1f094:	strne	r0, [r6]
   1f098:	ldrb	r1, [r5, #4]
   1f09c:	cmp	r1, #10
   1f0a0:	beq	1efc0 <ftello64@plt+0xd738>
   1f0a4:	sub	sp, fp, #28
   1f0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0ac:	cmp	r4, #0
   1f0b0:	beq	1f15c <ftello64@plt+0xd8d4>
   1f0b4:	movw	r5, #255	; 0xff
   1f0b8:	movt	r5, #4
   1f0bc:	mov	r6, r4
   1f0c0:	ldr	r4, [r4, #4]
   1f0c4:	cmp	r4, #0
   1f0c8:	bne	1f0bc <ftello64@plt+0xd834>
   1f0cc:	ldr	r4, [r6, #8]
   1f0d0:	cmp	r4, #0
   1f0d4:	bne	1f0bc <ftello64@plt+0xd834>
   1f0d8:	ldr	r0, [r6, #24]
   1f0dc:	and	r0, r0, r5
   1f0e0:	cmp	r0, #3
   1f0e4:	beq	1f118 <ftello64@plt+0xd890>
   1f0e8:	cmp	r0, #6
   1f0ec:	bne	1f124 <ftello64@plt+0xd89c>
   1f0f0:	ldr	r4, [r6, #20]
   1f0f4:	ldr	r0, [r4]
   1f0f8:	bl	15b80 <ftello64@plt+0x42f8>
   1f0fc:	ldr	r0, [r4, #4]
   1f100:	bl	15b80 <ftello64@plt+0x42f8>
   1f104:	ldr	r0, [r4, #8]
   1f108:	bl	15b80 <ftello64@plt+0x42f8>
   1f10c:	ldr	r0, [r4, #12]
   1f110:	bl	15b80 <ftello64@plt+0x42f8>
   1f114:	b	1f11c <ftello64@plt+0xd894>
   1f118:	ldr	r4, [r6, #20]
   1f11c:	mov	r0, r4
   1f120:	bl	15b80 <ftello64@plt+0x42f8>
   1f124:	ldr	r0, [r6]
   1f128:	cmp	r0, #0
   1f12c:	beq	1f15c <ftello64@plt+0xd8d4>
   1f130:	ldr	r4, [r0, #8]
   1f134:	cmp	r4, r6
   1f138:	mov	r6, r0
   1f13c:	beq	1f0d8 <ftello64@plt+0xd850>
   1f140:	cmp	r4, #0
   1f144:	mov	r6, r0
   1f148:	beq	1f0d8 <ftello64@plt+0xd850>
   1f14c:	b	1f0bc <ftello64@plt+0xd834>
   1f150:	ldr	r1, [fp, #12]
   1f154:	mov	r0, #12
   1f158:	str	r0, [r1]
   1f15c:	mov	r0, #0
   1f160:	sub	sp, fp, #28
   1f164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f168:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f16c:	add	fp, sp, #24
   1f170:	sub	sp, sp, #8
   1f174:	mov	r9, r0
   1f178:	mov	r7, r1
   1f17c:	ldr	r0, [r1, #40]	; 0x28
   1f180:	ldr	r1, [r1, #56]	; 0x38
   1f184:	cmp	r1, r0
   1f188:	ble	1f270 <ftello64@plt+0xd9e8>
   1f18c:	ldr	r1, [r7, #4]
   1f190:	mov	r5, r9
   1f194:	mov	r8, r2
   1f198:	ldrb	r6, [r1, r0]
   1f19c:	strb	r6, [r5], #4
   1f1a0:	ldr	r0, [r5]
   1f1a4:	bic	r1, r0, #6291456	; 0x600000
   1f1a8:	str	r1, [r5]
   1f1ac:	ldr	r3, [r7, #80]	; 0x50
   1f1b0:	cmp	r3, #2
   1f1b4:	blt	1f1d8 <ftello64@plt+0xd950>
   1f1b8:	ldr	r2, [r7, #28]
   1f1bc:	ldr	r1, [r7, #40]	; 0x28
   1f1c0:	cmp	r1, r2
   1f1c4:	beq	1f1d8 <ftello64@plt+0xd950>
   1f1c8:	ldr	r2, [r7, #8]
   1f1cc:	ldr	r1, [r2, r1, lsl #2]
   1f1d0:	cmn	r1, #1
   1f1d4:	beq	1f6b4 <ftello64@plt+0xde2c>
   1f1d8:	movw	r1, #65280	; 0xff00
   1f1dc:	cmp	r6, #92	; 0x5c
   1f1e0:	movt	r1, #65439	; 0xff9f
   1f1e4:	bne	1f288 <ftello64@plt+0xda00>
   1f1e8:	ldr	r6, [r7, #40]	; 0x28
   1f1ec:	ldr	r4, [r7, #48]	; 0x30
   1f1f0:	add	r2, r6, #1
   1f1f4:	cmp	r2, r4
   1f1f8:	bge	1f2dc <ftello64@plt+0xda54>
   1f1fc:	ldrb	r4, [r7, #75]	; 0x4b
   1f200:	cmp	r4, #0
   1f204:	bne	1f948 <ftello64@plt+0xe0c0>
   1f208:	ldr	r3, [r7, #4]
   1f20c:	ldrb	r6, [r3, r2]
   1f210:	and	r0, r0, r1
   1f214:	strb	r6, [r9]
   1f218:	orr	r4, r0, #1
   1f21c:	str	r4, [r9, #4]
   1f220:	ldr	r0, [r7, #80]	; 0x50
   1f224:	cmp	r0, #2
   1f228:	blt	1f500 <ftello64@plt+0xdc78>
   1f22c:	ldr	r0, [r7, #8]
   1f230:	ldr	r1, [r7, #40]	; 0x28
   1f234:	add	r0, r0, r1, lsl #2
   1f238:	ldr	r4, [r0, #4]
   1f23c:	mov	r0, r4
   1f240:	bl	11738 <iswalnum@plt>
   1f244:	sub	r1, r4, #95	; 0x5f
   1f248:	cmp	r0, #0
   1f24c:	clz	r1, r1
   1f250:	movwne	r0, #1
   1f254:	lsr	r1, r1, #5
   1f258:	orr	r0, r1, r0
   1f25c:	ldr	r1, [r5]
   1f260:	bic	r1, r1, #4194304	; 0x400000
   1f264:	orr	r0, r1, r0, lsl #22
   1f268:	uxtb	r1, r6
   1f26c:	b	1f524 <ftello64@plt+0xdc9c>
   1f270:	mov	r0, #2
   1f274:	mov	r4, #0
   1f278:	strb	r0, [r9, #4]
   1f27c:	mov	r0, r4
   1f280:	sub	sp, fp, #24
   1f284:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f288:	and	r0, r0, r1
   1f28c:	orr	r4, r0, #1
   1f290:	str	r4, [r5]
   1f294:	ldr	r0, [r7, #80]	; 0x50
   1f298:	cmp	r0, #2
   1f29c:	blt	1f2e8 <ftello64@plt+0xda60>
   1f2a0:	ldr	r0, [r7, #8]
   1f2a4:	ldr	r1, [r7, #40]	; 0x28
   1f2a8:	ldr	r4, [r0, r1, lsl #2]
   1f2ac:	mov	r0, r4
   1f2b0:	bl	11738 <iswalnum@plt>
   1f2b4:	sub	r1, r4, #95	; 0x5f
   1f2b8:	cmp	r0, #0
   1f2bc:	clz	r1, r1
   1f2c0:	movwne	r0, #1
   1f2c4:	lsr	r1, r1, #5
   1f2c8:	orr	r0, r1, r0
   1f2cc:	ldr	r1, [r5]
   1f2d0:	bic	r1, r1, #4194304	; 0x400000
   1f2d4:	orr	r0, r1, r0, lsl #22
   1f2d8:	b	1f308 <ftello64@plt+0xda80>
   1f2dc:	and	r0, r0, r1
   1f2e0:	orr	r0, r0, #36	; 0x24
   1f2e4:	b	1f6c8 <ftello64@plt+0xde40>
   1f2e8:	bl	116e4 <__ctype_b_loc@plt>
   1f2ec:	ldr	r0, [r0]
   1f2f0:	cmp	r6, #95	; 0x5f
   1f2f4:	add	r0, r0, r6, lsl #1
   1f2f8:	ldrh	r0, [r0]
   1f2fc:	ubfx	r0, r0, #3, #1
   1f300:	movweq	r0, #1
   1f304:	orr	r0, r4, r0, lsl #22
   1f308:	sub	r1, r6, #10
   1f30c:	mov	r4, #1
   1f310:	str	r0, [r5]
   1f314:	cmp	r1, #115	; 0x73
   1f318:	bhi	1f93c <ftello64@plt+0xe0b4>
   1f31c:	add	r2, pc, #0
   1f320:	ldr	pc, [r2, r1, lsl #2]
   1f324:	strdeq	pc, [r1], -r4
   1f328:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f32c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f330:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f334:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f338:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f33c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f340:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f344:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f348:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f34c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f350:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f354:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f358:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f35c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f360:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f364:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f368:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f36c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f370:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f374:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f378:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f37c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f380:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f384:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f388:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f38c:	ldrdeq	pc, [r1], -ip
   1f390:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f394:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f398:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f39c:	andeq	pc, r1, r4, lsr r7	; <UNPREDICTABLE>
   1f3a0:	andeq	pc, r1, r0, asr #14
   1f3a4:	andeq	pc, r1, ip, asr #14
   1f3a8:	andeq	pc, r1, r4, asr r7	; <UNPREDICTABLE>
   1f3ac:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3b0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3b4:	andeq	pc, r1, r4, ror #14
   1f3b8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3bc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3c0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3c4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3c8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3cc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3d0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3d4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3d8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3dc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3e0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3e4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3e8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3ec:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3f0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3f4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f3f8:	andeq	pc, r1, ip, ror #14
   1f3fc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f400:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f404:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f408:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f40c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f410:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f414:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f418:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f41c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f420:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f424:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f428:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f42c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f430:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f434:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f438:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f43c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f440:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f444:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f448:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f44c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f450:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f454:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f458:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f45c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f460:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f464:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f468:	andeq	pc, r1, ip, ror r7	; <UNPREDICTABLE>
   1f46c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f470:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f474:	andeq	pc, r1, r4, lsl #15
   1f478:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f47c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f480:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f484:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f488:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f48c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f490:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f494:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f498:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f49c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4a0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4a4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4a8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4ac:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4b0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4b4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4b8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4bc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4c0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4c4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4c8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4cc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4d0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4d4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4d8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4dc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4e0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4e4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f4e8:			; <UNDEFINED> instruction: 0x0001f7b4
   1f4ec:	andeq	pc, r1, r4, asr #15
   1f4f0:	ldrdeq	pc, [r1], -r8
   1f4f4:	tst	r8, #2048	; 0x800
   1f4f8:	bne	1f7d0 <ftello64@plt+0xdf48>
   1f4fc:	b	1f93c <ftello64@plt+0xe0b4>
   1f500:	bl	116e4 <__ctype_b_loc@plt>
   1f504:	ldr	r0, [r0]
   1f508:	uxtb	r1, r6
   1f50c:	cmp	r1, #95	; 0x5f
   1f510:	add	r0, r0, r1, lsl #1
   1f514:	ldrh	r0, [r0]
   1f518:	ubfx	r0, r0, #3, #1
   1f51c:	movweq	r0, #1
   1f520:	orr	r0, r4, r0, lsl #22
   1f524:	mvn	r2, #38	; 0x26
   1f528:	mov	r4, #2
   1f52c:	str	r0, [r5]
   1f530:	uxtab	r2, r2, r6
   1f534:	cmp	r2, #86	; 0x56
   1f538:	bhi	1f93c <ftello64@plt+0xe0b4>
   1f53c:	add	r3, pc, #0
   1f540:	ldr	pc, [r3, r2, lsl #2]
   1f544:	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
   1f548:	andeq	pc, r1, r4, lsr #16
   1f54c:	andeq	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
   1f550:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f554:	andeq	pc, r1, r4, asr #16
   1f558:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f55c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f560:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f564:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f568:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f56c:	andeq	pc, r1, r0, lsr #13
   1f570:	andeq	pc, r1, r0, lsr #13
   1f574:	andeq	pc, r1, r0, lsr #13
   1f578:	andeq	pc, r1, r0, lsr #13
   1f57c:	andeq	pc, r1, r0, lsr #13
   1f580:	andeq	pc, r1, r0, lsr #13
   1f584:	andeq	pc, r1, r0, lsr #13
   1f588:	andeq	pc, r1, r0, lsr #13
   1f58c:	andeq	pc, r1, r0, lsr #13
   1f590:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f594:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f598:	andeq	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   1f59c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5a0:	andeq	pc, r1, ip, ror #16
   1f5a4:	andeq	pc, r1, ip, ror r8	; <UNPREDICTABLE>
   1f5a8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5ac:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5b0:	muleq	r1, r4, r8
   1f5b4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5b8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5bc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5c0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5c4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5c8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5cc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5d0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5d4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5d8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5dc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5e0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5e4:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5e8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5ec:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5f0:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5f4:	andeq	pc, r1, r4, lsr #17
   1f5f8:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f5fc:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f600:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f604:			; <UNDEFINED> instruction: 0x0001f8b4
   1f608:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f60c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f610:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f614:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f618:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f61c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f620:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f624:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f628:	andeq	pc, r1, r4, asr #17
   1f62c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f630:	ldrdeq	pc, [r1], -r4
   1f634:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f638:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f63c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f640:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f644:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f648:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f64c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f650:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f654:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f658:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f65c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f660:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f664:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f668:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f66c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f670:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f674:	andeq	pc, r1, r4, ror #17
   1f678:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f67c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f680:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f684:	strdeq	pc, [r1], -r4
   1f688:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f68c:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f690:	andeq	pc, r1, ip, lsr r9	; <UNPREDICTABLE>
   1f694:	andeq	pc, r1, r4, lsl #18
   1f698:	andeq	pc, r1, r8, lsl r9	; <UNPREDICTABLE>
   1f69c:	andeq	pc, r1, r4, lsr #18
   1f6a0:	tst	r8, #16384	; 0x4000
   1f6a4:	bne	1f93c <ftello64@plt+0xe0b4>
   1f6a8:	sub	r1, r1, #49	; 0x31
   1f6ac:	mov	r2, #4
   1f6b0:	b	1f79c <ftello64@plt+0xdf14>
   1f6b4:	movw	r1, #65280	; 0xff00
   1f6b8:	movt	r1, #65439	; 0xff9f
   1f6bc:	and	r0, r0, r1
   1f6c0:	orr	r0, r0, #1
   1f6c4:	orr	r0, r0, #2097152	; 0x200000
   1f6c8:	str	r0, [r5]
   1f6cc:	mov	r4, #1
   1f6d0:	mov	r0, r4
   1f6d4:	sub	sp, fp, #24
   1f6d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f6dc:	tst	r8, #8
   1f6e0:	bne	1f72c <ftello64@plt+0xdea4>
   1f6e4:	ldr	r1, [r7, #40]	; 0x28
   1f6e8:	ldr	r2, [r7, #48]	; 0x30
   1f6ec:	add	r1, r1, #1
   1f6f0:	cmp	r1, r2
   1f6f4:	beq	1f72c <ftello64@plt+0xdea4>
   1f6f8:	str	r1, [r7, #40]	; 0x28
   1f6fc:	mov	r0, sp
   1f700:	mov	r1, r7
   1f704:	mov	r2, r8
   1f708:	bl	1f168 <ftello64@plt+0xd8e0>
   1f70c:	ldr	r0, [r7, #40]	; 0x28
   1f710:	sub	r0, r0, #1
   1f714:	str	r0, [r7, #40]	; 0x28
   1f718:	ldrb	r0, [sp, #4]
   1f71c:	sub	r0, r0, #9
   1f720:	cmp	r0, #1
   1f724:	bhi	1f93c <ftello64@plt+0xe0b4>
   1f728:	ldr	r0, [r5]
   1f72c:	mov	r1, #32
   1f730:	b	1f798 <ftello64@plt+0xdf10>
   1f734:	tst	r8, #8192	; 0x2000
   1f738:	bne	1f82c <ftello64@plt+0xdfa4>
   1f73c:	b	1f93c <ftello64@plt+0xe0b4>
   1f740:	tst	r8, #8192	; 0x2000
   1f744:	bne	1f83c <ftello64@plt+0xdfb4>
   1f748:	b	1f93c <ftello64@plt+0xe0b4>
   1f74c:	mov	r1, #11
   1f750:	b	1f934 <ftello64@plt+0xe0ac>
   1f754:	movw	r1, #1026	; 0x402
   1f758:	tst	r8, r1
   1f75c:	bne	1f93c <ftello64@plt+0xe0b4>
   1f760:	b	1f854 <ftello64@plt+0xdfcc>
   1f764:	mov	r1, #5
   1f768:	b	1f934 <ftello64@plt+0xe0ac>
   1f76c:	movw	r1, #1026	; 0x402
   1f770:	tst	r8, r1
   1f774:	bne	1f93c <ftello64@plt+0xe0b4>
   1f778:	b	1f88c <ftello64@plt+0xe004>
   1f77c:	mov	r1, #20
   1f780:	b	1f934 <ftello64@plt+0xe0ac>
   1f784:	movw	r1, #8
   1f788:	movt	r1, #128	; 0x80
   1f78c:	tst	r8, r1
   1f790:	beq	1f7e8 <ftello64@plt+0xdf60>
   1f794:	mov	r1, #16
   1f798:	mov	r2, #12
   1f79c:	bfi	r0, r2, #0, #8
   1f7a0:	str	r1, [r9]
   1f7a4:	str	r0, [r9, #4]
   1f7a8:	mov	r0, r4
   1f7ac:	sub	sp, fp, #24
   1f7b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f7b4:	and	r1, r8, #4608	; 0x1200
   1f7b8:	cmp	r1, #4608	; 0x1200
   1f7bc:	beq	1f910 <ftello64@plt+0xe088>
   1f7c0:	b	1f93c <ftello64@plt+0xe0b4>
   1f7c4:	and	r1, r8, #33792	; 0x8400
   1f7c8:	cmp	r1, #32768	; 0x8000
   1f7cc:	bne	1f93c <ftello64@plt+0xe0b4>
   1f7d0:	mov	r1, #10
   1f7d4:	b	1f934 <ftello64@plt+0xe0ac>
   1f7d8:	and	r1, r8, #4608	; 0x1200
   1f7dc:	cmp	r1, #4608	; 0x1200
   1f7e0:	beq	1f930 <ftello64@plt+0xe0a8>
   1f7e4:	b	1f93c <ftello64@plt+0xe0b4>
   1f7e8:	ldr	r1, [r7, #40]	; 0x28
   1f7ec:	cmp	r1, #0
   1f7f0:	beq	1f794 <ftello64@plt+0xdf0c>
   1f7f4:	tst	r8, #2048	; 0x800
   1f7f8:	beq	1f93c <ftello64@plt+0xe0b4>
   1f7fc:	ldr	r2, [r7, #4]
   1f800:	add	r1, r1, r2
   1f804:	ldrb	r1, [r1, #-1]
   1f808:	cmp	r1, #10
   1f80c:	beq	1f794 <ftello64@plt+0xdf0c>
   1f810:	b	1f93c <ftello64@plt+0xe0b4>
   1f814:	tst	r8, #524288	; 0x80000
   1f818:	bne	1f93c <ftello64@plt+0xe0b4>
   1f81c:	mov	r1, #128	; 0x80
   1f820:	b	1f798 <ftello64@plt+0xdf10>
   1f824:	tst	r8, #8192	; 0x2000
   1f828:	bne	1f93c <ftello64@plt+0xe0b4>
   1f82c:	mov	r1, #8
   1f830:	b	1f934 <ftello64@plt+0xe0ac>
   1f834:	tst	r8, #8192	; 0x2000
   1f838:	bne	1f93c <ftello64@plt+0xe0b4>
   1f83c:	mov	r1, #9
   1f840:	b	1f934 <ftello64@plt+0xe0ac>
   1f844:	movw	r1, #1026	; 0x402
   1f848:	and	r1, r8, r1
   1f84c:	cmp	r1, #2
   1f850:	bne	1f93c <ftello64@plt+0xe0b4>
   1f854:	mov	r1, #18
   1f858:	b	1f934 <ftello64@plt+0xe0ac>
   1f85c:	tst	r8, #524288	; 0x80000
   1f860:	bne	1f93c <ftello64@plt+0xe0b4>
   1f864:	mov	r1, #6
   1f868:	b	1f798 <ftello64@plt+0xdf10>
   1f86c:	tst	r8, #524288	; 0x80000
   1f870:	bne	1f93c <ftello64@plt+0xe0b4>
   1f874:	mov	r1, #9
   1f878:	b	1f798 <ftello64@plt+0xdf10>
   1f87c:	movw	r1, #1026	; 0x402
   1f880:	and	r1, r8, r1
   1f884:	cmp	r1, #2
   1f888:	bne	1f93c <ftello64@plt+0xe0b4>
   1f88c:	mov	r1, #19
   1f890:	b	1f934 <ftello64@plt+0xe0ac>
   1f894:	tst	r8, #524288	; 0x80000
   1f898:	bne	1f93c <ftello64@plt+0xe0b4>
   1f89c:	mov	r1, #512	; 0x200
   1f8a0:	b	1f798 <ftello64@plt+0xdf10>
   1f8a4:	tst	r8, #524288	; 0x80000
   1f8a8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8ac:	mov	r1, #35	; 0x23
   1f8b0:	b	1f934 <ftello64@plt+0xe0ac>
   1f8b4:	tst	r8, #524288	; 0x80000
   1f8b8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8bc:	mov	r1, #33	; 0x21
   1f8c0:	b	1f934 <ftello64@plt+0xe0ac>
   1f8c4:	tst	r8, #524288	; 0x80000
   1f8c8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8cc:	mov	r1, #64	; 0x40
   1f8d0:	b	1f798 <ftello64@plt+0xdf10>
   1f8d4:	tst	r8, #524288	; 0x80000
   1f8d8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8dc:	mov	r1, #256	; 0x100
   1f8e0:	b	1f798 <ftello64@plt+0xdf10>
   1f8e4:	tst	r8, #524288	; 0x80000
   1f8e8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8ec:	mov	r1, #34	; 0x22
   1f8f0:	b	1f934 <ftello64@plt+0xe0ac>
   1f8f4:	tst	r8, #524288	; 0x80000
   1f8f8:	bne	1f93c <ftello64@plt+0xe0b4>
   1f8fc:	mov	r1, #32
   1f900:	b	1f934 <ftello64@plt+0xe0ac>
   1f904:	and	r1, r8, #4608	; 0x1200
   1f908:	cmp	r1, #512	; 0x200
   1f90c:	bne	1f93c <ftello64@plt+0xe0b4>
   1f910:	mov	r1, #23
   1f914:	b	1f934 <ftello64@plt+0xe0ac>
   1f918:	tst	r8, #33792	; 0x8400
   1f91c:	bne	1f93c <ftello64@plt+0xe0b4>
   1f920:	b	1f7d0 <ftello64@plt+0xdf48>
   1f924:	and	r1, r8, #4608	; 0x1200
   1f928:	cmp	r1, #512	; 0x200
   1f92c:	bne	1f93c <ftello64@plt+0xe0b4>
   1f930:	mov	r1, #24
   1f934:	bfi	r0, r1, #0, #8
   1f938:	str	r0, [r5]
   1f93c:	mov	r0, r4
   1f940:	sub	sp, fp, #24
   1f944:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f948:	cmp	r3, #2
   1f94c:	blt	1f97c <ftello64@plt+0xe0f4>
   1f950:	ldr	r3, [r7, #8]
   1f954:	ldr	r4, [r3, r2, lsl #2]
   1f958:	cmn	r4, #1
   1f95c:	beq	1f208 <ftello64@plt+0xd980>
   1f960:	ldr	r4, [r7, #28]
   1f964:	add	r6, r6, #2
   1f968:	cmp	r4, r6
   1f96c:	beq	1f97c <ftello64@plt+0xe0f4>
   1f970:	ldr	r3, [r3, r6, lsl #2]
   1f974:	cmn	r3, #1
   1f978:	beq	1f208 <ftello64@plt+0xd980>
   1f97c:	ldrb	r3, [r7, #76]	; 0x4c
   1f980:	mov	r6, r2
   1f984:	cmp	r3, #0
   1f988:	beq	1f994 <ftello64@plt+0xe10c>
   1f98c:	ldr	r6, [r7, #12]
   1f990:	ldr	r6, [r6, r2, lsl #2]
   1f994:	ldr	r4, [r7, #24]
   1f998:	ldr	ip, [r7]
   1f99c:	cmp	r3, #0
   1f9a0:	add	r6, r4, r6
   1f9a4:	add	r6, ip, r6
   1f9a8:	ldrsb	r6, [r6]
   1f9ac:	beq	1f210 <ftello64@plt+0xd988>
   1f9b0:	cmn	r6, #1
   1f9b4:	ble	1f208 <ftello64@plt+0xd980>
   1f9b8:	b	1f210 <ftello64@plt+0xd988>
   1f9bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9c0:	add	fp, sp, #28
   1f9c4:	sub	sp, sp, #12
   1f9c8:	mov	r4, r1
   1f9cc:	ldr	r8, [r1]
   1f9d0:	ldr	r1, [fp, #8]
   1f9d4:	ldr	r5, [fp, #12]
   1f9d8:	mov	r7, r2
   1f9dc:	str	r0, [sp, #8]
   1f9e0:	mov	sl, r3
   1f9e4:	mov	r9, r1
   1f9e8:	str	r1, [sp]
   1f9ec:	mov	r1, r4
   1f9f0:	str	r5, [sp, #4]
   1f9f4:	bl	1fe20 <ftello64@plt+0xe598>
   1f9f8:	mov	r3, r5
   1f9fc:	mov	r5, r0
   1fa00:	mov	r0, #0
   1fa04:	cmp	r5, #0
   1fa08:	bne	1fa18 <ftello64@plt+0xe190>
   1fa0c:	ldr	r1, [r3]
   1fa10:	cmp	r1, #0
   1fa14:	bne	1fc1c <ftello64@plt+0xe394>
   1fa18:	cmp	r9, #0
   1fa1c:	beq	1fb10 <ftello64@plt+0xe288>
   1fa20:	ldrb	r0, [r7, #4]
   1fa24:	orr	r1, r0, #8
   1fa28:	cmp	r1, #10
   1fa2c:	cmpne	r0, #9
   1fa30:	beq	1fc18 <ftello64@plt+0xe390>
   1fa34:	ldr	r0, [sp, #8]
   1fa38:	str	r3, [sp, #4]
   1fa3c:	mov	r1, r4
   1fa40:	mov	r2, r7
   1fa44:	mov	r3, sl
   1fa48:	str	r9, [sp]
   1fa4c:	bl	1fe20 <ftello64@plt+0xe598>
   1fa50:	ldr	r3, [fp, #12]
   1fa54:	cmp	r5, #0
   1fa58:	mov	r2, r5
   1fa5c:	mov	r6, r0
   1fa60:	movwne	r2, #1
   1fa64:	cmp	r0, #0
   1fa68:	bne	1fa78 <ftello64@plt+0xe1f0>
   1fa6c:	ldr	r1, [r3]
   1fa70:	cmp	r1, #0
   1fa74:	bne	1fc24 <ftello64@plt+0xe39c>
   1fa78:	cmp	r5, #0
   1fa7c:	cmpne	r6, #0
   1fa80:	bne	1fa90 <ftello64@plt+0xe208>
   1fa84:	cmp	r5, #0
   1fa88:	moveq	r5, r6
   1fa8c:	b	1fa20 <ftello64@plt+0xe198>
   1fa90:	ldr	r1, [r8, #64]	; 0x40
   1fa94:	cmp	r1, #31
   1fa98:	beq	1fae4 <ftello64@plt+0xe25c>
   1fa9c:	ldr	r0, [r8, #56]	; 0x38
   1faa0:	add	r0, r0, r1, lsl #5
   1faa4:	add	r2, r1, #1
   1faa8:	mov	r1, #0
   1faac:	str	r2, [r8, #64]	; 0x40
   1fab0:	str	r1, [r0, #4]!
   1fab4:	stmib	r0, {r5, r6}
   1fab8:	str	r1, [r0, #12]
   1fabc:	str	r1, [r0, #16]
   1fac0:	str	r1, [r0, #20]
   1fac4:	mov	r1, #16
   1fac8:	str	r1, [r0, #24]
   1facc:	mvn	r1, #0
   1fad0:	str	r1, [r0, #28]
   1fad4:	str	r0, [r5]
   1fad8:	str	r0, [r6]
   1fadc:	mov	r5, r0
   1fae0:	b	1fa20 <ftello64@plt+0xe198>
   1fae4:	mov	r0, #996	; 0x3e4
   1fae8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1faec:	cmp	r0, #0
   1faf0:	beq	1fcd0 <ftello64@plt+0xe448>
   1faf4:	ldr	r1, [r8, #56]	; 0x38
   1faf8:	ldr	r3, [fp, #12]
   1fafc:	str	r1, [r0]
   1fb00:	mov	r1, #0
   1fb04:	str	r1, [r8, #64]	; 0x40
   1fb08:	str	r0, [r8, #56]	; 0x38
   1fb0c:	b	1faa0 <ftello64@plt+0xe218>
   1fb10:	mov	r9, #0
   1fb14:	ldrb	r0, [r7, #4]
   1fb18:	orr	r0, r0, #8
   1fb1c:	cmp	r0, #10
   1fb20:	bne	1fb40 <ftello64@plt+0xe2b8>
   1fb24:	b	1fc18 <ftello64@plt+0xe390>
   1fb28:	cmp	r5, #0
   1fb2c:	moveq	r5, r6
   1fb30:	ldrb	r0, [r7, #4]
   1fb34:	orr	r0, r0, #8
   1fb38:	cmp	r0, #10
   1fb3c:	beq	1fc18 <ftello64@plt+0xe390>
   1fb40:	ldr	r0, [sp, #8]
   1fb44:	str	r3, [sp, #4]
   1fb48:	mov	r1, r4
   1fb4c:	mov	r2, r7
   1fb50:	mov	r3, sl
   1fb54:	str	r9, [sp]
   1fb58:	bl	1fe20 <ftello64@plt+0xe598>
   1fb5c:	ldr	r3, [fp, #12]
   1fb60:	cmp	r5, #0
   1fb64:	mov	r2, r5
   1fb68:	mov	r6, r0
   1fb6c:	movwne	r2, #1
   1fb70:	cmp	r0, #0
   1fb74:	bne	1fb84 <ftello64@plt+0xe2fc>
   1fb78:	ldr	r1, [r3]
   1fb7c:	cmp	r1, #0
   1fb80:	bne	1fc24 <ftello64@plt+0xe39c>
   1fb84:	cmp	r5, #0
   1fb88:	cmpne	r6, #0
   1fb8c:	beq	1fb28 <ftello64@plt+0xe2a0>
   1fb90:	ldr	r1, [r8, #64]	; 0x40
   1fb94:	cmp	r1, #31
   1fb98:	beq	1fbec <ftello64@plt+0xe364>
   1fb9c:	ldr	r0, [r8, #56]	; 0x38
   1fba0:	add	r0, r0, r1, lsl #5
   1fba4:	add	r2, r1, #1
   1fba8:	mov	r1, #16
   1fbac:	str	r2, [r8, #64]	; 0x40
   1fbb0:	str	r9, [r0, #4]!
   1fbb4:	stmib	r0, {r5, r6, r9}
   1fbb8:	str	r9, [r0, #16]
   1fbbc:	str	r9, [r0, #20]
   1fbc0:	str	r1, [r0, #24]
   1fbc4:	mvn	r1, #0
   1fbc8:	str	r1, [r0, #28]
   1fbcc:	str	r0, [r5]
   1fbd0:	str	r0, [r6]
   1fbd4:	mov	r5, r0
   1fbd8:	ldrb	r0, [r7, #4]
   1fbdc:	orr	r0, r0, #8
   1fbe0:	cmp	r0, #10
   1fbe4:	bne	1fb40 <ftello64@plt+0xe2b8>
   1fbe8:	b	1fc18 <ftello64@plt+0xe390>
   1fbec:	mov	r0, #996	; 0x3e4
   1fbf0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   1fbf4:	cmp	r0, #0
   1fbf8:	beq	1fcd0 <ftello64@plt+0xe448>
   1fbfc:	ldr	r1, [r8, #56]	; 0x38
   1fc00:	ldr	r3, [fp, #12]
   1fc04:	str	r1, [r0]
   1fc08:	mov	r1, #0
   1fc0c:	str	r1, [r8, #64]	; 0x40
   1fc10:	str	r0, [r8, #56]	; 0x38
   1fc14:	b	1fba0 <ftello64@plt+0xe318>
   1fc18:	mov	r0, r5
   1fc1c:	sub	sp, fp, #28
   1fc20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc24:	mov	r0, #0
   1fc28:	cmp	r2, #0
   1fc2c:	beq	1fc1c <ftello64@plt+0xe394>
   1fc30:	movw	r6, #255	; 0xff
   1fc34:	movt	r6, #4
   1fc38:	mov	r7, r5
   1fc3c:	ldr	r5, [r5, #4]
   1fc40:	cmp	r5, #0
   1fc44:	bne	1fc38 <ftello64@plt+0xe3b0>
   1fc48:	ldr	r5, [r7, #8]
   1fc4c:	cmp	r5, #0
   1fc50:	bne	1fc38 <ftello64@plt+0xe3b0>
   1fc54:	ldr	r1, [r7, #24]
   1fc58:	and	r1, r1, r6
   1fc5c:	cmp	r1, #3
   1fc60:	beq	1fc94 <ftello64@plt+0xe40c>
   1fc64:	cmp	r1, #6
   1fc68:	bne	1fca4 <ftello64@plt+0xe41c>
   1fc6c:	ldr	r4, [r7, #20]
   1fc70:	ldr	r0, [r4]
   1fc74:	bl	15b80 <ftello64@plt+0x42f8>
   1fc78:	ldr	r0, [r4, #4]
   1fc7c:	bl	15b80 <ftello64@plt+0x42f8>
   1fc80:	ldr	r0, [r4, #8]
   1fc84:	bl	15b80 <ftello64@plt+0x42f8>
   1fc88:	ldr	r0, [r4, #12]
   1fc8c:	bl	15b80 <ftello64@plt+0x42f8>
   1fc90:	b	1fc98 <ftello64@plt+0xe410>
   1fc94:	ldr	r4, [r7, #20]
   1fc98:	mov	r0, r4
   1fc9c:	bl	15b80 <ftello64@plt+0x42f8>
   1fca0:	mov	r0, #0
   1fca4:	ldr	r1, [r7]
   1fca8:	cmp	r1, #0
   1fcac:	beq	1fc1c <ftello64@plt+0xe394>
   1fcb0:	ldr	r5, [r1, #8]
   1fcb4:	cmp	r5, r7
   1fcb8:	mov	r7, r1
   1fcbc:	beq	1fc54 <ftello64@plt+0xe3cc>
   1fcc0:	cmp	r5, #0
   1fcc4:	mov	r7, r1
   1fcc8:	beq	1fc54 <ftello64@plt+0xe3cc>
   1fccc:	b	1fc38 <ftello64@plt+0xe3b0>
   1fcd0:	ldr	r1, [fp, #12]
   1fcd4:	movw	r8, #255	; 0xff
   1fcd8:	movt	r8, #4
   1fcdc:	mov	r7, r6
   1fce0:	ldr	r6, [r6, #4]
   1fce4:	cmp	r6, #0
   1fce8:	bne	1fcdc <ftello64@plt+0xe454>
   1fcec:	ldr	r6, [r7, #8]
   1fcf0:	cmp	r6, #0
   1fcf4:	bne	1fcdc <ftello64@plt+0xe454>
   1fcf8:	ldr	r0, [r7, #24]
   1fcfc:	and	r0, r0, r8
   1fd00:	cmp	r0, #3
   1fd04:	beq	1fd38 <ftello64@plt+0xe4b0>
   1fd08:	cmp	r0, #6
   1fd0c:	bne	1fd48 <ftello64@plt+0xe4c0>
   1fd10:	ldr	r4, [r7, #20]
   1fd14:	ldr	r0, [r4]
   1fd18:	bl	15b80 <ftello64@plt+0x42f8>
   1fd1c:	ldr	r0, [r4, #4]
   1fd20:	bl	15b80 <ftello64@plt+0x42f8>
   1fd24:	ldr	r0, [r4, #8]
   1fd28:	bl	15b80 <ftello64@plt+0x42f8>
   1fd2c:	ldr	r0, [r4, #12]
   1fd30:	bl	15b80 <ftello64@plt+0x42f8>
   1fd34:	b	1fd3c <ftello64@plt+0xe4b4>
   1fd38:	ldr	r4, [r7, #20]
   1fd3c:	mov	r0, r4
   1fd40:	bl	15b80 <ftello64@plt+0x42f8>
   1fd44:	ldr	r1, [fp, #12]
   1fd48:	ldr	r0, [r7]
   1fd4c:	cmp	r0, #0
   1fd50:	beq	1fd74 <ftello64@plt+0xe4ec>
   1fd54:	ldr	r6, [r0, #8]
   1fd58:	cmp	r6, r7
   1fd5c:	mov	r7, r0
   1fd60:	beq	1fcf8 <ftello64@plt+0xe470>
   1fd64:	cmp	r6, #0
   1fd68:	mov	r7, r0
   1fd6c:	beq	1fcf8 <ftello64@plt+0xe470>
   1fd70:	b	1fcdc <ftello64@plt+0xe454>
   1fd74:	mov	r6, r5
   1fd78:	ldr	r5, [r5, #4]
   1fd7c:	cmp	r5, #0
   1fd80:	bne	1fd74 <ftello64@plt+0xe4ec>
   1fd84:	ldr	r5, [r6, #8]
   1fd88:	cmp	r5, #0
   1fd8c:	bne	1fd74 <ftello64@plt+0xe4ec>
   1fd90:	ldr	r0, [r6, #24]
   1fd94:	and	r0, r0, r8
   1fd98:	cmp	r0, #3
   1fd9c:	beq	1fdd0 <ftello64@plt+0xe548>
   1fda0:	cmp	r0, #6
   1fda4:	bne	1fde0 <ftello64@plt+0xe558>
   1fda8:	ldr	r4, [r6, #20]
   1fdac:	ldr	r0, [r4]
   1fdb0:	bl	15b80 <ftello64@plt+0x42f8>
   1fdb4:	ldr	r0, [r4, #4]
   1fdb8:	bl	15b80 <ftello64@plt+0x42f8>
   1fdbc:	ldr	r0, [r4, #8]
   1fdc0:	bl	15b80 <ftello64@plt+0x42f8>
   1fdc4:	ldr	r0, [r4, #12]
   1fdc8:	bl	15b80 <ftello64@plt+0x42f8>
   1fdcc:	b	1fdd4 <ftello64@plt+0xe54c>
   1fdd0:	ldr	r4, [r6, #20]
   1fdd4:	mov	r0, r4
   1fdd8:	bl	15b80 <ftello64@plt+0x42f8>
   1fddc:	ldr	r1, [fp, #12]
   1fde0:	ldr	r0, [r6]
   1fde4:	cmp	r0, #0
   1fde8:	beq	1fe0c <ftello64@plt+0xe584>
   1fdec:	ldr	r5, [r0, #8]
   1fdf0:	cmp	r5, r6
   1fdf4:	mov	r6, r0
   1fdf8:	beq	1fd90 <ftello64@plt+0xe508>
   1fdfc:	cmp	r5, #0
   1fe00:	mov	r6, r0
   1fe04:	beq	1fd90 <ftello64@plt+0xe508>
   1fe08:	b	1fd74 <ftello64@plt+0xe4ec>
   1fe0c:	mov	r0, #12
   1fe10:	str	r0, [r1]
   1fe14:	mov	r0, #0
   1fe18:	sub	sp, fp, #28
   1fe1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe24:	add	fp, sp, #28
   1fe28:	sub	sp, sp, #156	; 0x9c
   1fe2c:	mov	r5, r0
   1fe30:	mov	lr, r2
   1fe34:	ldr	r0, [r2, #4]
   1fe38:	ldr	r2, [fp, #12]
   1fe3c:	mov	r7, r1
   1fe40:	mvn	r1, #0
   1fe44:	mov	r9, #0
   1fe48:	mov	ip, r3
   1fe4c:	ldr	sl, [r7]
   1fe50:	str	r2, [sp, #20]
   1fe54:	uxtab	r1, r1, r0
   1fe58:	ldr	r6, [fp, #8]
   1fe5c:	add	r2, pc, #12
   1fe60:	str	r5, [sp, #28]
   1fe64:	str	r3, [sp, #48]	; 0x30
   1fe68:	str	lr, [sp, #44]	; 0x2c
   1fe6c:	ldr	pc, [r2, r1, lsl #2]
   1fe70:	andeq	r0, r2, r8, lsl #3
   1fe74:	ldrdeq	r1, [r2], -r8
   1fe78:	andeq	r2, r2, ip, ror #10
   1fe7c:	andeq	r0, r2, r0, asr r3
   1fe80:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1fe84:	andeq	r2, r2, ip, ror #10
   1fe88:	andeq	r2, r2, ip, ror #10
   1fe8c:	andeq	r0, r2, r8, lsr r4
   1fe90:	andeq	pc, r1, r0, lsr #30
   1fe94:	ldrdeq	r1, [r2], -r8
   1fe98:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   1fe9c:	andeq	r0, r2, r4, lsl r0
   1fea0:	andeq	r2, r2, ip, ror #10
   1fea4:	andeq	r2, r2, ip, ror #10
   1fea8:	andeq	r2, r2, ip, ror #10
   1feac:	andeq	r2, r2, ip, ror #10
   1feb0:	andeq	r2, r2, ip, ror #10
   1feb4:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   1feb8:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   1febc:	andeq	r0, r2, r4, lsl r1
   1fec0:	andeq	r2, r2, ip, ror #10
   1fec4:	andeq	r2, r2, ip, ror #10
   1fec8:			; <UNDEFINED> instruction: 0x000204bc
   1fecc:	andeq	pc, r1, r0, lsr pc	; <UNPREDICTABLE>
   1fed0:	andeq	r2, r2, ip, ror #10
   1fed4:	andeq	r2, r2, ip, ror #10
   1fed8:	andeq	r2, r2, ip, ror #10
   1fedc:	andeq	r2, r2, ip, ror #10
   1fee0:	andeq	r2, r2, ip, ror #10
   1fee4:	andeq	r2, r2, ip, ror #10
   1fee8:	andeq	r2, r2, ip, ror #10
   1feec:	andeq	pc, r1, ip, lsl #31
   1fef0:	andeq	pc, r1, ip, lsl #31
   1fef4:	andeq	pc, r1, ip, lsr #31
   1fef8:	andeq	pc, r1, ip, lsr #31
   1fefc:	andeq	r0, r2, ip, asr #9
   1ff00:	andeq	r0, r0, r0
   1ff04:	mvnseq	r0, #0
   1ff08:			; <UNDEFINED> instruction: 0x87fffffe
   1ff0c:			; <UNDEFINED> instruction: 0x07fffffe
   1ff10:	tst	ip, #32
   1ff14:	bne	204c4 <ftello64@plt+0xec3c>
   1ff18:	tst	ip, #16
   1ff1c:	bne	204dc <ftello64@plt+0xec54>
   1ff20:	tst	ip, #131072	; 0x20000
   1ff24:	uxtbeq	r1, r0
   1ff28:	cmpeq	r1, #9
   1ff2c:	beq	2051c <ftello64@plt+0xec94>
   1ff30:	mov	r1, #1
   1ff34:	bfi	r0, r1, #0, #8
   1ff38:	str	r0, [lr, #4]
   1ff3c:	ldr	r1, [sl, #64]	; 0x40
   1ff40:	cmp	r1, #31
   1ff44:	beq	22094 <ftello64@plt+0x1080c>
   1ff48:	ldr	r0, [sl, #56]	; 0x38
   1ff4c:	add	r7, r0, r1, lsl #5
   1ff50:	add	r2, r1, #1
   1ff54:	mov	r0, #0
   1ff58:	mvn	r3, #0
   1ff5c:	str	r2, [sl, #64]	; 0x40
   1ff60:	str	r0, [r7, #4]!
   1ff64:	str	r0, [r7, #8]
   1ff68:	str	r0, [r7, #4]
   1ff6c:	ldm	lr, {r1, r2}
   1ff70:	str	r3, [r7, #28]
   1ff74:	str	r0, [r7, #16]
   1ff78:	str	r0, [r7, #12]
   1ff7c:	bic	r0, r2, #786432	; 0xc0000
   1ff80:	str	r1, [r7, #20]
   1ff84:	str	r0, [r7, #24]
   1ff88:	b	20f78 <ftello64@plt+0xf6f0>
   1ff8c:	mvn	r2, #32
   1ff90:	ldr	r1, [r5, #64]	; 0x40
   1ff94:	movw	r3, #8205	; 0x200d
   1ff98:	uxtab	r0, r2, r0
   1ff9c:	movw	r2, #10060	; 0x274c
   1ffa0:	movt	r3, #3
   1ffa4:	movt	r2, #3
   1ffa8:	b	1ffc8 <ftello64@plt+0xe740>
   1ffac:	mvn	r2, #34	; 0x22
   1ffb0:	ldr	r1, [r5, #64]	; 0x40
   1ffb4:	movw	r3, #6672	; 0x1a10
   1ffb8:	uxtab	r0, r2, r0
   1ffbc:	movw	r2, #10066	; 0x2752
   1ffc0:	movt	r3, #3
   1ffc4:	movt	r2, #3
   1ffc8:	clz	r0, r0
   1ffcc:	lsr	r0, r0, #5
   1ffd0:	str	r0, [sp]
   1ffd4:	ldr	r4, [sp, #20]
   1ffd8:	str	r4, [sp, #4]
   1ffdc:	mov	r0, sl
   1ffe0:	bl	2256c <ftello64@plt+0x10ce4>
   1ffe4:	mov	r7, r0
   1ffe8:	cmp	r0, #0
   1ffec:	bne	20008 <ftello64@plt+0xe780>
   1fff0:	ldr	r0, [r4]
   1fff4:	cmp	r0, #0
   1fff8:	ldr	ip, [sp, #48]	; 0x30
   1fffc:	ldr	lr, [sp, #44]	; 0x2c
   20000:	beq	20f78 <ftello64@plt+0xf6f0>
   20004:	b	21ed8 <ftello64@plt+0x10650>
   20008:	ldr	ip, [sp, #48]	; 0x30
   2000c:	ldr	lr, [sp, #44]	; 0x2c
   20010:	b	20f78 <ftello64@plt+0xf6f0>
   20014:	ldr	r0, [lr]
   20018:	movw	r1, #783	; 0x30f
   2001c:	tst	r0, r1
   20020:	beq	20068 <ftello64@plt+0xe7e0>
   20024:	ldrb	r0, [sl, #88]	; 0x58
   20028:	tst	r0, #16
   2002c:	bne	20064 <ftello64@plt+0xe7dc>
   20030:	orr	r1, r0, #16
   20034:	tst	r0, #8
   20038:	strb	r1, [sl, #88]	; 0x58
   2003c:	bne	22334 <ftello64@plt+0x10aac>
   20040:	sub	r1, pc, #328	; 0x148
   20044:	tst	r0, #4
   20048:	vld1.64	{d16-d17}, [r1 :128]
   2004c:	add	r1, sl, #96	; 0x60
   20050:	vst1.32	{d16-d17}, [r1]
   20054:	beq	22340 <ftello64@plt+0x10ab8>
   20058:	vmov.i32	q8, #0	; 0x00000000
   2005c:	add	r0, sl, #112	; 0x70
   20060:	vst1.32	{d16-d17}, [r0]
   20064:	ldr	r0, [lr]
   20068:	cmp	r0, #512	; 0x200
   2006c:	beq	20d64 <ftello64@plt+0xf4dc>
   20070:	cmp	r0, #256	; 0x100
   20074:	bne	20e7c <ftello64@plt+0xf5f4>
   20078:	mov	r0, #6
   2007c:	str	r0, [lr]
   20080:	ldr	r1, [sl, #64]	; 0x40
   20084:	cmp	r1, #31
   20088:	beq	22294 <ftello64@plt+0x10a0c>
   2008c:	ldr	r0, [sl, #56]	; 0x38
   20090:	add	r4, r0, r1, lsl #5
   20094:	add	r2, r1, #1
   20098:	mov	r0, #0
   2009c:	mvn	r3, #0
   200a0:	str	r2, [sl, #64]	; 0x40
   200a4:	str	r0, [r4, #4]!
   200a8:	str	r0, [r4, #8]
   200ac:	str	r0, [r4, #4]
   200b0:	ldm	lr, {r1, r2}
   200b4:	str	r3, [r4, #28]
   200b8:	str	r0, [r4, #16]
   200bc:	str	r0, [r4, #12]
   200c0:	bic	r0, r2, #786432	; 0xc0000
   200c4:	str	r1, [r4, #20]
   200c8:	str	r0, [r4, #24]
   200cc:	mov	r0, #9
   200d0:	str	r0, [lr]
   200d4:	ldr	r1, [sl, #64]	; 0x40
   200d8:	cmp	r1, #31
   200dc:	bne	20dcc <ftello64@plt+0xf544>
   200e0:	mov	r0, #996	; 0x3e4
   200e4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   200e8:	cmp	r0, #0
   200ec:	beq	223d0 <ftello64@plt+0x10b48>
   200f0:	ldr	r1, [sl, #56]	; 0x38
   200f4:	ldr	ip, [sp, #48]	; 0x30
   200f8:	ldr	lr, [sp, #44]	; 0x2c
   200fc:	mov	r9, #0
   20100:	str	r1, [r0]
   20104:	mov	r1, #0
   20108:	str	r1, [sl, #64]	; 0x40
   2010c:	str	r0, [sl, #56]	; 0x38
   20110:	b	20dd0 <ftello64@plt+0xf548>
   20114:	mov	r9, #0
   20118:	mov	r0, #32
   2011c:	mov	r1, #1
   20120:	str	r9, [fp, #-32]	; 0xffffffe0
   20124:	bl	2f770 <ftello64@plt+0x1dee8>
   20128:	mov	r8, r0
   2012c:	mov	r0, #40	; 0x28
   20130:	mov	r1, #1
   20134:	bl	2f770 <ftello64@plt+0x1dee8>
   20138:	mov	r7, r0
   2013c:	cmp	r8, #0
   20140:	cmpne	r7, #0
   20144:	beq	220f4 <ftello64@plt+0x1086c>
   20148:	ldr	r6, [sp, #44]	; 0x2c
   2014c:	ldr	r4, [sp, #48]	; 0x30
   20150:	mov	r1, r5
   20154:	mov	r0, r6
   20158:	mov	r2, r4
   2015c:	bl	22960 <ftello64@plt+0x110d8>
   20160:	mov	r3, r0
   20164:	ldr	r0, [r6, #4]
   20168:	str	r7, [sp, #60]	; 0x3c
   2016c:	uxtb	r1, r0
   20170:	cmp	r1, #25
   20174:	beq	20524 <ftello64@plt+0xec9c>
   20178:	cmp	r1, #2
   2017c:	beq	220e0 <ftello64@plt+0x10858>
   20180:	mov	r1, #0
   20184:	b	2057c <ftello64@plt+0xecf4>
   20188:	ldr	r1, [sl, #64]	; 0x40
   2018c:	cmp	r1, #31
   20190:	beq	22108 <ftello64@plt+0x10880>
   20194:	ldr	r0, [sl, #56]	; 0x38
   20198:	add	r4, r0, r1, lsl #5
   2019c:	add	r2, r1, #1
   201a0:	mov	r0, #0
   201a4:	mvn	r3, #0
   201a8:	str	r2, [sl, #64]	; 0x40
   201ac:	str	r0, [r4, #4]!
   201b0:	str	r0, [r4, #8]
   201b4:	str	r0, [r4, #4]
   201b8:	ldm	lr, {r1, r2}
   201bc:	str	r3, [r4, #28]
   201c0:	str	r0, [r4, #16]
   201c4:	str	r0, [r4, #12]
   201c8:	bic	r0, r2, #786432	; 0xc0000
   201cc:	str	r1, [r4, #20]
   201d0:	str	r0, [r4, #24]
   201d4:	ldr	r0, [sl, #92]	; 0x5c
   201d8:	cmp	r0, #2
   201dc:	blt	204d4 <ftello64@plt+0xec4c>
   201e0:	ldr	r0, [r5, #40]	; 0x28
   201e4:	ldr	r1, [r5, #56]	; 0x38
   201e8:	cmp	r1, r0
   201ec:	ble	204d4 <ftello64@plt+0xec4c>
   201f0:	mov	r8, #0
   201f4:	mvn	r9, #0
   201f8:	ldr	r1, [r5, #28]
   201fc:	cmp	r0, r1
   20200:	beq	204d4 <ftello64@plt+0xec4c>
   20204:	ldr	r1, [r5, #8]
   20208:	ldr	r0, [r1, r0, lsl #2]
   2020c:	cmn	r0, #1
   20210:	bne	204d4 <ftello64@plt+0xec4c>
   20214:	mov	r0, lr
   20218:	mov	r1, r5
   2021c:	mov	r2, ip
   20220:	bl	1f168 <ftello64@plt+0xd8e0>
   20224:	ldr	r1, [r5, #40]	; 0x28
   20228:	add	r0, r1, r0
   2022c:	str	r0, [r5, #40]	; 0x28
   20230:	ldr	r1, [sl, #64]	; 0x40
   20234:	cmp	r1, #31
   20238:	beq	202e0 <ftello64@plt+0xea58>
   2023c:	ldr	r0, [sl, #56]	; 0x38
   20240:	add	r6, r0, r1, lsl #5
   20244:	ldr	lr, [sp, #44]	; 0x2c
   20248:	add	r2, r1, #1
   2024c:	ldr	ip, [sp, #48]	; 0x30
   20250:	str	r2, [sl, #64]	; 0x40
   20254:	str	r8, [r6, #4]!
   20258:	str	r8, [r6, #8]
   2025c:	str	r8, [r6, #4]
   20260:	ldm	lr, {r0, r1}
   20264:	str	r9, [r6, #28]
   20268:	str	r8, [r6, #16]
   2026c:	str	r8, [r6, #12]
   20270:	str	r0, [r6, #20]
   20274:	bic	r0, r1, #786432	; 0xc0000
   20278:	str	r0, [r6, #24]
   2027c:	ldr	r1, [sl, #64]	; 0x40
   20280:	cmp	r1, #31
   20284:	beq	20320 <ftello64@plt+0xea98>
   20288:	ldr	r0, [sl, #56]	; 0x38
   2028c:	add	r7, r0, r1, lsl #5
   20290:	add	r2, r1, #1
   20294:	mov	r0, #16
   20298:	cmp	r6, #0
   2029c:	str	r2, [sl, #64]	; 0x40
   202a0:	str	r8, [r7, #4]!
   202a4:	stmib	r7, {r4, r6, r8}
   202a8:	str	r8, [r7, #16]
   202ac:	str	r8, [r7, #20]
   202b0:	str	r0, [r7, #24]
   202b4:	str	r9, [r7, #28]
   202b8:	str	r7, [r4]
   202bc:	beq	2232c <ftello64@plt+0x10aa4>
   202c0:	ldr	r5, [sp, #28]
   202c4:	str	r7, [r6]
   202c8:	mov	r4, r7
   202cc:	ldr	r0, [r5, #40]	; 0x28
   202d0:	ldr	r1, [r5, #56]	; 0x38
   202d4:	cmp	r1, r0
   202d8:	bgt	201f8 <ftello64@plt+0xe970>
   202dc:	b	20f78 <ftello64@plt+0xf6f0>
   202e0:	mov	r0, #996	; 0x3e4
   202e4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   202e8:	cmp	r0, #0
   202ec:	beq	20308 <ftello64@plt+0xea80>
   202f0:	ldr	r1, [sl, #56]	; 0x38
   202f4:	str	r1, [r0]
   202f8:	mov	r1, #0
   202fc:	str	r1, [sl, #64]	; 0x40
   20300:	str	r0, [sl, #56]	; 0x38
   20304:	b	20240 <ftello64@plt+0xe9b8>
   20308:	ldr	ip, [sp, #48]	; 0x30
   2030c:	ldr	lr, [sp, #44]	; 0x2c
   20310:	mov	r6, #0
   20314:	ldr	r1, [sl, #64]	; 0x40
   20318:	cmp	r1, #31
   2031c:	bne	20288 <ftello64@plt+0xea00>
   20320:	mov	r0, #996	; 0x3e4
   20324:	bl	2f7c4 <ftello64@plt+0x1df3c>
   20328:	ldr	lr, [sp, #44]	; 0x2c
   2032c:	ldr	ip, [sp, #48]	; 0x30
   20330:	cmp	r0, #0
   20334:	beq	2232c <ftello64@plt+0x10aa4>
   20338:	ldr	r1, [sl, #56]	; 0x38
   2033c:	str	r1, [r0]
   20340:	mov	r1, #0
   20344:	str	r1, [sl, #64]	; 0x40
   20348:	str	r0, [sl, #56]	; 0x38
   2034c:	b	2028c <ftello64@plt+0xea04>
   20350:	ldr	r0, [lr]
   20354:	ldr	r2, [sl, #84]	; 0x54
   20358:	mov	r1, #1
   2035c:	tst	r2, r1, lsl r0
   20360:	beq	2213c <ftello64@plt+0x108b4>
   20364:	lsl	r0, r1, r0
   20368:	ldr	r1, [sl, #64]	; 0x40
   2036c:	ldr	r2, [sl, #80]	; 0x50
   20370:	orr	r0, r2, r0
   20374:	cmp	r1, #31
   20378:	str	r0, [sl, #80]	; 0x50
   2037c:	beq	22178 <ftello64@plt+0x108f0>
   20380:	ldr	r0, [sl, #56]	; 0x38
   20384:	add	r7, r0, r1, lsl #5
   20388:	add	r2, r1, #1
   2038c:	mov	r0, #0
   20390:	mvn	r3, #0
   20394:	str	r2, [sl, #64]	; 0x40
   20398:	str	r0, [r7, #4]!
   2039c:	str	r0, [r7, #8]
   203a0:	str	r0, [r7, #4]
   203a4:	ldm	lr, {r1, r2}
   203a8:	str	r3, [r7, #28]
   203ac:	str	r0, [r7, #16]
   203b0:	str	r0, [r7, #12]
   203b4:	bic	r0, r2, #786432	; 0xc0000
   203b8:	str	r1, [r7, #20]
   203bc:	str	r0, [r7, #24]
   203c0:	ldr	r0, [sl, #76]	; 0x4c
   203c4:	add	r0, r0, #1
   203c8:	str	r0, [sl, #76]	; 0x4c
   203cc:	b	20428 <ftello64@plt+0xeba0>
   203d0:	ldr	r1, [sl, #64]	; 0x40
   203d4:	cmp	r1, #31
   203d8:	beq	22144 <ftello64@plt+0x108bc>
   203dc:	ldr	r0, [sl, #56]	; 0x38
   203e0:	add	r7, r0, r1, lsl #5
   203e4:	add	r2, r1, #1
   203e8:	mov	r0, #0
   203ec:	mvn	r3, #0
   203f0:	str	r2, [sl, #64]	; 0x40
   203f4:	str	r0, [r7, #4]!
   203f8:	str	r0, [r7, #8]
   203fc:	str	r0, [r7, #4]
   20400:	ldm	lr, {r1, r2}
   20404:	str	r3, [r7, #28]
   20408:	str	r0, [r7, #16]
   2040c:	str	r0, [r7, #12]
   20410:	bic	r0, r2, #786432	; 0xc0000
   20414:	str	r1, [r7, #20]
   20418:	str	r0, [r7, #24]
   2041c:	ldr	r0, [sl, #92]	; 0x5c
   20420:	cmp	r0, #2
   20424:	blt	20f78 <ftello64@plt+0xf6f0>
   20428:	ldrb	r0, [sl, #88]	; 0x58
   2042c:	orr	r0, r0, #2
   20430:	strb	r0, [sl, #88]	; 0x58
   20434:	b	20f78 <ftello64@plt+0xf6f0>
   20438:	ldr	r4, [r7, #24]
   2043c:	orr	r2, ip, #8388608	; 0x800000
   20440:	mov	r1, r5
   20444:	add	r0, r4, #1
   20448:	str	r0, [r7, #24]
   2044c:	mov	r0, lr
   20450:	bl	1f168 <ftello64@plt+0xd8e0>
   20454:	ldr	r1, [r5, #40]	; 0x28
   20458:	ldr	lr, [sp, #44]	; 0x2c
   2045c:	mov	r9, #0
   20460:	add	r0, r1, r0
   20464:	str	r0, [r5, #40]	; 0x28
   20468:	ldrb	r0, [lr, #4]
   2046c:	cmp	r0, #9
   20470:	beq	20f08 <ftello64@plt+0xf680>
   20474:	add	r0, r6, #1
   20478:	mov	r1, r7
   2047c:	mov	r2, lr
   20480:	mov	r7, lr
   20484:	str	r0, [sp]
   20488:	mov	r0, r5
   2048c:	ldr	r6, [sp, #20]
   20490:	str	r6, [sp, #4]
   20494:	ldr	r3, [sp, #48]	; 0x30
   20498:	bl	1ede0 <ftello64@plt+0xd558>
   2049c:	mov	r9, r0
   204a0:	ldr	r0, [r6]
   204a4:	cmp	r0, #0
   204a8:	beq	20ef8 <ftello64@plt+0xf670>
   204ac:	mov	r9, #0
   204b0:	mov	r0, r9
   204b4:	sub	sp, fp, #28
   204b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   204bc:	tst	ip, #16777216	; 0x1000000
   204c0:	beq	1ff10 <ftello64@plt+0xe688>
   204c4:	mov	r0, #13
   204c8:	b	20e68 <ftello64@plt+0xf5e0>
   204cc:	mov	r0, #5
   204d0:	b	20e68 <ftello64@plt+0xf5e0>
   204d4:	mov	r7, r4
   204d8:	b	20f78 <ftello64@plt+0xf6f0>
   204dc:	mov	r0, lr
   204e0:	mov	r1, r5
   204e4:	mov	r2, ip
   204e8:	mov	r4, ip
   204ec:	mov	r6, lr
   204f0:	bl	1f168 <ftello64@plt+0xd8e0>
   204f4:	ldr	r1, [r5, #40]	; 0x28
   204f8:	mov	r2, r6
   204fc:	mov	r3, r4
   20500:	add	r0, r1, r0
   20504:	mov	r1, r7
   20508:	str	r0, [r5, #40]	; 0x28
   2050c:	mov	r0, r5
   20510:	sub	sp, fp, #28
   20514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20518:	b	1fe20 <ftello64@plt+0xe598>
   2051c:	mov	r0, #16
   20520:	b	20e68 <ftello64@plt+0xf5e0>
   20524:	ldrb	r0, [r7, #16]
   20528:	tst	r4, #256	; 0x100
   2052c:	orr	r0, r0, #1
   20530:	strb	r0, [r7, #16]
   20534:	beq	20544 <ftello64@plt+0xecbc>
   20538:	ldr	r0, [r8]
   2053c:	orr	r0, r0, #1024	; 0x400
   20540:	str	r0, [r8]
   20544:	ldr	r0, [r5, #40]	; 0x28
   20548:	mov	r1, r5
   2054c:	mov	r2, r4
   20550:	add	r0, r0, r3
   20554:	str	r0, [r5, #40]	; 0x28
   20558:	mov	r0, r6
   2055c:	bl	22960 <ftello64@plt+0x110d8>
   20560:	ldr	r6, [sp, #44]	; 0x2c
   20564:	mov	r3, r0
   20568:	ldr	r0, [r6, #4]
   2056c:	uxtb	r1, r0
   20570:	cmp	r1, #2
   20574:	beq	220e0 <ftello64@plt+0x10858>
   20578:	mov	r1, #1
   2057c:	str	r1, [sp, #56]	; 0x38
   20580:	uxtb	r1, r0
   20584:	mov	r2, r6
   20588:	ldr	r7, [sp, #48]	; 0x30
   2058c:	cmp	r1, #21
   20590:	moveq	r1, #1
   20594:	bfieq	r0, r1, #0, #8
   20598:	mov	r1, r5
   2059c:	streq	r0, [r6, #4]
   205a0:	sub	r0, fp, #80	; 0x50
   205a4:	str	r0, [fp, #-36]	; 0xffffffdc
   205a8:	mov	r0, #3
   205ac:	str	r0, [fp, #-40]	; 0xffffffd8
   205b0:	mov	r0, #1
   205b4:	str	r7, [sp]
   205b8:	str	r0, [sp, #4]
   205bc:	sub	r0, fp, #40	; 0x28
   205c0:	bl	22b08 <ftello64@plt+0x11280>
   205c4:	cmp	r0, #0
   205c8:	bne	220c8 <ftello64@plt+0x10840>
   205cc:	and	r0, r7, #65536	; 0x10000
   205d0:	mov	r2, r7
   205d4:	str	r0, [sp, #40]	; 0x28
   205d8:	mov	r0, #0
   205dc:	str	r0, [sp, #36]	; 0x24
   205e0:	mov	r0, #0
   205e4:	str	r0, [sp, #32]
   205e8:	ldr	r4, [sp, #44]	; 0x2c
   205ec:	ldr	r7, [sp, #60]	; 0x3c
   205f0:	mov	r0, r4
   205f4:	mov	r1, r5
   205f8:	bl	22960 <ftello64@plt+0x110d8>
   205fc:	ldr	r6, [fp, #-40]	; 0xffffffd8
   20600:	mov	r9, r0
   20604:	cmp	r6, #2
   20608:	beq	20830 <ftello64@plt+0xefa8>
   2060c:	cmp	r6, #4
   20610:	bne	20654 <ftello64@plt+0xedcc>
   20614:	ldr	r5, [sp, #28]
   20618:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2061c:	mov	r2, r7
   20620:	sub	r3, fp, #32
   20624:	ldr	r0, [r5, #64]	; 0x40
   20628:	str	r1, [sp]
   2062c:	ldr	r1, [sp, #48]	; 0x30
   20630:	str	r1, [sp, #4]
   20634:	mov	r1, r8
   20638:	bl	22e14 <ftello64@plt+0x1158c>
   2063c:	ldr	r1, [sp, #20]
   20640:	ldr	lr, [sp, #44]	; 0x2c
   20644:	cmp	r0, #0
   20648:	str	r0, [r1]
   2064c:	beq	20878 <ftello64@plt+0xeff0>
   20650:	b	22040 <ftello64@plt+0x107b8>
   20654:	ldr	r0, [sp, #44]	; 0x2c
   20658:	ldr	r2, [sp, #48]	; 0x30
   2065c:	mov	r4, r9
   20660:	mov	r9, #7
   20664:	str	sl, [sp, #52]	; 0x34
   20668:	ldrb	r0, [r0, #4]
   2066c:	cmp	r0, #22
   20670:	beq	20680 <ftello64@plt+0xedf8>
   20674:	cmp	r0, #2
   20678:	bne	207d8 <ftello64@plt+0xef50>
   2067c:	b	2202c <ftello64@plt+0x107a4>
   20680:	ldr	r7, [sp, #28]
   20684:	mov	r5, r4
   20688:	ldr	r0, [r7, #40]	; 0x28
   2068c:	mov	r1, r7
   20690:	add	r0, r0, r4
   20694:	str	r0, [r7, #40]	; 0x28
   20698:	add	r0, sp, #64	; 0x40
   2069c:	bl	22960 <ftello64@plt+0x110d8>
   206a0:	mov	r3, r0
   206a4:	ldrb	r0, [sp, #68]	; 0x44
   206a8:	cmp	r0, #21
   206ac:	beq	207c0 <ftello64@plt+0xef38>
   206b0:	ldr	r4, [sp, #48]	; 0x30
   206b4:	cmp	r0, #2
   206b8:	beq	2202c <ftello64@plt+0x107a4>
   206bc:	mov	r0, #3
   206c0:	str	r8, [sp, #24]
   206c4:	add	r2, sp, #64	; 0x40
   206c8:	str	r0, [fp, #-48]	; 0xffffffd0
   206cc:	add	r0, sp, #72	; 0x48
   206d0:	str	r0, [fp, #-44]	; 0xffffffd4
   206d4:	mov	r0, #1
   206d8:	str	r4, [sp]
   206dc:	str	r0, [sp, #4]
   206e0:	sub	r0, fp, #48	; 0x30
   206e4:	ldr	r7, [sp, #28]
   206e8:	mov	r1, r7
   206ec:	bl	22b08 <ftello64@plt+0x11280>
   206f0:	cmp	r0, #0
   206f4:	bne	224c8 <ftello64@plt+0x10c40>
   206f8:	ldr	r0, [sp, #44]	; 0x2c
   206fc:	mov	r1, r7
   20700:	mov	r2, r4
   20704:	bl	22960 <ftello64@plt+0x110d8>
   20708:	ldr	r8, [fp, #-48]	; 0xffffffd0
   2070c:	mov	r9, #11
   20710:	str	r0, [sp, #16]
   20714:	cmp	r8, #2
   20718:	beq	22028 <ftello64@plt+0x107a0>
   2071c:	cmp	r8, #4
   20720:	beq	22028 <ftello64@plt+0x107a0>
   20724:	cmp	r6, #3
   20728:	bne	2073c <ftello64@plt+0xeeb4>
   2072c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20730:	bl	11714 <strlen@plt>
   20734:	cmp	r0, #1
   20738:	bhi	224d4 <ftello64@plt+0x10c4c>
   2073c:	cmp	r8, #3
   20740:	bne	20754 <ftello64@plt+0xeecc>
   20744:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20748:	bl	11714 <strlen@plt>
   2074c:	cmp	r0, #1
   20750:	bhi	224d4 <ftello64@plt+0x10c4c>
   20754:	ldr	lr, [sp, #44]	; 0x2c
   20758:	cmp	r6, #3
   2075c:	beq	20928 <ftello64@plt+0xf0a0>
   20760:	cmp	r6, #0
   20764:	mov	r7, #0
   20768:	ldrbeq	r7, [fp, #-36]	; 0xffffffdc
   2076c:	cmp	r8, #3
   20770:	beq	20938 <ftello64@plt+0xf0b0>
   20774:	cmp	r8, #0
   20778:	mov	sl, #0
   2077c:	ldrbeq	sl, [fp, #-44]	; 0xffffffd4
   20780:	cmp	r6, #3
   20784:	cmpne	r6, #0
   20788:	bne	2094c <ftello64@plt+0xf0c4>
   2078c:	ldr	r0, [sp, #52]	; 0x34
   20790:	ldr	r0, [r0, #92]	; 0x5c
   20794:	cmp	r0, #2
   20798:	blt	20950 <ftello64@plt+0xf0c8>
   2079c:	mov	r0, r7
   207a0:	bl	11774 <btowc@plt>
   207a4:	ldr	lr, [sp, #44]	; 0x2c
   207a8:	mov	r7, r0
   207ac:	cmp	r8, #3
   207b0:	cmpne	r8, #0
   207b4:	beq	2095c <ftello64@plt+0xf0d4>
   207b8:	ldr	sl, [fp, #-44]	; 0xffffffd4
   207bc:	b	2097c <ftello64@plt+0xf0f4>
   207c0:	ldr	r0, [r7, #40]	; 0x28
   207c4:	mov	r1, #1
   207c8:	sub	r0, r0, r5
   207cc:	str	r0, [r7, #40]	; 0x28
   207d0:	ldr	r0, [sp, #44]	; 0x2c
   207d4:	strb	r1, [r0, #4]
   207d8:	add	r0, pc, #12
   207dc:	ldr	sl, [sp, #52]	; 0x34
   207e0:	ldr	r7, [sp, #60]	; 0x3c
   207e4:	mov	r9, r4
   207e8:	ldr	pc, [r0, r6, lsl #2]
   207ec:	strdeq	r0, [r2], -ip
   207f0:	ldrdeq	r0, [r2], -r4
   207f4:	andeq	r0, r2, r0, lsr r8
   207f8:	andeq	r0, r2, r0, lsl r9
   207fc:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   20800:	mov	r3, #1
   20804:	ubfx	r1, r0, #5, #3
   20808:	and	r0, r0, #31
   2080c:	ldr	r5, [sp, #28]
   20810:	ldr	lr, [sp, #44]	; 0x2c
   20814:	ldr	r2, [r8, r1, lsl #2]
   20818:	orr	r0, r2, r3, lsl r0
   2081c:	str	r0, [r8, r1, lsl #2]
   20820:	ldrb	r0, [lr, #4]
   20824:	cmp	r0, #21
   20828:	bne	20884 <ftello64@plt+0xeffc>
   2082c:	b	20b00 <ftello64@plt+0xf278>
   20830:	ldr	r7, [fp, #-36]	; 0xffffffdc
   20834:	mov	r0, r7
   20838:	bl	11714 <strlen@plt>
   2083c:	cmp	r0, #1
   20840:	bne	2223c <ftello64@plt+0x109b4>
   20844:	ldrb	r0, [r7]
   20848:	mov	r3, #1
   2084c:	ubfx	r1, r0, #5, #3
   20850:	and	r0, r0, #31
   20854:	ldr	r2, [r8, r1, lsl #2]
   20858:	orr	r0, r2, r3, lsl r0
   2085c:	str	r0, [r8, r1, lsl #2]
   20860:	mov	r1, #0
   20864:	ldr	r0, [sp, #20]
   20868:	ldr	r5, [sp, #28]
   2086c:	ldr	lr, [sp, #44]	; 0x2c
   20870:	ldr	r7, [sp, #60]	; 0x3c
   20874:	str	r1, [r0]
   20878:	ldrb	r0, [lr, #4]
   2087c:	cmp	r0, #21
   20880:	beq	20b00 <ftello64@plt+0xf278>
   20884:	cmp	r0, #2
   20888:	ldr	r0, [sp, #48]	; 0x30
   2088c:	beq	220d4 <ftello64@plt+0x1084c>
   20890:	sub	r1, fp, #80	; 0x50
   20894:	mov	r2, lr
   20898:	mov	r3, r9
   2089c:	mov	r4, lr
   208a0:	str	r1, [fp, #-36]	; 0xffffffdc
   208a4:	mov	r1, #3
   208a8:	str	r1, [fp, #-40]	; 0xffffffd8
   208ac:	str	r0, [sp]
   208b0:	mov	r0, #0
   208b4:	mov	r1, r5
   208b8:	str	r0, [sp, #4]
   208bc:	sub	r0, fp, #40	; 0x28
   208c0:	bl	22b08 <ftello64@plt+0x11280>
   208c4:	ldr	r2, [sp, #48]	; 0x30
   208c8:	cmp	r0, #0
   208cc:	beq	205f0 <ftello64@plt+0xed68>
   208d0:	b	220c8 <ftello64@plt+0x10840>
   208d4:	ldr	r1, [r7, #20]
   208d8:	ldr	r0, [sp, #36]	; 0x24
   208dc:	cmp	r0, r1
   208e0:	beq	20a64 <ftello64@plt+0xf1dc>
   208e4:	ldr	r0, [r7]
   208e8:	ldr	r5, [sp, #28]
   208ec:	ldr	lr, [sp, #44]	; 0x2c
   208f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   208f4:	add	r2, r1, #1
   208f8:	str	r2, [r7, #20]
   208fc:	str	r3, [r0, r1, lsl #2]
   20900:	ldrb	r0, [lr, #4]
   20904:	cmp	r0, #21
   20908:	bne	20884 <ftello64@plt+0xeffc>
   2090c:	b	20b00 <ftello64@plt+0xf278>
   20910:	ldr	r7, [fp, #-36]	; 0xffffffdc
   20914:	mov	r0, r7
   20918:	bl	11714 <strlen@plt>
   2091c:	cmp	r0, #1
   20920:	beq	20844 <ftello64@plt+0xefbc>
   20924:	b	22240 <ftello64@plt+0x109b8>
   20928:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2092c:	ldrb	r7, [r0]
   20930:	cmp	r8, #3
   20934:	bne	20774 <ftello64@plt+0xeeec>
   20938:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2093c:	ldrb	sl, [r0]
   20940:	cmp	r6, #3
   20944:	cmpne	r6, #0
   20948:	beq	2078c <ftello64@plt+0xef04>
   2094c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   20950:	cmp	r8, #3
   20954:	cmpne	r8, #0
   20958:	bne	207b8 <ftello64@plt+0xef30>
   2095c:	ldr	r0, [sp, #52]	; 0x34
   20960:	ldr	r0, [r0, #92]	; 0x5c
   20964:	cmp	r0, #2
   20968:	blt	2097c <ftello64@plt+0xf0f4>
   2096c:	mov	r0, sl
   20970:	bl	11774 <btowc@plt>
   20974:	ldr	lr, [sp, #44]	; 0x2c
   20978:	mov	sl, r0
   2097c:	ldr	r8, [sp, #24]
   20980:	cmn	r7, #1
   20984:	mov	r9, #3
   20988:	cmnne	sl, #1
   2098c:	beq	2202c <ftello64@plt+0x107a4>
   20990:	ldr	r0, [sp, #40]	; 0x28
   20994:	cmp	r0, #0
   20998:	beq	209a8 <ftello64@plt+0xf120>
   2099c:	cmp	r7, sl
   209a0:	mov	r9, #11
   209a4:	bhi	2202c <ftello64@plt+0x107a4>
   209a8:	ldr	r0, [sp, #52]	; 0x34
   209ac:	ldr	r0, [r0, #92]	; 0x5c
   209b0:	cmp	r0, #2
   209b4:	blt	209ec <ftello64@plt+0xf164>
   209b8:	ldr	r4, [sp, #60]	; 0x3c
   209bc:	ldr	r1, [sp, #32]
   209c0:	ldr	r5, [sp, #28]
   209c4:	ldr	r0, [r4, #32]
   209c8:	cmp	r1, r0
   209cc:	beq	20aa4 <ftello64@plt+0xf21c>
   209d0:	ldmib	r4, {r6, r9}
   209d4:	str	r7, [r6, r0, lsl #2]
   209d8:	ldr	r0, [r4, #32]
   209dc:	add	r1, r0, #1
   209e0:	str	r1, [r4, #32]
   209e4:	str	sl, [r9, r0, lsl #2]
   209e8:	b	209f0 <ftello64@plt+0xf168>
   209ec:	ldr	r5, [sp, #28]
   209f0:	ldr	r9, [sp, #16]
   209f4:	mov	r0, #0
   209f8:	cmp	r7, r0
   209fc:	cmpls	r0, sl
   20a00:	bls	20a1c <ftello64@plt+0xf194>
   20a04:	add	r0, r0, #1
   20a08:	cmp	r0, #256	; 0x100
   20a0c:	beq	20a40 <ftello64@plt+0xf1b8>
   20a10:	cmp	r7, r0
   20a14:	cmpls	r0, sl
   20a18:	bhi	20a04 <ftello64@plt+0xf17c>
   20a1c:	ubfx	r1, r0, #5, #3
   20a20:	and	r3, r0, #31
   20a24:	mov	r4, #1
   20a28:	ldr	r2, [r8, r1, lsl #2]
   20a2c:	orr	r2, r2, r4, lsl r3
   20a30:	str	r2, [r8, r1, lsl #2]
   20a34:	add	r0, r0, #1
   20a38:	cmp	r0, #256	; 0x100
   20a3c:	bne	20a10 <ftello64@plt+0xf188>
   20a40:	ldr	r0, [sp, #20]
   20a44:	ldr	sl, [sp, #52]	; 0x34
   20a48:	ldr	r7, [sp, #60]	; 0x3c
   20a4c:	mov	r1, #0
   20a50:	str	r1, [r0]
   20a54:	ldrb	r0, [lr, #4]
   20a58:	cmp	r0, #21
   20a5c:	bne	20884 <ftello64@plt+0xeffc>
   20a60:	b	20b00 <ftello64@plt+0xf278>
   20a64:	ldr	r1, [sp, #36]	; 0x24
   20a68:	mov	r0, #1
   20a6c:	orr	r1, r0, r1, lsl #1
   20a70:	ldr	r0, [r7]
   20a74:	str	r1, [sp, #36]	; 0x24
   20a78:	lsl	r1, r1, #2
   20a7c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   20a80:	cmp	r0, #0
   20a84:	beq	22538 <ftello64@plt+0x10cb0>
   20a88:	ldr	r7, [sp, #60]	; 0x3c
   20a8c:	ldr	r5, [sp, #28]
   20a90:	ldr	lr, [sp, #44]	; 0x2c
   20a94:	mov	r9, r4
   20a98:	str	r0, [r7]
   20a9c:	ldr	r1, [r7, #20]
   20aa0:	b	208f0 <ftello64@plt+0xf068>
   20aa4:	ldr	r1, [sp, #32]
   20aa8:	mov	r0, #1
   20aac:	orr	r1, r0, r1, lsl #1
   20ab0:	ldr	r0, [r4, #4]
   20ab4:	lsl	r9, r1, #2
   20ab8:	str	r1, [sp, #32]
   20abc:	mov	r1, r9
   20ac0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   20ac4:	mov	r6, r0
   20ac8:	ldr	r0, [r4, #8]
   20acc:	mov	r1, r9
   20ad0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   20ad4:	mov	r9, r0
   20ad8:	cmp	r6, #0
   20adc:	cmpne	r9, #0
   20ae0:	beq	22550 <ftello64@plt+0x10cc8>
   20ae4:	ldr	r4, [sp, #60]	; 0x3c
   20ae8:	stmib	r4, {r6, r9}
   20aec:	ldr	r0, [r4, #32]
   20af0:	ldr	r5, [sp, #28]
   20af4:	ldr	lr, [sp, #44]	; 0x2c
   20af8:	ldr	r8, [sp, #24]
   20afc:	b	209d4 <ftello64@plt+0xf14c>
   20b00:	ldr	r0, [r5, #40]	; 0x28
   20b04:	ldr	ip, [sp, #48]	; 0x30
   20b08:	add	r0, r0, r9
   20b0c:	str	r0, [r5, #40]	; 0x28
   20b10:	ldr	r0, [sp, #56]	; 0x38
   20b14:	cmp	r0, #0
   20b18:	beq	20b54 <ftello64@plt+0xf2cc>
   20b1c:	vld1.32	{d16-d17}, [r8]
   20b20:	mov	r0, r8
   20b24:	vmvn	q8, q8
   20b28:	vst1.32	{d16-d17}, [r0]!
   20b2c:	vld1.32	{d16-d17}, [r0]
   20b30:	vmvn	q8, q8
   20b34:	vst1.32	{d16-d17}, [r0]
   20b38:	ldr	r0, [sl, #92]	; 0x5c
   20b3c:	cmp	r0, #2
   20b40:	bge	20b60 <ftello64@plt+0xf2d8>
   20b44:	ldr	r1, [r7, #20]
   20b48:	cmp	r1, #0
   20b4c:	bne	20c10 <ftello64@plt+0xf388>
   20b50:	b	20bec <ftello64@plt+0xf364>
   20b54:	ldr	r0, [sl, #92]	; 0x5c
   20b58:	cmp	r0, #2
   20b5c:	blt	20b44 <ftello64@plt+0xf2bc>
   20b60:	ldr	r6, [sl, #60]	; 0x3c
   20b64:	ldm	r8, {r1, r2, r3, r7}
   20b68:	ldr	r5, [r6]
   20b6c:	and	r1, r1, r5
   20b70:	ldr	r5, [sp, #28]
   20b74:	str	r1, [r8]
   20b78:	ldr	r1, [r6, #4]
   20b7c:	and	r1, r2, r1
   20b80:	str	r1, [r8, #4]
   20b84:	ldr	r1, [r6, #8]
   20b88:	and	r1, r3, r1
   20b8c:	str	r1, [r8, #8]
   20b90:	ldr	r1, [r6, #12]
   20b94:	and	r1, r7, r1
   20b98:	ldr	r7, [sp, #60]	; 0x3c
   20b9c:	str	r1, [r8, #12]
   20ba0:	ldr	r1, [r8, #16]
   20ba4:	ldr	r2, [r6, #16]
   20ba8:	and	r1, r1, r2
   20bac:	str	r1, [r8, #16]
   20bb0:	ldr	r1, [r6, #20]
   20bb4:	ldr	r2, [r8, #20]
   20bb8:	and	r1, r2, r1
   20bbc:	str	r1, [r8, #20]
   20bc0:	ldr	r1, [r6, #24]
   20bc4:	ldr	r2, [r8, #24]
   20bc8:	and	r1, r2, r1
   20bcc:	str	r1, [r8, #24]
   20bd0:	ldr	r1, [r6, #28]
   20bd4:	ldr	r2, [r8, #28]
   20bd8:	and	r1, r2, r1
   20bdc:	str	r1, [r8, #28]
   20be0:	ldr	r1, [r7, #20]
   20be4:	cmp	r1, #0
   20be8:	bne	20c10 <ftello64@plt+0xf388>
   20bec:	ldr	r1, [r7, #24]
   20bf0:	cmp	r1, #0
   20bf4:	bne	20c10 <ftello64@plt+0xf388>
   20bf8:	ldr	r1, [r7, #28]
   20bfc:	cmp	r1, #0
   20c00:	bne	20c10 <ftello64@plt+0xf388>
   20c04:	ldr	r1, [r7, #32]
   20c08:	cmp	r1, #0
   20c0c:	beq	21f88 <ftello64@plt+0x10700>
   20c10:	ldrb	r0, [sl, #88]	; 0x58
   20c14:	orr	r0, r0, #2
   20c18:	strb	r0, [sl, #88]	; 0x58
   20c1c:	ldr	r1, [sl, #64]	; 0x40
   20c20:	cmp	r1, #31
   20c24:	beq	221ac <ftello64@plt+0x10924>
   20c28:	ldr	r0, [sl, #56]	; 0x38
   20c2c:	add	r0, r0, r1, lsl #5
   20c30:	add	r2, r1, #1
   20c34:	vmov.i32	q8, #0	; 0x00000000
   20c38:	mov	r1, #6
   20c3c:	str	r2, [sl, #64]	; 0x40
   20c40:	mov	r2, #0
   20c44:	add	r4, r0, #4
   20c48:	str	r2, [r0, #20]
   20c4c:	str	r7, [r0, #24]
   20c50:	str	r1, [r0, #28]
   20c54:	mov	r0, #28
   20c58:	mov	r1, r4
   20c5c:	vst1.32	{d16-d17}, [r1], r0
   20c60:	mvn	r0, #0
   20c64:	str	r0, [r1]
   20c68:	ldr	r0, [r8]
   20c6c:	cmp	r0, #0
   20c70:	bne	20cc8 <ftello64@plt+0xf440>
   20c74:	ldr	r0, [r8, #4]
   20c78:	cmp	r0, #0
   20c7c:	bne	20cc8 <ftello64@plt+0xf440>
   20c80:	ldr	r0, [r8, #8]
   20c84:	cmp	r0, #0
   20c88:	bne	20cc8 <ftello64@plt+0xf440>
   20c8c:	ldr	r0, [r8, #12]
   20c90:	cmp	r0, #0
   20c94:	bne	20cc8 <ftello64@plt+0xf440>
   20c98:	ldr	r0, [r8, #16]
   20c9c:	cmp	r0, #0
   20ca0:	bne	20cc8 <ftello64@plt+0xf440>
   20ca4:	ldr	r0, [r8, #20]
   20ca8:	cmp	r0, #0
   20cac:	bne	20cc8 <ftello64@plt+0xf440>
   20cb0:	ldr	r0, [r8, #24]
   20cb4:	cmp	r0, #0
   20cb8:	bne	20cc8 <ftello64@plt+0xf440>
   20cbc:	ldr	r0, [r8, #28]
   20cc0:	cmp	r0, #0
   20cc4:	beq	22248 <ftello64@plt+0x109c0>
   20cc8:	ldr	r1, [sl, #64]	; 0x40
   20ccc:	cmp	r1, #31
   20cd0:	beq	221dc <ftello64@plt+0x10954>
   20cd4:	ldr	r0, [sl, #56]	; 0x38
   20cd8:	add	r0, r0, r1, lsl #5
   20cdc:	add	r2, r1, #1
   20ce0:	vmov.i32	q8, #0	; 0x00000000
   20ce4:	mov	r1, #3
   20ce8:	str	r2, [sl, #64]	; 0x40
   20cec:	mov	r2, #0
   20cf0:	add	r6, r0, #4
   20cf4:	str	r2, [r0, #20]
   20cf8:	str	r8, [r0, #24]
   20cfc:	str	r1, [r0, #28]
   20d00:	mov	r0, #28
   20d04:	mov	r1, r6
   20d08:	vst1.32	{d16-d17}, [r1], r0
   20d0c:	mvn	r0, #0
   20d10:	str	r0, [r1]
   20d14:	ldr	r1, [sl, #64]	; 0x40
   20d18:	cmp	r1, #31
   20d1c:	beq	2220c <ftello64@plt+0x10984>
   20d20:	ldr	r0, [sl, #56]	; 0x38
   20d24:	add	r7, r0, r1, lsl #5
   20d28:	add	r2, r1, #1
   20d2c:	mov	r0, #0
   20d30:	mov	r1, #10
   20d34:	str	r2, [sl, #64]	; 0x40
   20d38:	mvn	r2, #0
   20d3c:	str	r0, [r7, #4]!
   20d40:	add	r3, r7, #20
   20d44:	str	r6, [r7, #4]
   20d48:	str	r4, [r7, #8]
   20d4c:	str	r0, [r7, #12]
   20d50:	str	r0, [r7, #16]
   20d54:	stm	r3, {r0, r1, r2}
   20d58:	str	r7, [r6]
   20d5c:	str	r7, [r4]
   20d60:	b	20f78 <ftello64@plt+0xf6f0>
   20d64:	mov	r0, #5
   20d68:	str	r0, [lr]
   20d6c:	ldr	r1, [sl, #64]	; 0x40
   20d70:	cmp	r1, #31
   20d74:	beq	222c8 <ftello64@plt+0x10a40>
   20d78:	ldr	r0, [sl, #56]	; 0x38
   20d7c:	add	r4, r0, r1, lsl #5
   20d80:	add	r2, r1, #1
   20d84:	mov	r0, #0
   20d88:	mvn	r3, #0
   20d8c:	str	r2, [sl, #64]	; 0x40
   20d90:	str	r0, [r4, #4]!
   20d94:	str	r0, [r4, #8]
   20d98:	str	r0, [r4, #4]
   20d9c:	ldm	lr, {r1, r2}
   20da0:	str	r3, [r4, #28]
   20da4:	str	r0, [r4, #16]
   20da8:	str	r0, [r4, #12]
   20dac:	bic	r0, r2, #786432	; 0xc0000
   20db0:	str	r1, [r4, #20]
   20db4:	str	r0, [r4, #24]
   20db8:	mov	r0, #10
   20dbc:	str	r0, [lr]
   20dc0:	ldr	r1, [sl, #64]	; 0x40
   20dc4:	cmp	r1, #31
   20dc8:	beq	200e0 <ftello64@plt+0xe858>
   20dcc:	ldr	r0, [sl, #56]	; 0x38
   20dd0:	add	r5, r0, r1, lsl #5
   20dd4:	add	r2, r1, #1
   20dd8:	mov	r0, #0
   20ddc:	mvn	r3, #0
   20de0:	str	r2, [sl, #64]	; 0x40
   20de4:	str	r0, [r5, #4]!
   20de8:	str	r0, [r5, #8]
   20dec:	str	r0, [r5, #4]
   20df0:	ldm	lr, {r1, r2}
   20df4:	str	r3, [r5, #28]
   20df8:	str	r0, [r5, #16]
   20dfc:	str	r0, [r5, #12]
   20e00:	bic	r0, r2, #786432	; 0xc0000
   20e04:	str	r1, [r5, #20]
   20e08:	str	r0, [r5, #24]
   20e0c:	ldr	r1, [sl, #64]	; 0x40
   20e10:	cmp	r1, #31
   20e14:	beq	223ec <ftello64@plt+0x10b64>
   20e18:	ldr	r0, [sl, #56]	; 0x38
   20e1c:	add	r6, r0, r1, lsl #5
   20e20:	add	r2, r1, #1
   20e24:	mov	r0, #0
   20e28:	cmp	r4, #0
   20e2c:	mov	r1, #10
   20e30:	str	r2, [sl, #64]	; 0x40
   20e34:	mvn	r2, #0
   20e38:	str	r0, [r6, #4]!
   20e3c:	add	r3, r6, #20
   20e40:	stmib	r6, {r4, r5}
   20e44:	str	r0, [r6, #12]
   20e48:	str	r0, [r6, #16]
   20e4c:	stm	r3, {r0, r1, r2}
   20e50:	strne	r6, [r4]
   20e54:	cmp	r5, #0
   20e58:	strne	r6, [r5]
   20e5c:	cmpne	r4, #0
   20e60:	bne	20ec8 <ftello64@plt+0xf640>
   20e64:	mov	r0, #12
   20e68:	ldr	r1, [sp, #20]
   20e6c:	str	r0, [r1]
   20e70:	mov	r0, r9
   20e74:	sub	sp, fp, #28
   20e78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20e7c:	ldr	r1, [sl, #64]	; 0x40
   20e80:	cmp	r1, #31
   20e84:	beq	222fc <ftello64@plt+0x10a74>
   20e88:	ldr	r0, [sl, #56]	; 0x38
   20e8c:	add	r6, r0, r1, lsl #5
   20e90:	add	r2, r1, #1
   20e94:	mov	r0, #0
   20e98:	mvn	r3, #0
   20e9c:	str	r2, [sl, #64]	; 0x40
   20ea0:	str	r0, [r6, #4]!
   20ea4:	str	r0, [r6, #8]
   20ea8:	str	r0, [r6, #4]
   20eac:	ldm	lr, {r1, r2}
   20eb0:	str	r3, [r6, #28]
   20eb4:	str	r0, [r6, #16]
   20eb8:	str	r0, [r6, #12]
   20ebc:	bic	r0, r2, #786432	; 0xc0000
   20ec0:	str	r1, [r6, #20]
   20ec4:	str	r0, [r6, #24]
   20ec8:	ldr	r4, [sp, #28]
   20ecc:	mov	r0, lr
   20ed0:	mov	r2, ip
   20ed4:	mov	r1, r4
   20ed8:	bl	1f168 <ftello64@plt+0xd8e0>
   20edc:	ldr	r1, [r4, #40]	; 0x28
   20ee0:	mov	r9, r6
   20ee4:	add	r0, r1, r0
   20ee8:	str	r0, [r4, #40]	; 0x28
   20eec:	mov	r0, r9
   20ef0:	sub	sp, fp, #28
   20ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ef8:	ldrb	r0, [r7, #4]
   20efc:	cmp	r0, #9
   20f00:	bne	2241c <ftello64@plt+0x10b94>
   20f04:	mov	lr, r7
   20f08:	cmp	r4, #8
   20f0c:	bhi	20f20 <ftello64@plt+0xf698>
   20f10:	ldr	r0, [sl, #84]	; 0x54
   20f14:	mov	r1, #1
   20f18:	orr	r0, r0, r1, lsl r4
   20f1c:	str	r0, [sl, #84]	; 0x54
   20f20:	ldr	r1, [sl, #64]	; 0x40
   20f24:	ldr	ip, [sp, #48]	; 0x30
   20f28:	cmp	r1, #31
   20f2c:	beq	22260 <ftello64@plt+0x109d8>
   20f30:	ldr	r0, [sl, #56]	; 0x38
   20f34:	add	r0, r0, r1, lsl #5
   20f38:	add	r2, r1, #1
   20f3c:	mov	r1, #0
   20f40:	cmp	r9, #0
   20f44:	mvn	r3, #0
   20f48:	str	r2, [sl, #64]	; 0x40
   20f4c:	mov	r2, #17
   20f50:	mov	r7, r0
   20f54:	str	r1, [r7, #4]!
   20f58:	add	r6, r7, #20
   20f5c:	str	r9, [r7, #4]
   20f60:	str	r1, [r7, #8]
   20f64:	str	r1, [r7, #12]
   20f68:	str	r1, [r7, #16]
   20f6c:	stm	r6, {r1, r2, r3}
   20f70:	strne	r7, [r9]
   20f74:	str	r4, [r0, #24]
   20f78:	mov	r0, lr
   20f7c:	mov	r1, r5
   20f80:	mov	r2, ip
   20f84:	bl	1f168 <ftello64@plt+0xd8e0>
   20f88:	ldr	r1, [r5, #40]	; 0x28
   20f8c:	ldr	ip, [sp, #48]	; 0x30
   20f90:	ldr	lr, [sp, #44]	; 0x2c
   20f94:	mov	r4, #0
   20f98:	add	r0, r1, r0
   20f9c:	str	r0, [r5, #40]	; 0x28
   20fa0:	and	r0, ip, #16777216	; 0x1000000
   20fa4:	str	r0, [sp, #32]
   20fa8:	and	r0, ip, #2097152	; 0x200000
   20fac:	str	r0, [sp, #16]
   20fb0:	add	r0, sl, #56	; 0x38
   20fb4:	str	r0, [sp, #60]	; 0x3c
   20fb8:	add	r0, sl, #64	; 0x40
   20fbc:	str	r0, [sp, #24]
   20fc0:	ldrb	r0, [lr, #4]
   20fc4:	mov	r9, r7
   20fc8:	cmp	r0, #23
   20fcc:	bls	20ff4 <ftello64@plt+0xf76c>
   20fd0:	b	21ed8 <ftello64@plt+0x10650>
   20fd4:	ldrb	r1, [lr, #4]
   20fd8:	cmp	r1, #23
   20fdc:	cmpne	r1, #11
   20fe0:	beq	21e24 <ftello64@plt+0x1059c>
   20fe4:	ldrb	r0, [lr, #4]
   20fe8:	mov	r9, r7
   20fec:	cmp	r0, #23
   20ff0:	bhi	21ed8 <ftello64@plt+0x10650>
   20ff4:	movw	r2, #2048	; 0x800
   20ff8:	mov	r1, #1
   20ffc:	movt	r2, #140	; 0x8c
   21000:	tst	r2, r1, lsl r0
   21004:	beq	21ed8 <ftello64@plt+0x10650>
   21008:	cmp	r0, #23
   2100c:	str	r9, [sp, #40]	; 0x28
   21010:	bne	210c0 <ftello64@plt+0xf838>
   21014:	ldr	r9, [r5, #40]	; 0x28
   21018:	ldm	lr, {r7, sl}
   2101c:	mov	r6, r5
   21020:	mvn	r2, #0
   21024:	mov	r8, r2
   21028:	mov	r0, lr
   2102c:	mov	r1, r6
   21030:	mov	r2, ip
   21034:	mov	r5, r6
   21038:	bl	1f168 <ftello64@plt+0xd8e0>
   2103c:	ldr	r1, [r6, #40]	; 0x28
   21040:	ldr	lr, [sp, #44]	; 0x2c
   21044:	add	r0, r1, r0
   21048:	str	r0, [r6, #40]	; 0x28
   2104c:	ldrb	r0, [lr, #4]
   21050:	ldrb	r1, [lr]
   21054:	cmp	r0, #24
   21058:	beq	210dc <ftello64@plt+0xf854>
   2105c:	cmp	r0, #2
   21060:	beq	21738 <ftello64@plt+0xfeb0>
   21064:	cmp	r1, #44	; 0x2c
   21068:	beq	210dc <ftello64@plt+0xf854>
   2106c:	ldr	ip, [sp, #48]	; 0x30
   21070:	mvn	r2, #1
   21074:	cmp	r1, #48	; 0x30
   21078:	bcc	21024 <ftello64@plt+0xf79c>
   2107c:	cmp	r0, #1
   21080:	bne	21024 <ftello64@plt+0xf79c>
   21084:	cmn	r8, #2
   21088:	beq	21024 <ftello64@plt+0xf79c>
   2108c:	cmp	r1, #57	; 0x39
   21090:	bhi	21024 <ftello64@plt+0xf79c>
   21094:	cmn	r8, #1
   21098:	beq	210b8 <ftello64@plt+0xf830>
   2109c:	add	r0, r8, r8, lsl #2
   210a0:	add	r0, r1, r0, lsl #1
   210a4:	movw	r1, #32816	; 0x8030
   210a8:	cmp	r0, r1
   210ac:	movge	r0, r1
   210b0:	sub	r2, r0, #48	; 0x30
   210b4:	b	21024 <ftello64@plt+0xf79c>
   210b8:	sub	r2, r1, #48	; 0x30
   210bc:	b	21024 <ftello64@plt+0xf79c>
   210c0:	cmp	r0, #19
   210c4:	sub	r0, r0, #18
   210c8:	mvn	sl, #0
   210cc:	clz	r0, r0
   210d0:	movweq	sl, #1
   210d4:	lsr	r8, r0, #5
   210d8:	b	21290 <ftello64@plt+0xfa08>
   210dc:	cmn	r8, #1
   210e0:	bne	21124 <ftello64@plt+0xf89c>
   210e4:	ldr	ip, [sp, #48]	; 0x30
   210e8:	cmp	r1, #44	; 0x2c
   210ec:	moveq	r8, #0
   210f0:	cmpeq	r0, #1
   210f4:	beq	21180 <ftello64@plt+0xf8f8>
   210f8:	ldr	r0, [sp, #20]
   210fc:	mov	r1, #10
   21100:	str	r1, [r0]
   21104:	ldr	r9, [sp, #40]	; 0x28
   21108:	mov	r7, #0
   2110c:	mov	r5, r6
   21110:	clz	r0, r7
   21114:	cmp	r7, #0
   21118:	lsr	r0, r0, #5
   2111c:	beq	21e04 <ftello64@plt+0x1057c>
   21120:	b	21e14 <ftello64@plt+0x1058c>
   21124:	ldr	ip, [sp, #48]	; 0x30
   21128:	cmn	r8, #2
   2112c:	beq	21144 <ftello64@plt+0xf8bc>
   21130:	cmp	r0, #24
   21134:	beq	2123c <ftello64@plt+0xf9b4>
   21138:	cmp	r0, #1
   2113c:	cmpeq	r1, #44	; 0x2c
   21140:	beq	21180 <ftello64@plt+0xf8f8>
   21144:	ldr	r1, [sp, #16]
   21148:	cmp	r1, #0
   2114c:	beq	21748 <ftello64@plt+0xfec0>
   21150:	mov	r0, #1
   21154:	str	r9, [r6, #40]	; 0x28
   21158:	mov	r5, r6
   2115c:	bfi	sl, r0, #0, #8
   21160:	stm	lr, {r7, sl}
   21164:	ldr	r9, [sp, #40]	; 0x28
   21168:	mov	r7, r9
   2116c:	clz	r0, r7
   21170:	cmp	r7, #0
   21174:	lsr	r0, r0, #5
   21178:	beq	21e04 <ftello64@plt+0x1057c>
   2117c:	b	21e14 <ftello64@plt+0x1058c>
   21180:	mvn	r2, #0
   21184:	str	r9, [sp, #56]	; 0x38
   21188:	mov	r9, r2
   2118c:	mov	r0, lr
   21190:	mov	r1, r6
   21194:	mov	r2, ip
   21198:	mov	r5, r6
   2119c:	bl	1f168 <ftello64@plt+0xd8e0>
   211a0:	ldr	r1, [r6, #40]	; 0x28
   211a4:	ldr	lr, [sp, #44]	; 0x2c
   211a8:	add	r0, r1, r0
   211ac:	str	r0, [r6, #40]	; 0x28
   211b0:	ldrb	r0, [lr, #4]
   211b4:	cmp	r0, #24
   211b8:	beq	21224 <ftello64@plt+0xf99c>
   211bc:	cmp	r0, #2
   211c0:	beq	21ba4 <ftello64@plt+0x1031c>
   211c4:	ldrb	r1, [lr]
   211c8:	ldr	ip, [sp, #48]	; 0x30
   211cc:	cmp	r1, #44	; 0x2c
   211d0:	beq	21228 <ftello64@plt+0xf9a0>
   211d4:	mvn	r2, #1
   211d8:	cmp	r1, #48	; 0x30
   211dc:	bcc	21188 <ftello64@plt+0xf900>
   211e0:	cmp	r0, #1
   211e4:	bne	21188 <ftello64@plt+0xf900>
   211e8:	cmn	r9, #2
   211ec:	beq	21188 <ftello64@plt+0xf900>
   211f0:	cmp	r1, #57	; 0x39
   211f4:	bhi	21188 <ftello64@plt+0xf900>
   211f8:	cmn	r9, #1
   211fc:	beq	2121c <ftello64@plt+0xf994>
   21200:	add	r0, r9, r9, lsl #2
   21204:	add	r0, r1, r0, lsl #1
   21208:	movw	r1, #32816	; 0x8030
   2120c:	cmp	r0, r1
   21210:	movge	r0, r1
   21214:	sub	r2, r0, #48	; 0x30
   21218:	b	21188 <ftello64@plt+0xf900>
   2121c:	sub	r2, r1, #48	; 0x30
   21220:	b	21188 <ftello64@plt+0xf900>
   21224:	ldr	ip, [sp, #48]	; 0x30
   21228:	mov	r2, r9
   2122c:	ldr	r9, [sp, #56]	; 0x38
   21230:	cmn	r2, #2
   21234:	bne	21248 <ftello64@plt+0xf9c0>
   21238:	b	21144 <ftello64@plt+0xf8bc>
   2123c:	mov	r2, r8
   21240:	cmn	r2, #2
   21244:	beq	21144 <ftello64@plt+0xf8bc>
   21248:	ldr	r9, [sp, #40]	; 0x28
   2124c:	cmp	r8, r2
   21250:	mov	r1, #0
   21254:	mov	r5, r6
   21258:	movwle	r1, #1
   2125c:	cmp	r0, #24
   21260:	bne	21b64 <ftello64@plt+0x102dc>
   21264:	add	r0, r2, #1
   21268:	mov	sl, r2
   2126c:	clz	r0, r0
   21270:	lsr	r0, r0, #5
   21274:	orrs	r0, r1, r0
   21278:	beq	21b64 <ftello64@plt+0x102dc>
   2127c:	cmn	sl, #1
   21280:	mov	r0, sl
   21284:	moveq	r0, r8
   21288:	cmp	r0, #32768	; 0x8000
   2128c:	bge	21d34 <ftello64@plt+0x104ac>
   21290:	mov	r0, lr
   21294:	mov	r1, r5
   21298:	mov	r2, ip
   2129c:	bl	1f168 <ftello64@plt+0xd8e0>
   212a0:	ldr	r1, [r5, #40]	; 0x28
   212a4:	mov	r7, #0
   212a8:	cmp	r9, #0
   212ac:	add	r0, r1, r0
   212b0:	str	r0, [r5, #40]	; 0x28
   212b4:	beq	21760 <ftello64@plt+0xfed8>
   212b8:	ldr	ip, [sp, #48]	; 0x30
   212bc:	orrs	r0, sl, r8
   212c0:	beq	2177c <ftello64@plt+0xfef4>
   212c4:	mov	r0, #0
   212c8:	cmp	r8, #1
   212cc:	mov	r7, r9
   212d0:	str	r0, [sp, #36]	; 0x24
   212d4:	ldr	lr, [sp, #44]	; 0x2c
   212d8:	ldr	r5, [sp, #24]
   212dc:	bge	21840 <ftello64@plt+0xffb8>
   212e0:	ldrb	r0, [r7, #24]
   212e4:	cmp	r0, #17
   212e8:	bne	2135c <ftello64@plt+0xfad4>
   212ec:	ldr	r0, [r7, #20]
   212f0:	mov	r2, r7
   212f4:	mov	r1, r2
   212f8:	ldr	r2, [r2, #4]
   212fc:	cmp	r2, #0
   21300:	bne	212f4 <ftello64@plt+0xfa6c>
   21304:	ldr	r2, [r1, #8]
   21308:	cmp	r2, #0
   2130c:	bne	212f4 <ftello64@plt+0xfa6c>
   21310:	ldr	r2, [r1, #24]
   21314:	uxtb	r3, r2
   21318:	cmp	r3, #17
   2131c:	bne	21330 <ftello64@plt+0xfaa8>
   21320:	ldr	r3, [r1, #20]
   21324:	cmp	r3, r0
   21328:	orreq	r2, r2, #524288	; 0x80000
   2132c:	streq	r2, [r1, #24]
   21330:	ldr	r3, [r1]
   21334:	cmp	r3, #0
   21338:	beq	2135c <ftello64@plt+0xfad4>
   2133c:	ldr	r2, [r3, #8]
   21340:	cmp	r2, r1
   21344:	mov	r1, r3
   21348:	beq	21310 <ftello64@plt+0xfa88>
   2134c:	cmp	r2, #0
   21350:	mov	r1, r3
   21354:	beq	21310 <ftello64@plt+0xfa88>
   21358:	b	212f4 <ftello64@plt+0xfa6c>
   2135c:	ldr	r1, [r5]
   21360:	cmn	sl, #1
   21364:	mov	r6, #10
   21368:	movweq	r6, #11
   2136c:	cmp	r1, #31
   21370:	beq	21b08 <ftello64@plt+0x10280>
   21374:	ldr	r0, [sp, #60]	; 0x3c
   21378:	ldr	r0, [r0]
   2137c:	add	r9, r0, r1, lsl #5
   21380:	add	r2, r1, #1
   21384:	mvn	r0, #0
   21388:	str	r2, [r5]
   2138c:	str	r4, [r9, #4]!
   21390:	str	r7, [r9, #4]
   21394:	str	r4, [r9, #8]
   21398:	str	r4, [r9, #12]
   2139c:	str	r4, [r9, #16]
   213a0:	str	r4, [r9, #20]
   213a4:	str	r6, [r9, #24]
   213a8:	str	r0, [r9, #28]
   213ac:	add	r0, r8, #2
   213b0:	str	r9, [r7]
   213b4:	cmp	r0, sl
   213b8:	bgt	216b8 <ftello64@plt+0xfe30>
   213bc:	str	sl, [sp, #52]	; 0x34
   213c0:	mov	sl, r9
   213c4:	ldr	r1, [r5]
   213c8:	str	r0, [sp, #56]	; 0x38
   213cc:	cmp	r1, #31
   213d0:	beq	215f0 <ftello64@plt+0xfd68>
   213d4:	ldr	r0, [sp, #60]	; 0x3c
   213d8:	ldr	r0, [r0]
   213dc:	add	r8, r0, r1, lsl #5
   213e0:	add	r3, r1, #1
   213e4:	add	r2, r7, #20
   213e8:	sub	r6, fp, #80	; 0x50
   213ec:	str	r3, [r5]
   213f0:	str	r4, [r8, #4]!
   213f4:	str	r4, [r8, #8]
   213f8:	str	r4, [r8, #4]
   213fc:	ldm	r2, {r0, r1}
   21400:	mvn	r2, #0
   21404:	str	r2, [r8, #28]
   21408:	str	r4, [r8, #16]
   2140c:	str	r4, [r8, #12]
   21410:	str	r0, [r8, #20]
   21414:	bic	r0, r1, #786432	; 0xc0000
   21418:	str	r0, [r8, #24]
   2141c:	mov	r0, r8
   21420:	str	r8, [fp, #-80]	; 0xffffffb0
   21424:	str	r9, [r0]
   21428:	ldr	r0, [r6]
   2142c:	ldr	r1, [r0, #24]
   21430:	orr	r1, r1, #262144	; 0x40000
   21434:	str	r1, [r0, #24]
   21438:	ldr	r0, [r7, #4]
   2143c:	ldr	r9, [r6]
   21440:	cmp	r0, #0
   21444:	beq	214a8 <ftello64@plt+0xfc20>
   21448:	add	r6, r9, #4
   2144c:	mov	r7, r0
   21450:	ldr	r1, [r5]
   21454:	cmp	r1, #31
   21458:	beq	214e8 <ftello64@plt+0xfc60>
   2145c:	ldr	r0, [sp, #60]	; 0x3c
   21460:	ldr	r0, [r0]
   21464:	add	r0, r0, r1, lsl #5
   21468:	add	r3, r1, #1
   2146c:	add	r2, r7, #20
   21470:	str	r3, [r5]
   21474:	mvn	r3, #0
   21478:	str	r4, [r0, #4]!
   2147c:	str	r4, [r0, #8]
   21480:	str	r4, [r0, #4]
   21484:	ldm	r2, {r1, r2}
   21488:	str	r3, [r0, #28]
   2148c:	str	r4, [r0, #16]
   21490:	str	r4, [r0, #12]
   21494:	str	r1, [r0, #20]
   21498:	bic	r1, r2, #786432	; 0xc0000
   2149c:	str	r1, [r0, #24]
   214a0:	str	r0, [r6]
   214a4:	b	21424 <ftello64@plt+0xfb9c>
   214a8:	mov	r1, #0
   214ac:	mov	r0, r7
   214b0:	ldr	r7, [r7, #8]
   214b4:	cmp	r7, r1
   214b8:	cmpne	r7, #0
   214bc:	bne	214d8 <ftello64@plt+0xfc50>
   214c0:	ldr	r7, [r0]
   214c4:	ldr	r9, [r9]
   214c8:	mov	r1, r0
   214cc:	cmp	r7, #0
   214d0:	bne	214ac <ftello64@plt+0xfc24>
   214d4:	b	2151c <ftello64@plt+0xfc94>
   214d8:	add	r6, r9, #8
   214dc:	ldr	r1, [r5]
   214e0:	cmp	r1, #31
   214e4:	bne	2145c <ftello64@plt+0xfbd4>
   214e8:	mov	r0, #996	; 0x3e4
   214ec:	bl	2f7c4 <ftello64@plt+0x1df3c>
   214f0:	cmp	r0, #0
   214f4:	beq	21664 <ftello64@plt+0xfddc>
   214f8:	ldr	r2, [sp, #60]	; 0x3c
   214fc:	ldr	ip, [sp, #48]	; 0x30
   21500:	ldr	lr, [sp, #44]	; 0x2c
   21504:	ldr	r1, [r2]
   21508:	str	r1, [r0]
   2150c:	mov	r1, #0
   21510:	str	r0, [r2]
   21514:	str	r1, [r5]
   21518:	b	21464 <ftello64@plt+0xfbdc>
   2151c:	mov	r7, r8
   21520:	ldr	r1, [r5]
   21524:	cmp	r1, #31
   21528:	beq	21680 <ftello64@plt+0xfdf8>
   2152c:	ldr	r0, [sp, #60]	; 0x3c
   21530:	ldr	r0, [r0]
   21534:	add	r6, r0, r1, lsl #5
   21538:	add	r2, r1, #1
   2153c:	mov	r0, #16
   21540:	cmp	r7, #0
   21544:	str	r2, [r5]
   21548:	str	r4, [r6, #4]!
   2154c:	str	sl, [r6, #4]
   21550:	str	r7, [r6, #8]
   21554:	str	r4, [r6, #12]
   21558:	str	r4, [r6, #16]
   2155c:	str	r4, [r6, #20]
   21560:	str	r0, [r6, #24]
   21564:	mvn	r0, #0
   21568:	str	r0, [r6, #28]
   2156c:	str	r6, [sl]
   21570:	beq	21ddc <ftello64@plt+0x10554>
   21574:	str	r6, [r7]
   21578:	ldr	r1, [r5]
   2157c:	cmp	r1, #31
   21580:	beq	21624 <ftello64@plt+0xfd9c>
   21584:	ldr	r0, [sp, #60]	; 0x3c
   21588:	ldr	r0, [r0]
   2158c:	add	sl, r0, r1, lsl #5
   21590:	add	r2, r1, #1
   21594:	mov	r0, #10
   21598:	ldr	r1, [sp, #56]	; 0x38
   2159c:	str	r2, [r5]
   215a0:	str	r4, [sl, #4]!
   215a4:	str	r6, [sl, #4]
   215a8:	str	r4, [sl, #8]
   215ac:	str	r4, [sl, #12]
   215b0:	str	r4, [sl, #16]
   215b4:	str	r4, [sl, #20]
   215b8:	str	r0, [sl, #24]
   215bc:	mvn	r0, #0
   215c0:	str	r0, [sl, #28]
   215c4:	ldr	r0, [sp, #52]	; 0x34
   215c8:	str	sl, [r6]
   215cc:	cmp	r1, r0
   215d0:	bge	216b4 <ftello64@plt+0xfe2c>
   215d4:	ldr	r9, [r7]
   215d8:	mov	r0, r1
   215dc:	add	r0, r1, #1
   215e0:	ldr	r1, [r5]
   215e4:	str	r0, [sp, #56]	; 0x38
   215e8:	cmp	r1, #31
   215ec:	bne	213d4 <ftello64@plt+0xfb4c>
   215f0:	mov	r0, #996	; 0x3e4
   215f4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   215f8:	cmp	r0, #0
   215fc:	beq	21658 <ftello64@plt+0xfdd0>
   21600:	ldr	r2, [sp, #60]	; 0x3c
   21604:	ldr	ip, [sp, #48]	; 0x30
   21608:	ldr	lr, [sp, #44]	; 0x2c
   2160c:	ldr	r1, [r2]
   21610:	str	r1, [r0]
   21614:	mov	r1, #0
   21618:	str	r0, [r2]
   2161c:	str	r1, [r5]
   21620:	b	213dc <ftello64@plt+0xfb54>
   21624:	mov	r0, #996	; 0x3e4
   21628:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2162c:	ldr	lr, [sp, #44]	; 0x2c
   21630:	ldr	ip, [sp, #48]	; 0x30
   21634:	cmp	r0, #0
   21638:	beq	21ddc <ftello64@plt+0x10554>
   2163c:	ldr	r2, [sp, #60]	; 0x3c
   21640:	ldr	r1, [r2]
   21644:	str	r1, [r0]
   21648:	mov	r1, #0
   2164c:	str	r0, [r2]
   21650:	str	r1, [r5]
   21654:	b	2158c <ftello64@plt+0xfd04>
   21658:	mov	r7, #0
   2165c:	str	r7, [fp, #-80]	; 0xffffffb0
   21660:	b	2166c <ftello64@plt+0xfde4>
   21664:	mov	r7, #0
   21668:	str	r7, [r6]
   2166c:	ldr	ip, [sp, #48]	; 0x30
   21670:	ldr	lr, [sp, #44]	; 0x2c
   21674:	ldr	r1, [r5]
   21678:	cmp	r1, #31
   2167c:	bne	2152c <ftello64@plt+0xfca4>
   21680:	mov	r0, #996	; 0x3e4
   21684:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21688:	ldr	lr, [sp, #44]	; 0x2c
   2168c:	ldr	ip, [sp, #48]	; 0x30
   21690:	cmp	r0, #0
   21694:	beq	21ddc <ftello64@plt+0x10554>
   21698:	ldr	r2, [sp, #60]	; 0x3c
   2169c:	ldr	r1, [r2]
   216a0:	str	r1, [r0]
   216a4:	mov	r1, #0
   216a8:	str	r0, [r2]
   216ac:	str	r1, [r5]
   216b0:	b	21534 <ftello64@plt+0xfcac>
   216b4:	mov	r9, sl
   216b8:	ldr	r6, [sp, #36]	; 0x24
   216bc:	ldr	r8, [sp, #28]
   216c0:	cmp	r6, #0
   216c4:	beq	2171c <ftello64@plt+0xfe94>
   216c8:	ldr	r1, [r5]
   216cc:	cmp	r1, #31
   216d0:	beq	21b70 <ftello64@plt+0x102e8>
   216d4:	ldr	r0, [sp, #60]	; 0x3c
   216d8:	ldr	r0, [r0]
   216dc:	add	r7, r0, r1, lsl #5
   216e0:	add	r2, r1, #1
   216e4:	mov	r0, #0
   216e8:	mov	r1, #16
   216ec:	str	r2, [r5]
   216f0:	str	r0, [r7, #4]!
   216f4:	stmib	r7, {r6, r9}
   216f8:	str	r0, [r7, #12]
   216fc:	str	r0, [r7, #16]
   21700:	str	r0, [r7, #20]
   21704:	str	r1, [r7, #24]
   21708:	mvn	r1, #0
   2170c:	str	r1, [r7, #28]
   21710:	str	r7, [r6]
   21714:	str	r7, [r9]
   21718:	b	21724 <ftello64@plt+0xfe9c>
   2171c:	mov	r0, #0
   21720:	mov	r7, r9
   21724:	mov	r5, r8
   21728:	ldr	r1, [sp, #32]
   2172c:	cmp	r1, #0
   21730:	beq	20fe4 <ftello64@plt+0xf75c>
   21734:	b	20fd4 <ftello64@plt+0xf74c>
   21738:	ldr	ip, [sp, #48]	; 0x30
   2173c:	ldr	r1, [sp, #16]
   21740:	cmp	r1, #0
   21744:	bne	21150 <ftello64@plt+0xf8c8>
   21748:	ldr	r1, [sp, #20]
   2174c:	cmp	r0, #2
   21750:	mov	r0, #10
   21754:	movweq	r0, #9
   21758:	str	r0, [r1]
   2175c:	b	21104 <ftello64@plt+0xf87c>
   21760:	ldr	ip, [sp, #48]	; 0x30
   21764:	ldr	lr, [sp, #44]	; 0x2c
   21768:	clz	r0, r7
   2176c:	cmp	r7, #0
   21770:	lsr	r0, r0, #5
   21774:	beq	21e04 <ftello64@plt+0x1057c>
   21778:	b	21e14 <ftello64@plt+0x1058c>
   2177c:	ldr	lr, [sp, #44]	; 0x2c
   21780:	mov	r0, r9
   21784:	mov	r6, r0
   21788:	ldr	r0, [r0, #4]
   2178c:	cmp	r0, #0
   21790:	bne	21784 <ftello64@plt+0xfefc>
   21794:	ldr	r0, [r6, #8]
   21798:	cmp	r0, #0
   2179c:	bne	21784 <ftello64@plt+0xfefc>
   217a0:	ldr	r0, [r6, #24]
   217a4:	movw	r1, #255	; 0xff
   217a8:	movt	r1, #4
   217ac:	and	r0, r0, r1
   217b0:	cmp	r0, #3
   217b4:	beq	217e8 <ftello64@plt+0xff60>
   217b8:	cmp	r0, #6
   217bc:	bne	217fc <ftello64@plt+0xff74>
   217c0:	ldr	r5, [r6, #20]
   217c4:	ldr	r0, [r5]
   217c8:	bl	15b80 <ftello64@plt+0x42f8>
   217cc:	ldr	r0, [r5, #4]
   217d0:	bl	15b80 <ftello64@plt+0x42f8>
   217d4:	ldr	r0, [r5, #8]
   217d8:	bl	15b80 <ftello64@plt+0x42f8>
   217dc:	ldr	r0, [r5, #12]
   217e0:	bl	15b80 <ftello64@plt+0x42f8>
   217e4:	b	217ec <ftello64@plt+0xff64>
   217e8:	ldr	r5, [r6, #20]
   217ec:	mov	r0, r5
   217f0:	bl	15b80 <ftello64@plt+0x42f8>
   217f4:	ldr	ip, [sp, #48]	; 0x30
   217f8:	ldr	lr, [sp, #44]	; 0x2c
   217fc:	ldr	r1, [r6]
   21800:	cmp	r1, #0
   21804:	beq	21828 <ftello64@plt+0xffa0>
   21808:	ldr	r0, [r1, #8]
   2180c:	cmp	r0, r6
   21810:	mov	r6, r1
   21814:	beq	217a0 <ftello64@plt+0xff18>
   21818:	cmp	r0, #0
   2181c:	mov	r6, r1
   21820:	beq	217a0 <ftello64@plt+0xff18>
   21824:	b	21784 <ftello64@plt+0xfefc>
   21828:	ldr	r5, [sp, #28]
   2182c:	clz	r0, r7
   21830:	cmp	r7, #0
   21834:	lsr	r0, r0, #5
   21838:	beq	21e04 <ftello64@plt+0x1057c>
   2183c:	b	21e14 <ftello64@plt+0x1058c>
   21840:	mov	r3, r9
   21844:	str	sl, [sp, #52]	; 0x34
   21848:	str	r9, [sp, #36]	; 0x24
   2184c:	beq	21b3c <ftello64@plt+0x102b4>
   21850:	ldr	sl, [sp, #40]	; 0x28
   21854:	ldr	r0, [sl]
   21858:	mov	r3, sl
   2185c:	str	r0, [sp, #36]	; 0x24
   21860:	mov	r0, #2
   21864:	ldr	r1, [r5]
   21868:	str	r0, [sp, #56]	; 0x38
   2186c:	cmp	r1, #31
   21870:	beq	21a4c <ftello64@plt+0x101c4>
   21874:	ldr	r0, [sp, #60]	; 0x3c
   21878:	ldr	r0, [r0]
   2187c:	add	r6, r0, r1, lsl #5
   21880:	add	r2, r3, #20
   21884:	mov	r9, r3
   21888:	add	r3, r1, #1
   2188c:	sub	r7, fp, #80	; 0x50
   21890:	str	r3, [r5]
   21894:	str	r4, [r6, #4]!
   21898:	str	r4, [r6, #8]
   2189c:	str	r4, [r6, #4]
   218a0:	ldm	r2, {r0, r1}
   218a4:	mvn	r2, #0
   218a8:	str	r2, [r6, #28]
   218ac:	str	r4, [r6, #16]
   218b0:	str	r4, [r6, #12]
   218b4:	str	r0, [r6, #20]
   218b8:	bic	r0, r1, #786432	; 0xc0000
   218bc:	str	r0, [r6, #24]
   218c0:	mov	r0, r6
   218c4:	str	r6, [fp, #-80]	; 0xffffffb0
   218c8:	ldr	r1, [sp, #36]	; 0x24
   218cc:	str	r1, [r0]
   218d0:	ldr	r0, [r7]
   218d4:	ldr	r1, [r0, #24]
   218d8:	orr	r1, r1, #262144	; 0x40000
   218dc:	str	r1, [r0, #24]
   218e0:	ldr	r0, [r9, #4]
   218e4:	ldr	r1, [r7]
   218e8:	cmp	r0, #0
   218ec:	str	r1, [sp, #36]	; 0x24
   218f0:	beq	21954 <ftello64@plt+0x100cc>
   218f4:	add	r7, r1, #4
   218f8:	mov	r9, r0
   218fc:	ldr	r1, [r5]
   21900:	cmp	r1, #31
   21904:	beq	219a0 <ftello64@plt+0x10118>
   21908:	ldr	r0, [sp, #60]	; 0x3c
   2190c:	ldr	r0, [r0]
   21910:	add	r0, r0, r1, lsl #5
   21914:	add	r3, r1, #1
   21918:	add	r2, r9, #20
   2191c:	str	r3, [r5]
   21920:	mvn	r3, #0
   21924:	str	r4, [r0, #4]!
   21928:	str	r4, [r0, #8]
   2192c:	str	r4, [r0, #4]
   21930:	ldm	r2, {r1, r2}
   21934:	str	r3, [r0, #28]
   21938:	str	r4, [r0, #16]
   2193c:	str	r4, [r0, #12]
   21940:	str	r1, [r0, #20]
   21944:	bic	r1, r2, #786432	; 0xc0000
   21948:	str	r1, [r0, #24]
   2194c:	str	r0, [r7]
   21950:	b	218c8 <ftello64@plt+0x10040>
   21954:	mov	r1, #0
   21958:	mov	r0, r9
   2195c:	ldr	r9, [r9, #8]
   21960:	cmp	r9, r1
   21964:	cmpne	r9, #0
   21968:	bne	2198c <ftello64@plt+0x10104>
   2196c:	ldr	r1, [sp, #36]	; 0x24
   21970:	ldr	r9, [r0]
   21974:	ldr	r1, [r1]
   21978:	cmp	r9, #0
   2197c:	str	r1, [sp, #36]	; 0x24
   21980:	mov	r1, r0
   21984:	bne	21958 <ftello64@plt+0x100d0>
   21988:	b	219d4 <ftello64@plt+0x1014c>
   2198c:	ldr	r0, [sp, #36]	; 0x24
   21990:	add	r7, r0, #8
   21994:	ldr	r1, [r5]
   21998:	cmp	r1, #31
   2199c:	bne	21908 <ftello64@plt+0x10080>
   219a0:	mov	r0, #996	; 0x3e4
   219a4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   219a8:	cmp	r0, #0
   219ac:	beq	21ae8 <ftello64@plt+0x10260>
   219b0:	ldr	r2, [sp, #60]	; 0x3c
   219b4:	ldr	ip, [sp, #48]	; 0x30
   219b8:	ldr	lr, [sp, #44]	; 0x2c
   219bc:	ldr	r1, [r2]
   219c0:	str	r1, [r0]
   219c4:	mov	r1, #0
   219c8:	str	r0, [r2]
   219cc:	str	r1, [r5]
   219d0:	b	21910 <ftello64@plt+0x10088>
   219d4:	mov	r3, r6
   219d8:	ldr	r1, [r5]
   219dc:	cmp	r1, #31
   219e0:	beq	21aac <ftello64@plt+0x10224>
   219e4:	ldr	r0, [sp, #60]	; 0x3c
   219e8:	ldr	r0, [r0]
   219ec:	add	r2, r1, #1
   219f0:	add	r1, r0, r1, lsl #5
   219f4:	mov	r0, #16
   219f8:	cmp	r3, #0
   219fc:	str	r2, [r5]
   21a00:	str	r4, [r1, #4]!
   21a04:	str	sl, [r1, #4]
   21a08:	str	r3, [r1, #8]
   21a0c:	str	r4, [r1, #12]
   21a10:	str	r4, [r1, #16]
   21a14:	str	r4, [r1, #20]
   21a18:	str	r0, [r1, #24]
   21a1c:	mvn	r0, #0
   21a20:	str	r1, [sp, #36]	; 0x24
   21a24:	str	r0, [r1, #28]
   21a28:	str	r1, [sl]
   21a2c:	beq	21ddc <ftello64@plt+0x10554>
   21a30:	ldr	r1, [sp, #56]	; 0x38
   21a34:	ldr	sl, [sp, #36]	; 0x24
   21a38:	add	r0, r1, #1
   21a3c:	cmp	r1, r8
   21a40:	str	sl, [r3]
   21a44:	bne	21864 <ftello64@plt+0xffdc>
   21a48:	b	21b3c <ftello64@plt+0x102b4>
   21a4c:	mov	r0, #996	; 0x3e4
   21a50:	mov	r6, r3
   21a54:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21a58:	cmp	r0, #0
   21a5c:	beq	21a8c <ftello64@plt+0x10204>
   21a60:	ldr	r2, [sp, #60]	; 0x3c
   21a64:	ldr	r5, [sp, #24]
   21a68:	ldr	ip, [sp, #48]	; 0x30
   21a6c:	ldr	lr, [sp, #44]	; 0x2c
   21a70:	mov	r3, r6
   21a74:	ldr	r1, [r2]
   21a78:	str	r1, [r0]
   21a7c:	mov	r1, #0
   21a80:	str	r0, [r2]
   21a84:	str	r1, [r5]
   21a88:	b	2187c <ftello64@plt+0xfff4>
   21a8c:	ldr	ip, [sp, #48]	; 0x30
   21a90:	ldr	lr, [sp, #44]	; 0x2c
   21a94:	ldr	r5, [sp, #24]
   21a98:	mov	r3, #0
   21a9c:	str	r3, [fp, #-80]	; 0xffffffb0
   21aa0:	ldr	r1, [r5]
   21aa4:	cmp	r1, #31
   21aa8:	bne	219e4 <ftello64@plt+0x1015c>
   21aac:	mov	r0, #996	; 0x3e4
   21ab0:	mov	r6, r3
   21ab4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21ab8:	ldr	lr, [sp, #44]	; 0x2c
   21abc:	ldr	ip, [sp, #48]	; 0x30
   21ac0:	cmp	r0, #0
   21ac4:	beq	21ddc <ftello64@plt+0x10554>
   21ac8:	ldr	r2, [sp, #60]	; 0x3c
   21acc:	mov	r3, r6
   21ad0:	ldr	r1, [r2]
   21ad4:	str	r1, [r0]
   21ad8:	mov	r1, #0
   21adc:	str	r0, [r2]
   21ae0:	str	r1, [r5]
   21ae4:	b	219ec <ftello64@plt+0x10164>
   21ae8:	ldr	ip, [sp, #48]	; 0x30
   21aec:	ldr	lr, [sp, #44]	; 0x2c
   21af0:	mov	r3, #0
   21af4:	str	r3, [r7]
   21af8:	ldr	r1, [r5]
   21afc:	cmp	r1, #31
   21b00:	bne	219e4 <ftello64@plt+0x1015c>
   21b04:	b	21aac <ftello64@plt+0x10224>
   21b08:	mov	r0, #996	; 0x3e4
   21b0c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21b10:	ldr	lr, [sp, #44]	; 0x2c
   21b14:	ldr	ip, [sp, #48]	; 0x30
   21b18:	cmp	r0, #0
   21b1c:	beq	21ddc <ftello64@plt+0x10554>
   21b20:	ldr	r2, [sp, #60]	; 0x3c
   21b24:	ldr	r1, [r2]
   21b28:	str	r1, [r0]
   21b2c:	mov	r1, #0
   21b30:	str	r0, [r2]
   21b34:	str	r1, [r5]
   21b38:	b	2137c <ftello64@plt+0xfaf4>
   21b3c:	ldr	sl, [sp, #52]	; 0x34
   21b40:	mov	r0, #0
   21b44:	cmp	r8, sl
   21b48:	bne	21bbc <ftello64@plt+0x10334>
   21b4c:	ldr	r7, [sp, #36]	; 0x24
   21b50:	ldr	r5, [sp, #28]
   21b54:	ldr	r1, [sp, #32]
   21b58:	cmp	r1, #0
   21b5c:	beq	20fe4 <ftello64@plt+0xf75c>
   21b60:	b	20fd4 <ftello64@plt+0xf74c>
   21b64:	ldr	r0, [sp, #20]
   21b68:	mov	r1, #10
   21b6c:	b	21d3c <ftello64@plt+0x104b4>
   21b70:	mov	r0, #996	; 0x3e4
   21b74:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21b78:	cmp	r0, #0
   21b7c:	beq	21d58 <ftello64@plt+0x104d0>
   21b80:	ldr	r2, [sp, #60]	; 0x3c
   21b84:	ldr	ip, [sp, #48]	; 0x30
   21b88:	ldr	lr, [sp, #44]	; 0x2c
   21b8c:	ldr	r1, [r2]
   21b90:	str	r1, [r0]
   21b94:	mov	r1, #0
   21b98:	str	r0, [r2]
   21b9c:	str	r1, [r5]
   21ba0:	b	216dc <ftello64@plt+0xfe54>
   21ba4:	ldr	ip, [sp, #48]	; 0x30
   21ba8:	ldr	r9, [sp, #56]	; 0x38
   21bac:	ldr	r1, [sp, #16]
   21bb0:	cmp	r1, #0
   21bb4:	bne	21150 <ftello64@plt+0xf8c8>
   21bb8:	b	21748 <ftello64@plt+0xfec0>
   21bbc:	mov	r6, r3
   21bc0:	ldr	r1, [r5]
   21bc4:	ldr	r9, [r6], #20
   21bc8:	cmp	r1, #31
   21bcc:	beq	21d80 <ftello64@plt+0x104f8>
   21bd0:	ldr	r0, [sp, #60]	; 0x3c
   21bd4:	ldr	r0, [r0]
   21bd8:	add	r7, r0, r1, lsl #5
   21bdc:	add	r2, r1, #1
   21be0:	str	r2, [r5]
   21be4:	mvn	r2, #0
   21be8:	str	r4, [r7, #4]!
   21bec:	str	r4, [r7, #8]
   21bf0:	str	r4, [r7, #4]
   21bf4:	ldm	r6, {r0, r1}
   21bf8:	str	r2, [r7, #28]
   21bfc:	str	r4, [r7, #16]
   21c00:	str	r4, [r7, #12]
   21c04:	sub	r6, fp, #80	; 0x50
   21c08:	str	r0, [r7, #20]
   21c0c:	bic	r0, r1, #786432	; 0xc0000
   21c10:	str	r0, [r7, #24]
   21c14:	mov	r0, r7
   21c18:	str	r7, [fp, #-80]	; 0xffffffb0
   21c1c:	str	r9, [r0]
   21c20:	ldr	r0, [r6]
   21c24:	ldr	r1, [r0, #24]
   21c28:	orr	r1, r1, #262144	; 0x40000
   21c2c:	str	r1, [r0, #24]
   21c30:	ldr	r0, [r3, #4]
   21c34:	ldr	r9, [r6]
   21c38:	cmp	r0, #0
   21c3c:	beq	21cac <ftello64@plt+0x10424>
   21c40:	add	r2, r9, #4
   21c44:	mov	r6, r0
   21c48:	ldr	r1, [r5]
   21c4c:	str	r2, [sp, #56]	; 0x38
   21c50:	cmp	r1, #31
   21c54:	beq	21cf0 <ftello64@plt+0x10468>
   21c58:	ldr	r0, [sp, #60]	; 0x3c
   21c5c:	ldr	r0, [r0]
   21c60:	add	r0, r0, r1, lsl #5
   21c64:	add	r3, r1, #1
   21c68:	add	r2, r6, #20
   21c6c:	str	r3, [r5]
   21c70:	mvn	r3, #0
   21c74:	str	r4, [r0, #4]!
   21c78:	str	r4, [r0, #8]
   21c7c:	str	r4, [r0, #4]
   21c80:	ldm	r2, {r1, r2}
   21c84:	str	r3, [r0, #28]
   21c88:	mov	r3, r6
   21c8c:	ldr	r6, [sp, #56]	; 0x38
   21c90:	str	r4, [r0, #16]
   21c94:	str	r4, [r0, #12]
   21c98:	str	r1, [r0, #20]
   21c9c:	bic	r1, r2, #786432	; 0xc0000
   21ca0:	str	r1, [r0, #24]
   21ca4:	str	r0, [r6]
   21ca8:	b	21c1c <ftello64@plt+0x10394>
   21cac:	mov	r1, #0
   21cb0:	ldr	r6, [r3, #8]
   21cb4:	mov	r0, r3
   21cb8:	cmp	r6, r1
   21cbc:	cmpne	r6, #0
   21cc0:	bne	21cdc <ftello64@plt+0x10454>
   21cc4:	ldr	r3, [r0]
   21cc8:	ldr	r9, [r9]
   21ccc:	mov	r1, r0
   21cd0:	cmp	r3, #0
   21cd4:	bne	21cb0 <ftello64@plt+0x10428>
   21cd8:	b	212e0 <ftello64@plt+0xfa58>
   21cdc:	add	r2, r9, #8
   21ce0:	ldr	r1, [r5]
   21ce4:	str	r2, [sp, #56]	; 0x38
   21ce8:	cmp	r1, #31
   21cec:	bne	21c58 <ftello64@plt+0x103d0>
   21cf0:	mov	r0, #996	; 0x3e4
   21cf4:	str	r6, [sp, #12]
   21cf8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21cfc:	cmp	r0, #0
   21d00:	beq	21dcc <ftello64@plt+0x10544>
   21d04:	ldr	r2, [sp, #60]	; 0x3c
   21d08:	ldr	r5, [sp, #24]
   21d0c:	ldr	ip, [sp, #48]	; 0x30
   21d10:	ldr	lr, [sp, #44]	; 0x2c
   21d14:	ldr	sl, [sp, #52]	; 0x34
   21d18:	ldr	r6, [sp, #12]
   21d1c:	ldr	r1, [r2]
   21d20:	str	r1, [r0]
   21d24:	mov	r1, #0
   21d28:	str	r0, [r2]
   21d2c:	str	r1, [r5]
   21d30:	b	21c60 <ftello64@plt+0x103d8>
   21d34:	ldr	r0, [sp, #20]
   21d38:	mov	r1, #15
   21d3c:	str	r1, [r0]
   21d40:	mov	r7, #0
   21d44:	clz	r0, r7
   21d48:	cmp	r7, #0
   21d4c:	lsr	r0, r0, #5
   21d50:	beq	21e04 <ftello64@plt+0x1057c>
   21d54:	b	21e14 <ftello64@plt+0x1058c>
   21d58:	ldr	ip, [sp, #48]	; 0x30
   21d5c:	ldr	lr, [sp, #44]	; 0x2c
   21d60:	ldr	r9, [sp, #40]	; 0x28
   21d64:	mov	r7, #0
   21d68:	mov	r5, r8
   21d6c:	clz	r0, r7
   21d70:	cmp	r7, #0
   21d74:	lsr	r0, r0, #5
   21d78:	beq	21e04 <ftello64@plt+0x1057c>
   21d7c:	b	21e14 <ftello64@plt+0x1058c>
   21d80:	mov	r0, #996	; 0x3e4
   21d84:	mov	r7, r3
   21d88:	bl	2f7c4 <ftello64@plt+0x1df3c>
   21d8c:	cmp	r0, #0
   21d90:	beq	21dc4 <ftello64@plt+0x1053c>
   21d94:	ldr	r2, [sp, #60]	; 0x3c
   21d98:	ldr	r5, [sp, #24]
   21d9c:	ldr	ip, [sp, #48]	; 0x30
   21da0:	ldr	lr, [sp, #44]	; 0x2c
   21da4:	ldr	sl, [sp, #52]	; 0x34
   21da8:	mov	r3, r7
   21dac:	ldr	r1, [r2]
   21db0:	str	r1, [r0]
   21db4:	mov	r1, #0
   21db8:	str	r0, [r2]
   21dbc:	str	r1, [r5]
   21dc0:	b	21bd8 <ftello64@plt+0x10350>
   21dc4:	str	r4, [fp, #-80]	; 0xffffffb0
   21dc8:	b	21dd4 <ftello64@plt+0x1054c>
   21dcc:	ldr	r0, [sp, #56]	; 0x38
   21dd0:	str	r4, [r0]
   21dd4:	ldr	ip, [sp, #48]	; 0x30
   21dd8:	ldr	lr, [sp, #44]	; 0x2c
   21ddc:	ldr	r0, [sp, #20]
   21de0:	ldr	r5, [sp, #28]
   21de4:	ldr	r9, [sp, #40]	; 0x28
   21de8:	mov	r1, #12
   21dec:	mov	r7, #0
   21df0:	str	r1, [r0]
   21df4:	clz	r0, r7
   21df8:	cmp	r7, #0
   21dfc:	lsr	r0, r0, #5
   21e00:	bne	21e14 <ftello64@plt+0x1058c>
   21e04:	ldr	r1, [sp, #20]
   21e08:	ldr	r1, [r1]
   21e0c:	cmp	r1, #0
   21e10:	bne	21ee4 <ftello64@plt+0x1065c>
   21e14:	ldr	r1, [sp, #32]
   21e18:	cmp	r1, #0
   21e1c:	beq	20fe4 <ftello64@plt+0xf75c>
   21e20:	b	20fd4 <ftello64@plt+0xf74c>
   21e24:	movw	r6, #255	; 0xff
   21e28:	cmp	r0, #0
   21e2c:	movt	r6, #4
   21e30:	bne	21ec8 <ftello64@plt+0x10640>
   21e34:	mov	r5, r7
   21e38:	ldr	r7, [r7, #4]
   21e3c:	cmp	r7, #0
   21e40:	bne	21e34 <ftello64@plt+0x105ac>
   21e44:	ldr	r7, [r5, #8]
   21e48:	cmp	r7, #0
   21e4c:	bne	21e34 <ftello64@plt+0x105ac>
   21e50:	ldr	r0, [r5, #24]
   21e54:	and	r0, r0, r6
   21e58:	cmp	r0, #3
   21e5c:	beq	21e90 <ftello64@plt+0x10608>
   21e60:	cmp	r0, #6
   21e64:	bne	21e9c <ftello64@plt+0x10614>
   21e68:	ldr	r4, [r5, #20]
   21e6c:	ldr	r0, [r4]
   21e70:	bl	15b80 <ftello64@plt+0x42f8>
   21e74:	ldr	r0, [r4, #4]
   21e78:	bl	15b80 <ftello64@plt+0x42f8>
   21e7c:	ldr	r0, [r4, #8]
   21e80:	bl	15b80 <ftello64@plt+0x42f8>
   21e84:	ldr	r0, [r4, #12]
   21e88:	bl	15b80 <ftello64@plt+0x42f8>
   21e8c:	b	21e94 <ftello64@plt+0x1060c>
   21e90:	ldr	r4, [r5, #20]
   21e94:	mov	r0, r4
   21e98:	bl	15b80 <ftello64@plt+0x42f8>
   21e9c:	ldr	r0, [r5]
   21ea0:	cmp	r0, #0
   21ea4:	beq	21ec8 <ftello64@plt+0x10640>
   21ea8:	ldr	r7, [r0, #8]
   21eac:	cmp	r7, r5
   21eb0:	mov	r5, r0
   21eb4:	beq	21e50 <ftello64@plt+0x105c8>
   21eb8:	cmp	r7, #0
   21ebc:	mov	r5, r0
   21ec0:	beq	21e50 <ftello64@plt+0x105c8>
   21ec4:	b	21e34 <ftello64@plt+0x105ac>
   21ec8:	mov	r0, #13
   21ecc:	ldr	r1, [sp, #20]
   21ed0:	mov	r9, #0
   21ed4:	str	r0, [r1]
   21ed8:	mov	r0, r9
   21edc:	sub	sp, fp, #28
   21ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ee4:	cmp	r9, #0
   21ee8:	beq	204ac <ftello64@plt+0xec24>
   21eec:	movw	r6, #255	; 0xff
   21ef0:	movt	r6, #4
   21ef4:	mov	r5, r9
   21ef8:	ldr	r9, [r9, #4]
   21efc:	cmp	r9, #0
   21f00:	bne	21ef4 <ftello64@plt+0x1066c>
   21f04:	ldr	r9, [r5, #8]
   21f08:	cmp	r9, #0
   21f0c:	bne	21ef4 <ftello64@plt+0x1066c>
   21f10:	ldr	r0, [r5, #24]
   21f14:	and	r0, r0, r6
   21f18:	cmp	r0, #3
   21f1c:	beq	21f50 <ftello64@plt+0x106c8>
   21f20:	cmp	r0, #6
   21f24:	bne	21f5c <ftello64@plt+0x106d4>
   21f28:	ldr	r4, [r5, #20]
   21f2c:	ldr	r0, [r4]
   21f30:	bl	15b80 <ftello64@plt+0x42f8>
   21f34:	ldr	r0, [r4, #4]
   21f38:	bl	15b80 <ftello64@plt+0x42f8>
   21f3c:	ldr	r0, [r4, #8]
   21f40:	bl	15b80 <ftello64@plt+0x42f8>
   21f44:	ldr	r0, [r4, #12]
   21f48:	bl	15b80 <ftello64@plt+0x42f8>
   21f4c:	b	21f54 <ftello64@plt+0x106cc>
   21f50:	ldr	r4, [r5, #20]
   21f54:	mov	r0, r4
   21f58:	bl	15b80 <ftello64@plt+0x42f8>
   21f5c:	ldr	r0, [r5]
   21f60:	cmp	r0, #0
   21f64:	beq	204ac <ftello64@plt+0xec24>
   21f68:	ldr	r9, [r0, #8]
   21f6c:	cmp	r9, r5
   21f70:	mov	r5, r0
   21f74:	beq	21f10 <ftello64@plt+0x10688>
   21f78:	cmp	r9, #0
   21f7c:	mov	r5, r0
   21f80:	beq	21f10 <ftello64@plt+0x10688>
   21f84:	b	21ef4 <ftello64@plt+0x1066c>
   21f88:	cmp	r0, #2
   21f8c:	blt	21fa8 <ftello64@plt+0x10720>
   21f90:	ldr	r0, [r7, #36]	; 0x24
   21f94:	cmp	r0, #0
   21f98:	bne	20c10 <ftello64@plt+0xf388>
   21f9c:	ldrb	r0, [r7, #16]
   21fa0:	tst	r0, #1
   21fa4:	bne	20c10 <ftello64@plt+0xf388>
   21fa8:	ldr	r0, [r7]
   21fac:	bl	15b80 <ftello64@plt+0x42f8>
   21fb0:	ldr	r0, [r7, #4]
   21fb4:	bl	15b80 <ftello64@plt+0x42f8>
   21fb8:	ldr	r0, [r7, #8]
   21fbc:	bl	15b80 <ftello64@plt+0x42f8>
   21fc0:	ldr	r0, [r7, #12]
   21fc4:	bl	15b80 <ftello64@plt+0x42f8>
   21fc8:	mov	r0, r7
   21fcc:	bl	15b80 <ftello64@plt+0x42f8>
   21fd0:	ldr	r1, [sl, #64]	; 0x40
   21fd4:	cmp	r1, #31
   21fd8:	beq	22510 <ftello64@plt+0x10c88>
   21fdc:	ldr	r0, [sl, #56]	; 0x38
   21fe0:	add	r0, r0, r1, lsl #5
   21fe4:	add	r2, r1, #1
   21fe8:	vmov.i32	q8, #0	; 0x00000000
   21fec:	ldr	ip, [sp, #48]	; 0x30
   21ff0:	ldr	lr, [sp, #44]	; 0x2c
   21ff4:	mov	r1, #3
   21ff8:	str	r2, [sl, #64]	; 0x40
   21ffc:	mov	r2, #0
   22000:	add	r7, r0, #4
   22004:	str	r2, [r0, #20]
   22008:	str	r8, [r0, #24]
   2200c:	str	r1, [r0, #28]
   22010:	mov	r0, #28
   22014:	mov	r1, r7
   22018:	vst1.32	{d16-d17}, [r1], r0
   2201c:	mvn	r0, #0
   22020:	str	r0, [r1]
   22024:	b	20f78 <ftello64@plt+0xf6f0>
   22028:	ldr	r8, [sp, #24]
   2202c:	ldr	r0, [sp, #20]
   22030:	ldr	r5, [sp, #28]
   22034:	ldr	sl, [sp, #52]	; 0x34
   22038:	ldr	r7, [sp, #60]	; 0x3c
   2203c:	str	r9, [r0]
   22040:	ldr	r4, [sp, #20]
   22044:	mov	r0, r8
   22048:	bl	15b80 <ftello64@plt+0x42f8>
   2204c:	ldr	r0, [r7]
   22050:	bl	15b80 <ftello64@plt+0x42f8>
   22054:	ldr	r0, [r7, #4]
   22058:	bl	15b80 <ftello64@plt+0x42f8>
   2205c:	ldr	r0, [r7, #8]
   22060:	bl	15b80 <ftello64@plt+0x42f8>
   22064:	ldr	r0, [r7, #12]
   22068:	bl	15b80 <ftello64@plt+0x42f8>
   2206c:	mov	r0, r7
   22070:	bl	15b80 <ftello64@plt+0x42f8>
   22074:	ldr	r0, [r4]
   22078:	mov	r7, #0
   2207c:	mov	r9, #0
   22080:	cmp	r0, #0
   22084:	ldr	ip, [sp, #48]	; 0x30
   22088:	ldr	lr, [sp, #44]	; 0x2c
   2208c:	beq	20f78 <ftello64@plt+0xf6f0>
   22090:	b	21ed8 <ftello64@plt+0x10650>
   22094:	mov	r0, #996	; 0x3e4
   22098:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2209c:	cmp	r0, #0
   220a0:	beq	2232c <ftello64@plt+0x10aa4>
   220a4:	ldr	r1, [sl, #56]	; 0x38
   220a8:	ldr	r5, [sp, #28]
   220ac:	ldr	ip, [sp, #48]	; 0x30
   220b0:	ldr	lr, [sp, #44]	; 0x2c
   220b4:	str	r1, [r0]
   220b8:	mov	r1, #0
   220bc:	str	r1, [sl, #64]	; 0x40
   220c0:	str	r0, [sl, #56]	; 0x38
   220c4:	b	1ff4c <ftello64@plt+0xe6c4>
   220c8:	mov	r9, r0
   220cc:	str	sl, [sp, #52]	; 0x34
   220d0:	b	2202c <ftello64@plt+0x107a4>
   220d4:	mov	r9, #7
   220d8:	str	sl, [sp, #52]	; 0x34
   220dc:	b	2202c <ftello64@plt+0x107a4>
   220e0:	ldr	r4, [sp, #20]
   220e4:	ldr	r7, [sp, #60]	; 0x3c
   220e8:	mov	r0, #2
   220ec:	str	r0, [r4]
   220f0:	b	22044 <ftello64@plt+0x107bc>
   220f4:	mov	r0, r8
   220f8:	bl	15b80 <ftello64@plt+0x42f8>
   220fc:	mov	r0, r7
   22100:	bl	15b80 <ftello64@plt+0x42f8>
   22104:	b	20e64 <ftello64@plt+0xf5dc>
   22108:	mov	r0, #996	; 0x3e4
   2210c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22110:	cmp	r0, #0
   22114:	beq	2232c <ftello64@plt+0x10aa4>
   22118:	ldr	r1, [sl, #56]	; 0x38
   2211c:	ldr	r5, [sp, #28]
   22120:	ldr	ip, [sp, #48]	; 0x30
   22124:	ldr	lr, [sp, #44]	; 0x2c
   22128:	str	r1, [r0]
   2212c:	mov	r1, #0
   22130:	str	r1, [sl, #64]	; 0x40
   22134:	str	r0, [sl, #56]	; 0x38
   22138:	b	20198 <ftello64@plt+0xe910>
   2213c:	mov	r0, #6
   22140:	b	20e68 <ftello64@plt+0xf5e0>
   22144:	mov	r0, #996	; 0x3e4
   22148:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2214c:	cmp	r0, #0
   22150:	beq	2232c <ftello64@plt+0x10aa4>
   22154:	ldr	r1, [sl, #56]	; 0x38
   22158:	ldr	r5, [sp, #28]
   2215c:	ldr	ip, [sp, #48]	; 0x30
   22160:	ldr	lr, [sp, #44]	; 0x2c
   22164:	str	r1, [r0]
   22168:	mov	r1, #0
   2216c:	str	r1, [sl, #64]	; 0x40
   22170:	str	r0, [sl, #56]	; 0x38
   22174:	b	203e0 <ftello64@plt+0xeb58>
   22178:	mov	r0, #996	; 0x3e4
   2217c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22180:	cmp	r0, #0
   22184:	beq	2232c <ftello64@plt+0x10aa4>
   22188:	ldr	r1, [sl, #56]	; 0x38
   2218c:	ldr	r5, [sp, #28]
   22190:	ldr	ip, [sp, #48]	; 0x30
   22194:	ldr	lr, [sp, #44]	; 0x2c
   22198:	str	r1, [r0]
   2219c:	mov	r1, #0
   221a0:	str	r1, [sl, #64]	; 0x40
   221a4:	str	r0, [sl, #56]	; 0x38
   221a8:	b	20384 <ftello64@plt+0xeafc>
   221ac:	mov	r0, #996	; 0x3e4
   221b0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   221b4:	cmp	r0, #0
   221b8:	beq	22540 <ftello64@plt+0x10cb8>
   221bc:	ldr	r1, [sl, #56]	; 0x38
   221c0:	ldr	ip, [sp, #48]	; 0x30
   221c4:	ldr	lr, [sp, #44]	; 0x2c
   221c8:	str	r1, [r0]
   221cc:	mov	r1, #0
   221d0:	str	r1, [sl, #64]	; 0x40
   221d4:	str	r0, [sl, #56]	; 0x38
   221d8:	b	20c2c <ftello64@plt+0xf3a4>
   221dc:	mov	r0, #996	; 0x3e4
   221e0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   221e4:	cmp	r0, #0
   221e8:	beq	22540 <ftello64@plt+0x10cb8>
   221ec:	ldr	r1, [sl, #56]	; 0x38
   221f0:	ldr	ip, [sp, #48]	; 0x30
   221f4:	ldr	lr, [sp, #44]	; 0x2c
   221f8:	str	r1, [r0]
   221fc:	mov	r1, #0
   22200:	str	r1, [sl, #64]	; 0x40
   22204:	str	r0, [sl, #56]	; 0x38
   22208:	b	20cd8 <ftello64@plt+0xf450>
   2220c:	mov	r0, #996	; 0x3e4
   22210:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22214:	cmp	r0, #0
   22218:	beq	22540 <ftello64@plt+0x10cb8>
   2221c:	ldr	r1, [sl, #56]	; 0x38
   22220:	ldr	ip, [sp, #48]	; 0x30
   22224:	ldr	lr, [sp, #44]	; 0x2c
   22228:	str	r1, [r0]
   2222c:	mov	r1, #0
   22230:	str	r1, [sl, #64]	; 0x40
   22234:	str	r0, [sl, #56]	; 0x38
   22238:	b	20d24 <ftello64@plt+0xf49c>
   2223c:	str	sl, [sp, #52]	; 0x34
   22240:	mov	r9, #3
   22244:	b	2202c <ftello64@plt+0x107a4>
   22248:	mov	r0, r8
   2224c:	bl	15b80 <ftello64@plt+0x42f8>
   22250:	ldr	lr, [sp, #44]	; 0x2c
   22254:	ldr	ip, [sp, #48]	; 0x30
   22258:	mov	r7, r4
   2225c:	b	20f78 <ftello64@plt+0xf6f0>
   22260:	mov	r0, #996	; 0x3e4
   22264:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22268:	cmp	r0, #0
   2226c:	beq	2232c <ftello64@plt+0x10aa4>
   22270:	ldr	r1, [sl, #56]	; 0x38
   22274:	ldr	r5, [sp, #28]
   22278:	ldr	ip, [sp, #48]	; 0x30
   2227c:	ldr	lr, [sp, #44]	; 0x2c
   22280:	str	r1, [r0]
   22284:	mov	r1, #0
   22288:	str	r1, [sl, #64]	; 0x40
   2228c:	str	r0, [sl, #56]	; 0x38
   22290:	b	20f34 <ftello64@plt+0xf6ac>
   22294:	mov	r0, #996	; 0x3e4
   22298:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2229c:	cmp	r0, #0
   222a0:	beq	224dc <ftello64@plt+0x10c54>
   222a4:	ldr	r1, [sl, #56]	; 0x38
   222a8:	ldr	ip, [sp, #48]	; 0x30
   222ac:	ldr	lr, [sp, #44]	; 0x2c
   222b0:	mov	r9, #0
   222b4:	str	r1, [r0]
   222b8:	mov	r1, #0
   222bc:	str	r1, [sl, #64]	; 0x40
   222c0:	str	r0, [sl, #56]	; 0x38
   222c4:	b	20090 <ftello64@plt+0xe808>
   222c8:	mov	r0, #996	; 0x3e4
   222cc:	bl	2f7c4 <ftello64@plt+0x1df3c>
   222d0:	cmp	r0, #0
   222d4:	beq	224e8 <ftello64@plt+0x10c60>
   222d8:	ldr	r1, [sl, #56]	; 0x38
   222dc:	ldr	ip, [sp, #48]	; 0x30
   222e0:	ldr	lr, [sp, #44]	; 0x2c
   222e4:	mov	r9, #0
   222e8:	str	r1, [r0]
   222ec:	mov	r1, #0
   222f0:	str	r1, [sl, #64]	; 0x40
   222f4:	str	r0, [sl, #56]	; 0x38
   222f8:	b	20d7c <ftello64@plt+0xf4f4>
   222fc:	mov	r0, #996	; 0x3e4
   22300:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22304:	cmp	r0, #0
   22308:	beq	2232c <ftello64@plt+0x10aa4>
   2230c:	ldr	r1, [sl, #56]	; 0x38
   22310:	ldr	ip, [sp, #48]	; 0x30
   22314:	ldr	lr, [sp, #44]	; 0x2c
   22318:	str	r1, [r0]
   2231c:	mov	r1, #0
   22320:	str	r1, [sl, #64]	; 0x40
   22324:	str	r0, [sl, #56]	; 0x38
   22328:	b	20e8c <ftello64@plt+0xf604>
   2232c:	mov	r0, #12
   22330:	b	21ecc <ftello64@plt+0x10644>
   22334:	mov	r4, #0
   22338:	mov	r5, #0
   2233c:	b	22348 <ftello64@plt+0x10ac0>
   22340:	mov	r5, #4
   22344:	mov	r4, #128	; 0x80
   22348:	bl	116e4 <__ctype_b_loc@plt>
   2234c:	ldr	r0, [r0]
   22350:	ldr	ip, [sp, #48]	; 0x30
   22354:	ldr	lr, [sp, #44]	; 0x2c
   22358:	mov	r1, #1
   2235c:	mov	r9, #0
   22360:	add	r7, r0, r4, lsl #1
   22364:	b	2237c <ftello64@plt+0x10af4>
   22368:	add	r5, r5, #1
   2236c:	add	r7, r7, #64	; 0x40
   22370:	add	r4, r4, #32
   22374:	cmp	r5, #8
   22378:	beq	20064 <ftello64@plt+0xe7dc>
   2237c:	add	r0, sl, r5, lsl #2
   22380:	mov	r3, #0
   22384:	add	r2, r0, #96	; 0x60
   22388:	mov	r0, r7
   2238c:	add	r6, r4, r3
   22390:	cmp	r6, #95	; 0x5f
   22394:	bne	223c0 <ftello64@plt+0x10b38>
   22398:	ldr	r6, [r2]
   2239c:	orr	r6, r6, r1, lsl r3
   223a0:	str	r6, [r2]
   223a4:	add	r3, r3, #1
   223a8:	add	r0, r0, #2
   223ac:	cmp	r3, #32
   223b0:	beq	22368 <ftello64@plt+0x10ae0>
   223b4:	add	r6, r4, r3
   223b8:	cmp	r6, #95	; 0x5f
   223bc:	beq	22398 <ftello64@plt+0x10b10>
   223c0:	ldrh	r6, [r0]
   223c4:	ands	r6, r6, #8
   223c8:	beq	223a4 <ftello64@plt+0x10b1c>
   223cc:	b	22398 <ftello64@plt+0x10b10>
   223d0:	ldr	ip, [sp, #48]	; 0x30
   223d4:	ldr	lr, [sp, #44]	; 0x2c
   223d8:	mov	r5, #0
   223dc:	mov	r9, #0
   223e0:	ldr	r1, [sl, #64]	; 0x40
   223e4:	cmp	r1, #31
   223e8:	bne	20e18 <ftello64@plt+0xf590>
   223ec:	mov	r0, #996	; 0x3e4
   223f0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   223f4:	ldr	lr, [sp, #44]	; 0x2c
   223f8:	ldr	ip, [sp, #48]	; 0x30
   223fc:	cmp	r0, #0
   22400:	beq	20e64 <ftello64@plt+0xf5dc>
   22404:	ldr	r1, [sl, #56]	; 0x38
   22408:	str	r1, [r0]
   2240c:	mov	r1, #0
   22410:	str	r1, [sl, #64]	; 0x40
   22414:	str	r0, [sl, #56]	; 0x38
   22418:	b	20e1c <ftello64@plt+0xf594>
   2241c:	cmp	r9, #0
   22420:	beq	224c0 <ftello64@plt+0x10c38>
   22424:	movw	r5, #255	; 0xff
   22428:	movt	r5, #4
   2242c:	mov	r6, r9
   22430:	ldr	r9, [r9, #4]
   22434:	cmp	r9, #0
   22438:	bne	2242c <ftello64@plt+0x10ba4>
   2243c:	ldr	r9, [r6, #8]
   22440:	cmp	r9, #0
   22444:	bne	2242c <ftello64@plt+0x10ba4>
   22448:	ldr	r0, [r6, #24]
   2244c:	and	r0, r0, r5
   22450:	cmp	r0, #3
   22454:	beq	22488 <ftello64@plt+0x10c00>
   22458:	cmp	r0, #6
   2245c:	bne	22494 <ftello64@plt+0x10c0c>
   22460:	ldr	r4, [r6, #20]
   22464:	ldr	r0, [r4]
   22468:	bl	15b80 <ftello64@plt+0x42f8>
   2246c:	ldr	r0, [r4, #4]
   22470:	bl	15b80 <ftello64@plt+0x42f8>
   22474:	ldr	r0, [r4, #8]
   22478:	bl	15b80 <ftello64@plt+0x42f8>
   2247c:	ldr	r0, [r4, #12]
   22480:	bl	15b80 <ftello64@plt+0x42f8>
   22484:	b	2248c <ftello64@plt+0x10c04>
   22488:	ldr	r4, [r6, #20]
   2248c:	mov	r0, r4
   22490:	bl	15b80 <ftello64@plt+0x42f8>
   22494:	ldr	r0, [r6]
   22498:	cmp	r0, #0
   2249c:	beq	224c0 <ftello64@plt+0x10c38>
   224a0:	ldr	r9, [r0, #8]
   224a4:	cmp	r9, r6
   224a8:	mov	r6, r0
   224ac:	beq	22448 <ftello64@plt+0x10bc0>
   224b0:	cmp	r9, #0
   224b4:	mov	r6, r0
   224b8:	beq	22448 <ftello64@plt+0x10bc0>
   224bc:	b	2242c <ftello64@plt+0x10ba4>
   224c0:	mov	r0, #8
   224c4:	b	21ecc <ftello64@plt+0x10644>
   224c8:	ldr	r8, [sp, #24]
   224cc:	mov	r9, r0
   224d0:	b	2202c <ftello64@plt+0x107a4>
   224d4:	ldr	r8, [sp, #24]
   224d8:	b	22240 <ftello64@plt+0x109b8>
   224dc:	mov	r4, #0
   224e0:	mov	r0, #9
   224e4:	b	224f0 <ftello64@plt+0x10c68>
   224e8:	mov	r4, #0
   224ec:	mov	r0, #10
   224f0:	ldr	ip, [sp, #48]	; 0x30
   224f4:	ldr	lr, [sp, #44]	; 0x2c
   224f8:	mov	r9, #0
   224fc:	str	r0, [lr]
   22500:	ldr	r1, [sl, #64]	; 0x40
   22504:	cmp	r1, #31
   22508:	bne	20dcc <ftello64@plt+0xf544>
   2250c:	b	200e0 <ftello64@plt+0xe858>
   22510:	mov	r0, #996	; 0x3e4
   22514:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22518:	cmp	r0, #0
   2251c:	beq	22540 <ftello64@plt+0x10cb8>
   22520:	ldr	r1, [sl, #56]	; 0x38
   22524:	str	r1, [r0]
   22528:	mov	r1, #0
   2252c:	str	r1, [sl, #64]	; 0x40
   22530:	str	r0, [sl, #56]	; 0x38
   22534:	b	21fe0 <ftello64@plt+0x10758>
   22538:	ldr	r5, [sp, #28]
   2253c:	ldr	r7, [sp, #60]	; 0x3c
   22540:	ldr	r4, [sp, #20]
   22544:	mov	r0, #12
   22548:	str	r0, [r4]
   2254c:	b	22044 <ftello64@plt+0x107bc>
   22550:	mov	r0, r6
   22554:	bl	15b80 <ftello64@plt+0x42f8>
   22558:	mov	r0, r9
   2255c:	bl	15b80 <ftello64@plt+0x42f8>
   22560:	ldr	r8, [sp, #24]
   22564:	mov	r9, #12
   22568:	b	2202c <ftello64@plt+0x107a4>
   2256c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22570:	add	fp, sp, #28
   22574:	sub	sp, sp, #12
   22578:	mov	r9, r1
   2257c:	mov	r6, r0
   22580:	mov	r4, #0
   22584:	mov	r0, #32
   22588:	mov	r1, #1
   2258c:	mov	sl, r3
   22590:	mov	r5, r2
   22594:	str	r4, [sp, #8]
   22598:	bl	2f770 <ftello64@plt+0x1dee8>
   2259c:	ldr	r1, [fp, #12]
   225a0:	cmp	r0, #0
   225a4:	beq	22924 <ftello64@plt+0x1109c>
   225a8:	mov	r7, r0
   225ac:	mov	r0, #40	; 0x28
   225b0:	mov	r1, #1
   225b4:	bl	2f770 <ftello64@plt+0x1dee8>
   225b8:	cmp	r0, #0
   225bc:	beq	2285c <ftello64@plt+0x10fd4>
   225c0:	mov	r8, r0
   225c4:	ldrb	r0, [r0, #16]
   225c8:	ldr	r1, [fp, #8]
   225cc:	mov	r4, #0
   225d0:	add	r3, sp, #8
   225d4:	str	r5, [sp]
   225d8:	mov	r2, r8
   225dc:	str	r4, [sp, #4]
   225e0:	and	r0, r0, #254	; 0xfe
   225e4:	orr	r0, r0, r1
   225e8:	mov	r1, r7
   225ec:	strb	r0, [r8, #16]
   225f0:	mov	r0, r9
   225f4:	bl	22e14 <ftello64@plt+0x1158c>
   225f8:	cmp	r0, #0
   225fc:	bne	22880 <ftello64@plt+0x10ff8>
   22600:	ldrb	r0, [sl]
   22604:	cmp	r0, #0
   22608:	beq	22634 <ftello64@plt+0x10dac>
   2260c:	add	r1, sl, #1
   22610:	mov	r2, #1
   22614:	ubfx	r3, r0, #5, #3
   22618:	and	r0, r0, #31
   2261c:	ldr	r5, [r7, r3, lsl #2]
   22620:	orr	r0, r5, r2, lsl r0
   22624:	str	r0, [r7, r3, lsl #2]
   22628:	ldrb	r0, [r1], #1
   2262c:	cmp	r0, #0
   22630:	bne	22614 <ftello64@plt+0x10d8c>
   22634:	ldr	r0, [fp, #8]
   22638:	cmp	r0, #0
   2263c:	beq	2276c <ftello64@plt+0x10ee4>
   22640:	vld1.32	{d16-d17}, [r7]
   22644:	mov	r0, r7
   22648:	vmvn	q8, q8
   2264c:	vst1.32	{d16-d17}, [r0]!
   22650:	vld1.32	{d16-d17}, [r0]
   22654:	vmvn	q8, q8
   22658:	vst1.32	{d16-d17}, [r0]
   2265c:	ldr	r0, [r6, #92]	; 0x5c
   22660:	cmp	r0, #2
   22664:	bge	22778 <ftello64@plt+0x10ef0>
   22668:	ldr	r1, [r6, #64]	; 0x40
   2266c:	cmp	r1, #31
   22670:	beq	227fc <ftello64@plt+0x10f74>
   22674:	ldr	r0, [r6, #56]	; 0x38
   22678:	add	r0, r0, r1, lsl #5
   2267c:	add	r2, r1, #1
   22680:	vmov.i32	q8, #0	; 0x00000000
   22684:	mov	r1, #3
   22688:	str	r2, [r6, #64]	; 0x40
   2268c:	mov	r2, #0
   22690:	add	r5, r0, #4
   22694:	str	r2, [r0, #20]
   22698:	str	r7, [r0, #24]
   2269c:	str	r1, [r0, #28]
   226a0:	mov	r0, #28
   226a4:	mov	r1, r5
   226a8:	vst1.32	{d16-d17}, [r1], r0
   226ac:	mvn	r0, #0
   226b0:	str	r0, [r1]
   226b4:	ldr	r0, [r6, #92]	; 0x5c
   226b8:	cmp	r0, #2
   226bc:	blt	22824 <ftello64@plt+0x10f9c>
   226c0:	ldrb	r0, [r6, #88]	; 0x58
   226c4:	orr	r0, r0, #2
   226c8:	strb	r0, [r6, #88]	; 0x58
   226cc:	ldr	r1, [r6, #64]	; 0x40
   226d0:	cmp	r1, #31
   226d4:	beq	228c8 <ftello64@plt+0x11040>
   226d8:	ldr	r0, [r6, #56]	; 0x38
   226dc:	add	r0, r0, r1, lsl #5
   226e0:	vmov.i32	q8, #0	; 0x00000000
   226e4:	add	r2, r1, #1
   226e8:	mov	r1, #6
   226ec:	mov	r4, #0
   226f0:	str	r2, [r6, #64]	; 0x40
   226f4:	add	r7, r0, #4
   226f8:	str	r4, [r0, #20]
   226fc:	str	r8, [r0, #24]
   22700:	str	r1, [r0, #28]
   22704:	mov	r0, #28
   22708:	mov	r1, r7
   2270c:	vst1.32	{d16-d17}, [r1], r0
   22710:	mvn	r0, #0
   22714:	str	r0, [r1]
   22718:	ldr	r1, [r6, #64]	; 0x40
   2271c:	cmp	r1, #31
   22720:	beq	22938 <ftello64@plt+0x110b0>
   22724:	ldr	r0, [r6, #56]	; 0x38
   22728:	add	r4, r0, r1, lsl #5
   2272c:	add	r2, r1, #1
   22730:	mov	r0, #0
   22734:	mov	r1, #10
   22738:	str	r2, [r6, #64]	; 0x40
   2273c:	mvn	r2, #0
   22740:	str	r0, [r4, #4]!
   22744:	add	r3, r4, #20
   22748:	stmib	r4, {r5, r7}
   2274c:	str	r0, [r4, #12]
   22750:	str	r0, [r4, #16]
   22754:	stm	r3, {r0, r1, r2}
   22758:	str	r4, [r5]
   2275c:	str	r4, [r7]
   22760:	mov	r0, r4
   22764:	sub	sp, fp, #28
   22768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2276c:	ldr	r0, [r6, #92]	; 0x5c
   22770:	cmp	r0, #2
   22774:	blt	22668 <ftello64@plt+0x10de0>
   22778:	ldr	r5, [r6, #60]	; 0x3c
   2277c:	ldm	r7, {r0, r1, r2, ip}
   22780:	ldr	r3, [r5]
   22784:	and	r0, r0, r3
   22788:	str	r0, [r7]
   2278c:	ldr	r0, [r5, #4]
   22790:	and	r0, r1, r0
   22794:	str	r0, [r7, #4]
   22798:	ldr	r0, [r5, #8]
   2279c:	and	r0, r2, r0
   227a0:	str	r0, [r7, #8]
   227a4:	ldr	r0, [r5, #12]
   227a8:	and	r0, ip, r0
   227ac:	str	r0, [r7, #12]
   227b0:	ldr	r0, [r7, #16]
   227b4:	ldr	r1, [r5, #16]
   227b8:	and	r0, r0, r1
   227bc:	str	r0, [r7, #16]
   227c0:	ldr	r0, [r5, #20]
   227c4:	ldr	r1, [r7, #20]
   227c8:	and	r0, r1, r0
   227cc:	str	r0, [r7, #20]
   227d0:	ldr	r0, [r5, #24]
   227d4:	ldr	r1, [r7, #24]
   227d8:	and	r0, r1, r0
   227dc:	str	r0, [r7, #24]
   227e0:	ldr	r0, [r5, #28]
   227e4:	ldr	r1, [r7, #28]
   227e8:	and	r0, r1, r0
   227ec:	str	r0, [r7, #28]
   227f0:	ldr	r1, [r6, #64]	; 0x40
   227f4:	cmp	r1, #31
   227f8:	bne	22674 <ftello64@plt+0x10dec>
   227fc:	mov	r0, #996	; 0x3e4
   22800:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22804:	cmp	r0, #0
   22808:	beq	228f0 <ftello64@plt+0x11068>
   2280c:	ldr	r1, [r6, #56]	; 0x38
   22810:	str	r1, [r0]
   22814:	mov	r1, #0
   22818:	str	r1, [r6, #64]	; 0x40
   2281c:	str	r0, [r6, #56]	; 0x38
   22820:	b	22678 <ftello64@plt+0x10df0>
   22824:	ldr	r0, [r8]
   22828:	bl	15b80 <ftello64@plt+0x42f8>
   2282c:	ldr	r0, [r8, #4]
   22830:	bl	15b80 <ftello64@plt+0x42f8>
   22834:	ldr	r0, [r8, #8]
   22838:	bl	15b80 <ftello64@plt+0x42f8>
   2283c:	ldr	r0, [r8, #12]
   22840:	bl	15b80 <ftello64@plt+0x42f8>
   22844:	mov	r0, r8
   22848:	bl	15b80 <ftello64@plt+0x42f8>
   2284c:	mov	r4, r5
   22850:	mov	r0, r4
   22854:	sub	sp, fp, #28
   22858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2285c:	mov	r0, r7
   22860:	bl	15b80 <ftello64@plt+0x42f8>
   22864:	ldr	r1, [fp, #12]
   22868:	mov	r0, #12
   2286c:	mov	r4, #0
   22870:	str	r0, [r1]
   22874:	mov	r0, r4
   22878:	sub	sp, fp, #28
   2287c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22880:	mov	r5, r0
   22884:	mov	r0, r7
   22888:	bl	15b80 <ftello64@plt+0x42f8>
   2288c:	ldr	r0, [r8]
   22890:	bl	15b80 <ftello64@plt+0x42f8>
   22894:	ldr	r0, [r8, #4]
   22898:	bl	15b80 <ftello64@plt+0x42f8>
   2289c:	ldr	r0, [r8, #8]
   228a0:	bl	15b80 <ftello64@plt+0x42f8>
   228a4:	ldr	r0, [r8, #12]
   228a8:	bl	15b80 <ftello64@plt+0x42f8>
   228ac:	mov	r0, r8
   228b0:	bl	15b80 <ftello64@plt+0x42f8>
   228b4:	ldr	r0, [fp, #12]
   228b8:	str	r5, [r0]
   228bc:	mov	r0, r4
   228c0:	sub	sp, fp, #28
   228c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   228c8:	mov	r0, #996	; 0x3e4
   228cc:	bl	2f7c4 <ftello64@plt+0x1df3c>
   228d0:	cmp	r0, #0
   228d4:	beq	228f0 <ftello64@plt+0x11068>
   228d8:	ldr	r1, [r6, #56]	; 0x38
   228dc:	str	r1, [r0]
   228e0:	mov	r1, #0
   228e4:	str	r1, [r6, #64]	; 0x40
   228e8:	str	r0, [r6, #56]	; 0x38
   228ec:	b	226dc <ftello64@plt+0x10e54>
   228f0:	mov	r0, r7
   228f4:	bl	15b80 <ftello64@plt+0x42f8>
   228f8:	ldr	r0, [r8]
   228fc:	bl	15b80 <ftello64@plt+0x42f8>
   22900:	ldr	r0, [r8, #4]
   22904:	bl	15b80 <ftello64@plt+0x42f8>
   22908:	ldr	r0, [r8, #8]
   2290c:	bl	15b80 <ftello64@plt+0x42f8>
   22910:	ldr	r0, [r8, #12]
   22914:	bl	15b80 <ftello64@plt+0x42f8>
   22918:	mov	r0, r8
   2291c:	bl	15b80 <ftello64@plt+0x42f8>
   22920:	ldr	r1, [fp, #12]
   22924:	mov	r0, #12
   22928:	str	r0, [r1]
   2292c:	mov	r0, r4
   22930:	sub	sp, fp, #28
   22934:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22938:	mov	r0, #996	; 0x3e4
   2293c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   22940:	cmp	r0, #0
   22944:	beq	22850 <ftello64@plt+0x10fc8>
   22948:	ldr	r1, [r6, #56]	; 0x38
   2294c:	str	r1, [r0]
   22950:	mov	r1, #0
   22954:	str	r1, [r6, #64]	; 0x40
   22958:	str	r0, [r6, #56]	; 0x38
   2295c:	b	22728 <ftello64@plt+0x10ea0>
   22960:	push	{fp, lr}
   22964:	mov	fp, sp
   22968:	ldr	ip, [r1, #40]	; 0x28
   2296c:	ldr	r3, [r1, #56]	; 0x38
   22970:	cmp	r3, ip
   22974:	ble	229f4 <ftello64@plt+0x1116c>
   22978:	ldr	r3, [r1, #4]
   2297c:	ldrb	lr, [r3, ip]
   22980:	strb	lr, [r0]
   22984:	ldr	r3, [r1, #80]	; 0x50
   22988:	cmp	r3, #2
   2298c:	blt	229b0 <ftello64@plt+0x11128>
   22990:	ldr	r3, [r1, #28]
   22994:	ldr	ip, [r1, #40]	; 0x28
   22998:	cmp	ip, r3
   2299c:	beq	229b0 <ftello64@plt+0x11128>
   229a0:	ldr	r3, [r1, #8]
   229a4:	ldr	r3, [r3, ip, lsl #2]
   229a8:	cmn	r3, #1
   229ac:	beq	22ac8 <ftello64@plt+0x11240>
   229b0:	tst	r2, #1
   229b4:	beq	22a08 <ftello64@plt+0x11180>
   229b8:	cmp	lr, #92	; 0x5c
   229bc:	bne	22a08 <ftello64@plt+0x11180>
   229c0:	ldr	r2, [r1, #40]	; 0x28
   229c4:	ldr	r3, [r1, #48]	; 0x30
   229c8:	add	r2, r2, #1
   229cc:	cmp	r2, r3
   229d0:	bge	22ac8 <ftello64@plt+0x11240>
   229d4:	str	r2, [r1, #40]	; 0x28
   229d8:	ldr	r1, [r1, #4]
   229dc:	ldrb	r2, [r1, r2]
   229e0:	mov	r1, #1
   229e4:	strb	r1, [r0, #4]
   229e8:	strb	r2, [r0]
   229ec:	mov	r0, r1
   229f0:	pop	{fp, pc}
   229f4:	mov	r1, #2
   229f8:	strb	r1, [r0, #4]
   229fc:	mov	r1, #0
   22a00:	mov	r0, r1
   22a04:	pop	{fp, pc}
   22a08:	cmp	lr, #92	; 0x5c
   22a0c:	bgt	22a6c <ftello64@plt+0x111e4>
   22a10:	cmp	lr, #45	; 0x2d
   22a14:	beq	22a90 <ftello64@plt+0x11208>
   22a18:	cmp	lr, #91	; 0x5b
   22a1c:	bne	22ac8 <ftello64@plt+0x11240>
   22a20:	ldr	r3, [r1, #40]	; 0x28
   22a24:	ldr	ip, [r1, #48]	; 0x30
   22a28:	add	r3, r3, #1
   22a2c:	cmp	r3, ip
   22a30:	bge	22ab8 <ftello64@plt+0x11230>
   22a34:	ldr	r1, [r1, #4]
   22a38:	ldrb	r1, [r1, r3]
   22a3c:	cmp	r1, #61	; 0x3d
   22a40:	strb	r1, [r0]
   22a44:	beq	22ad8 <ftello64@plt+0x11250>
   22a48:	cmp	r1, #58	; 0x3a
   22a4c:	beq	22aec <ftello64@plt+0x11264>
   22a50:	cmp	r1, #46	; 0x2e
   22a54:	bne	22ac0 <ftello64@plt+0x11238>
   22a58:	mov	r1, #26
   22a5c:	strb	r1, [r0, #4]
   22a60:	mov	r1, #2
   22a64:	mov	r0, r1
   22a68:	pop	{fp, pc}
   22a6c:	cmp	lr, #93	; 0x5d
   22a70:	beq	22aa4 <ftello64@plt+0x1121c>
   22a74:	cmp	lr, #94	; 0x5e
   22a78:	bne	22ac8 <ftello64@plt+0x11240>
   22a7c:	mov	r1, #25
   22a80:	strb	r1, [r0, #4]
   22a84:	mov	r1, #1
   22a88:	mov	r0, r1
   22a8c:	pop	{fp, pc}
   22a90:	mov	r1, #22
   22a94:	strb	r1, [r0, #4]
   22a98:	mov	r1, #1
   22a9c:	mov	r0, r1
   22aa0:	pop	{fp, pc}
   22aa4:	mov	r1, #21
   22aa8:	strb	r1, [r0, #4]
   22aac:	mov	r1, #1
   22ab0:	mov	r0, r1
   22ab4:	pop	{fp, pc}
   22ab8:	mov	r1, #0
   22abc:	strb	r1, [r0]
   22ac0:	mov	r1, #91	; 0x5b
   22ac4:	strb	r1, [r0]
   22ac8:	mov	r1, #1
   22acc:	strb	r1, [r0, #4]
   22ad0:	mov	r0, r1
   22ad4:	pop	{fp, pc}
   22ad8:	mov	r1, #28
   22adc:	strb	r1, [r0, #4]
   22ae0:	mov	r1, #2
   22ae4:	mov	r0, r1
   22ae8:	pop	{fp, pc}
   22aec:	tst	r2, #4
   22af0:	beq	22ac0 <ftello64@plt+0x11238>
   22af4:	mov	r1, #30
   22af8:	strb	r1, [r0, #4]
   22afc:	mov	r1, #2
   22b00:	mov	r0, r1
   22b04:	pop	{fp, pc}
   22b08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22b0c:	add	fp, sp, #24
   22b10:	sub	sp, sp, #8
   22b14:	mov	r5, r2
   22b18:	ldr	r2, [r1, #80]	; 0x50
   22b1c:	mov	r9, r0
   22b20:	ldr	r0, [r1, #40]	; 0x28
   22b24:	cmp	r2, #1
   22b28:	beq	22ba0 <ftello64@plt+0x11318>
   22b2c:	ldr	r2, [r1, #28]
   22b30:	add	r6, r0, #1
   22b34:	cmp	r6, r2
   22b38:	bge	22ba0 <ftello64@plt+0x11318>
   22b3c:	ldr	lr, [r1, #8]
   22b40:	sub	r4, r0, r2
   22b44:	sub	ip, r2, r0
   22b48:	mvn	r2, #0
   22b4c:	add	r6, lr, r0, lsl #2
   22b50:	ldr	r7, [r6, -r2, lsl #2]
   22b54:	cmn	r7, #1
   22b58:	bne	22b6c <ftello64@plt+0x112e4>
   22b5c:	sub	r2, r2, #1
   22b60:	cmp	r4, r2
   22b64:	bne	22b50 <ftello64@plt+0x112c8>
   22b68:	b	22b78 <ftello64@plt+0x112f0>
   22b6c:	rsb	ip, r2, #0
   22b70:	cmp	ip, #2
   22b74:	bcc	22ba0 <ftello64@plt+0x11318>
   22b78:	mov	r2, #1
   22b7c:	str	r2, [r9]
   22b80:	ldr	r0, [lr, r0, lsl #2]
   22b84:	str	r0, [r9, #4]
   22b88:	ldr	r0, [r1, #40]	; 0x28
   22b8c:	add	r0, r0, ip
   22b90:	str	r0, [r1, #40]	; 0x28
   22b94:	mov	r0, #0
   22b98:	sub	sp, fp, #24
   22b9c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22ba0:	add	r2, r0, r3
   22ba4:	str	r2, [r1, #40]	; 0x28
   22ba8:	ldrb	r6, [r5, #4]
   22bac:	sub	r0, r6, #22
   22bb0:	cmp	r0, #8
   22bb4:	bhi	22dfc <ftello64@plt+0x11574>
   22bb8:	add	r3, pc, #0
   22bbc:	ldr	pc, [r3, r0, lsl #2]
   22bc0:	ldrdeq	r2, [r2], -r4
   22bc4:	strdeq	r2, [r2], -ip
   22bc8:	strdeq	r2, [r2], -ip
   22bcc:	strdeq	r2, [r2], -ip
   22bd0:	andeq	r2, r2, r4, ror #23
   22bd4:	strdeq	r2, [r2], -ip
   22bd8:	andeq	r2, r2, r4, ror #23
   22bdc:	strdeq	r2, [r2], -ip
   22be0:	andeq	r2, r2, r4, ror #23
   22be4:	ldr	r3, [r1, #56]	; 0x38
   22be8:	mov	r0, #7
   22bec:	cmp	r3, r2
   22bf0:	ble	22e0c <ftello64@plt+0x11584>
   22bf4:	ldrb	r3, [r5]
   22bf8:	mov	r2, #0
   22bfc:	uxtb	r7, r6
   22c00:	cmp	r7, #30
   22c04:	bne	22c14 <ftello64@plt+0x1138c>
   22c08:	ldrb	r7, [r1, #75]	; 0x4b
   22c0c:	cmp	r7, #0
   22c10:	bne	22c78 <ftello64@plt+0x113f0>
   22c14:	ldr	r4, [r1, #40]	; 0x28
   22c18:	ldr	r7, [r1, #4]
   22c1c:	add	r6, r4, #1
   22c20:	str	r6, [r1, #40]	; 0x28
   22c24:	ldrb	r4, [r7, r4]
   22c28:	ldr	r7, [r1, #56]	; 0x38
   22c2c:	cmp	r7, r6
   22c30:	ble	22e0c <ftello64@plt+0x11584>
   22c34:	uxtb	r7, r4
   22c38:	cmp	r7, r3
   22c3c:	bne	22c50 <ftello64@plt+0x113c8>
   22c40:	ldr	r7, [r1, #4]
   22c44:	ldrb	r7, [r7, r6]
   22c48:	cmp	r7, #93	; 0x5d
   22c4c:	beq	22d74 <ftello64@plt+0x114ec>
   22c50:	ldr	r7, [r9, #4]
   22c54:	strb	r4, [r7, r2]
   22c58:	add	r2, r2, #1
   22c5c:	cmp	r2, #32
   22c60:	beq	22e0c <ftello64@plt+0x11584>
   22c64:	ldrb	r6, [r5, #4]
   22c68:	uxtb	r7, r6
   22c6c:	cmp	r7, #30
   22c70:	beq	22c08 <ftello64@plt+0x11380>
   22c74:	b	22c14 <ftello64@plt+0x1138c>
   22c78:	ldrb	r7, [r1, #76]	; 0x4c
   22c7c:	cmp	r7, #0
   22c80:	beq	22d28 <ftello64@plt+0x114a0>
   22c84:	ldr	lr, [r1, #28]
   22c88:	ldr	ip, [r1, #40]	; 0x28
   22c8c:	cmp	lr, ip
   22c90:	beq	22ca4 <ftello64@plt+0x1141c>
   22c94:	ldr	r4, [r1, #8]
   22c98:	ldr	r4, [r4, ip, lsl #2]
   22c9c:	cmn	r4, #1
   22ca0:	beq	22d54 <ftello64@plt+0x114cc>
   22ca4:	ldr	r6, [r1, #12]
   22ca8:	ldr	r7, [r1, #24]
   22cac:	ldr	r4, [r1]
   22cb0:	ldr	r6, [r6, ip, lsl #2]
   22cb4:	add	r6, r7, r6
   22cb8:	add	r4, r4, r6
   22cbc:	ldrsb	r4, [r4]
   22cc0:	cmn	r4, #1
   22cc4:	ble	22d54 <ftello64@plt+0x114cc>
   22cc8:	ldr	r7, [r1, #80]	; 0x50
   22ccc:	mov	r6, #1
   22cd0:	cmp	r7, #1
   22cd4:	beq	22d10 <ftello64@plt+0x11488>
   22cd8:	add	r7, ip, #1
   22cdc:	cmp	r7, lr
   22ce0:	bge	22d10 <ftello64@plt+0x11488>
   22ce4:	ldr	r6, [r1, #8]
   22ce8:	sub	lr, lr, ip
   22cec:	add	r8, r6, ip, lsl #2
   22cf0:	mov	r6, #1
   22cf4:	ldr	r7, [r8, r6, lsl #2]
   22cf8:	cmn	r7, #1
   22cfc:	bne	22d10 <ftello64@plt+0x11488>
   22d00:	add	r6, r6, #1
   22d04:	cmp	lr, r6
   22d08:	bne	22cf4 <ftello64@plt+0x1146c>
   22d0c:	mov	r6, lr
   22d10:	add	r6, r6, ip
   22d14:	str	r6, [r1, #40]	; 0x28
   22d18:	ldr	r7, [r1, #56]	; 0x38
   22d1c:	cmp	r7, r6
   22d20:	bgt	22c34 <ftello64@plt+0x113ac>
   22d24:	b	22e0c <ftello64@plt+0x11584>
   22d28:	ldr	r7, [r1, #40]	; 0x28
   22d2c:	ldr	r4, [r1, #24]
   22d30:	ldr	ip, [r1]
   22d34:	add	r6, r7, #1
   22d38:	add	r7, r7, r4
   22d3c:	str	r6, [r1, #40]	; 0x28
   22d40:	ldrb	r4, [ip, r7]
   22d44:	ldr	r7, [r1, #56]	; 0x38
   22d48:	cmp	r7, r6
   22d4c:	bgt	22c34 <ftello64@plt+0x113ac>
   22d50:	b	22e0c <ftello64@plt+0x11584>
   22d54:	add	r6, ip, #1
   22d58:	str	r6, [r1, #40]	; 0x28
   22d5c:	ldr	r7, [r1, #4]
   22d60:	ldrb	r4, [r7, ip]
   22d64:	ldr	r7, [r1, #56]	; 0x38
   22d68:	cmp	r7, r6
   22d6c:	bgt	22c34 <ftello64@plt+0x113ac>
   22d70:	b	22e0c <ftello64@plt+0x11584>
   22d74:	add	r0, r6, #1
   22d78:	str	r0, [r1, #40]	; 0x28
   22d7c:	mov	r0, #0
   22d80:	ldr	r1, [r9, #4]
   22d84:	strb	r0, [r1, r2]
   22d88:	ldrb	r1, [r5, #4]
   22d8c:	cmp	r1, #30
   22d90:	beq	22db4 <ftello64@plt+0x1152c>
   22d94:	cmp	r1, #28
   22d98:	beq	22dc4 <ftello64@plt+0x1153c>
   22d9c:	cmp	r1, #26
   22da0:	bne	22e0c <ftello64@plt+0x11584>
   22da4:	mov	r1, #3
   22da8:	str	r1, [r9]
   22dac:	sub	sp, fp, #24
   22db0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22db4:	mov	r1, #4
   22db8:	str	r1, [r9]
   22dbc:	sub	sp, fp, #24
   22dc0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22dc4:	mov	r1, #2
   22dc8:	str	r1, [r9]
   22dcc:	sub	sp, fp, #24
   22dd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22dd4:	ldr	r0, [fp, #12]
   22dd8:	cmp	r0, #0
   22ddc:	bne	22dfc <ftello64@plt+0x11574>
   22de0:	ldr	r2, [fp, #8]
   22de4:	mov	r0, sp
   22de8:	bl	22960 <ftello64@plt+0x110d8>
   22dec:	ldrb	r1, [sp, #4]
   22df0:	mov	r0, #11
   22df4:	cmp	r1, #21
   22df8:	bne	22e0c <ftello64@plt+0x11584>
   22dfc:	mov	r0, #0
   22e00:	str	r0, [r9]
   22e04:	ldrb	r1, [r5]
   22e08:	strb	r1, [r9, #4]
   22e0c:	sub	sp, fp, #24
   22e10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22e14:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22e18:	add	fp, sp, #24
   22e1c:	mov	r8, r0
   22e20:	ldrb	r0, [fp, #14]
   22e24:	ldr	r6, [fp, #8]
   22e28:	mov	r5, r3
   22e2c:	mov	r7, r2
   22e30:	mov	r4, r1
   22e34:	tst	r0, #64	; 0x40
   22e38:	beq	22e74 <ftello64@plt+0x115ec>
   22e3c:	movw	r1, #10072	; 0x2758
   22e40:	mov	r0, r6
   22e44:	movt	r1, #3
   22e48:	bl	11510 <strcmp@plt>
   22e4c:	cmp	r0, #0
   22e50:	beq	22e6c <ftello64@plt+0x115e4>
   22e54:	movw	r1, #10078	; 0x275e
   22e58:	mov	r0, r6
   22e5c:	movt	r1, #3
   22e60:	bl	11510 <strcmp@plt>
   22e64:	cmp	r0, #0
   22e68:	bne	22e74 <ftello64@plt+0x115ec>
   22e6c:	movw	r6, #10084	; 0x2764
   22e70:	movt	r6, #3
   22e74:	ldr	r0, [r5]
   22e78:	ldr	r1, [r7, #36]	; 0x24
   22e7c:	cmp	r0, r1
   22e80:	beq	23448 <ftello64@plt+0x11bc0>
   22e84:	mov	r0, r6
   22e88:	bl	114c8 <wctype@plt>
   22e8c:	ldr	r2, [r7, #36]	; 0x24
   22e90:	ldr	r1, [r7, #12]
   22e94:	add	r3, r2, #1
   22e98:	str	r3, [r7, #36]	; 0x24
   22e9c:	str	r0, [r1, r2, lsl #2]
   22ea0:	movw	r1, #10060	; 0x274c
   22ea4:	mov	r0, r6
   22ea8:	movt	r1, #3
   22eac:	bl	11510 <strcmp@plt>
   22eb0:	cmp	r0, #0
   22eb4:	beq	22fe4 <ftello64@plt+0x1175c>
   22eb8:	movw	r1, #10090	; 0x276a
   22ebc:	mov	r0, r6
   22ec0:	movt	r1, #3
   22ec4:	bl	11510 <strcmp@plt>
   22ec8:	cmp	r0, #0
   22ecc:	beq	23050 <ftello64@plt+0x117c8>
   22ed0:	movw	r1, #10078	; 0x275e
   22ed4:	mov	r0, r6
   22ed8:	movt	r1, #3
   22edc:	bl	11510 <strcmp@plt>
   22ee0:	cmp	r0, #0
   22ee4:	beq	230bc <ftello64@plt+0x11834>
   22ee8:	movw	r1, #10066	; 0x2752
   22eec:	mov	r0, r6
   22ef0:	movt	r1, #3
   22ef4:	bl	11510 <strcmp@plt>
   22ef8:	cmp	r0, #0
   22efc:	beq	23128 <ftello64@plt+0x118a0>
   22f00:	movw	r1, #10084	; 0x2764
   22f04:	mov	r0, r6
   22f08:	movt	r1, #3
   22f0c:	bl	11510 <strcmp@plt>
   22f10:	cmp	r0, #0
   22f14:	beq	231cc <ftello64@plt+0x11944>
   22f18:	movw	r1, #10121	; 0x2789
   22f1c:	mov	r0, r6
   22f20:	movt	r1, #3
   22f24:	bl	11510 <strcmp@plt>
   22f28:	cmp	r0, #0
   22f2c:	beq	23238 <ftello64@plt+0x119b0>
   22f30:	movw	r1, #10096	; 0x2770
   22f34:	mov	r0, r6
   22f38:	movt	r1, #3
   22f3c:	bl	11510 <strcmp@plt>
   22f40:	cmp	r0, #0
   22f44:	beq	232a4 <ftello64@plt+0x11a1c>
   22f48:	movw	r1, #10072	; 0x2758
   22f4c:	mov	r0, r6
   22f50:	movt	r1, #3
   22f54:	bl	11510 <strcmp@plt>
   22f58:	cmp	r0, #0
   22f5c:	beq	232f8 <ftello64@plt+0x11a70>
   22f60:	movw	r1, #10102	; 0x2776
   22f64:	mov	r0, r6
   22f68:	movt	r1, #3
   22f6c:	bl	11510 <strcmp@plt>
   22f70:	cmp	r0, #0
   22f74:	beq	2334c <ftello64@plt+0x11ac4>
   22f78:	movw	r1, #10108	; 0x277c
   22f7c:	mov	r0, r6
   22f80:	movt	r1, #3
   22f84:	bl	11510 <strcmp@plt>
   22f88:	cmp	r0, #0
   22f8c:	beq	233a0 <ftello64@plt+0x11b18>
   22f90:	movw	r1, #10114	; 0x2782
   22f94:	mov	r0, r6
   22f98:	movt	r1, #3
   22f9c:	bl	11510 <strcmp@plt>
   22fa0:	cmp	r0, #0
   22fa4:	beq	233f4 <ftello64@plt+0x11b6c>
   22fa8:	movw	r1, #10120	; 0x2788
   22fac:	mov	r0, r6
   22fb0:	movt	r1, #3
   22fb4:	bl	11510 <strcmp@plt>
   22fb8:	mov	r1, r0
   22fbc:	mov	r0, #4
   22fc0:	cmp	r1, #0
   22fc4:	bne	237b8 <ftello64@plt+0x11f30>
   22fc8:	bl	116e4 <__ctype_b_loc@plt>
   22fcc:	ldr	r1, [r0]
   22fd0:	mov	r2, #0
   22fd4:	mov	r3, #1
   22fd8:	cmp	r8, #0
   22fdc:	beq	231a8 <ftello64@plt+0x11920>
   22fe0:	b	236f0 <ftello64@plt+0x11e68>
   22fe4:	bl	116e4 <__ctype_b_loc@plt>
   22fe8:	ldr	r1, [r0]
   22fec:	cmp	r8, #0
   22ff0:	bne	234e8 <ftello64@plt+0x11c60>
   22ff4:	mov	r0, #0
   22ff8:	mov	r2, #1
   22ffc:	ldrb	r3, [r1]
   23000:	tst	r3, #8
   23004:	bne	23024 <ftello64@plt+0x1179c>
   23008:	add	r0, r0, #1
   2300c:	add	r1, r1, #2
   23010:	cmp	r0, #256	; 0x100
   23014:	beq	23048 <ftello64@plt+0x117c0>
   23018:	ldrb	r3, [r1]
   2301c:	tst	r3, #8
   23020:	beq	23008 <ftello64@plt+0x11780>
   23024:	ubfx	r3, r0, #5, #3
   23028:	and	r6, r0, #31
   2302c:	ldr	r7, [r4, r3, lsl #2]
   23030:	orr	r7, r7, r2, lsl r6
   23034:	str	r7, [r4, r3, lsl #2]
   23038:	add	r0, r0, #1
   2303c:	add	r1, r1, #2
   23040:	cmp	r0, #256	; 0x100
   23044:	bne	23018 <ftello64@plt+0x11790>
   23048:	mov	r0, #0
   2304c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23050:	bl	116e4 <__ctype_b_loc@plt>
   23054:	ldr	r1, [r0]
   23058:	cmp	r8, #0
   2305c:	bne	23574 <ftello64@plt+0x11cec>
   23060:	mov	r0, #0
   23064:	mov	r2, #1
   23068:	ldrb	r3, [r1]
   2306c:	tst	r3, #2
   23070:	bne	23090 <ftello64@plt+0x11808>
   23074:	add	r0, r0, #1
   23078:	add	r1, r1, #2
   2307c:	cmp	r0, #256	; 0x100
   23080:	beq	230b4 <ftello64@plt+0x1182c>
   23084:	ldrb	r3, [r1]
   23088:	tst	r3, #2
   2308c:	beq	23074 <ftello64@plt+0x117ec>
   23090:	ubfx	r3, r0, #5, #3
   23094:	and	r6, r0, #31
   23098:	ldr	r7, [r4, r3, lsl #2]
   2309c:	orr	r7, r7, r2, lsl r6
   230a0:	str	r7, [r4, r3, lsl #2]
   230a4:	add	r0, r0, #1
   230a8:	add	r1, r1, #2
   230ac:	cmp	r0, #256	; 0x100
   230b0:	bne	23084 <ftello64@plt+0x117fc>
   230b4:	mov	r0, #0
   230b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   230bc:	bl	116e4 <__ctype_b_loc@plt>
   230c0:	ldr	r1, [r0]
   230c4:	cmp	r8, #0
   230c8:	bne	23600 <ftello64@plt+0x11d78>
   230cc:	mov	r0, #0
   230d0:	mov	r2, #1
   230d4:	ldrb	r3, [r1, #1]
   230d8:	tst	r3, #2
   230dc:	bne	230fc <ftello64@plt+0x11874>
   230e0:	add	r0, r0, #1
   230e4:	add	r1, r1, #2
   230e8:	cmp	r0, #256	; 0x100
   230ec:	beq	23120 <ftello64@plt+0x11898>
   230f0:	ldrb	r3, [r1, #1]
   230f4:	tst	r3, #2
   230f8:	beq	230e0 <ftello64@plt+0x11858>
   230fc:	ubfx	r3, r0, #5, #3
   23100:	and	r6, r0, #31
   23104:	ldr	r7, [r4, r3, lsl #2]
   23108:	orr	r7, r7, r2, lsl r6
   2310c:	str	r7, [r4, r3, lsl #2]
   23110:	add	r0, r0, #1
   23114:	add	r1, r1, #2
   23118:	cmp	r0, #256	; 0x100
   2311c:	bne	230f0 <ftello64@plt+0x11868>
   23120:	mov	r0, #0
   23124:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23128:	bl	116e4 <__ctype_b_loc@plt>
   2312c:	ldr	r1, [r0]
   23130:	cmp	r8, #0
   23134:	bne	2368c <ftello64@plt+0x11e04>
   23138:	mov	r0, #0
   2313c:	mov	r2, #1
   23140:	ldrb	r3, [r1, #1]
   23144:	tst	r3, #32
   23148:	bne	23168 <ftello64@plt+0x118e0>
   2314c:	add	r0, r0, #1
   23150:	add	r1, r1, #2
   23154:	cmp	r0, #256	; 0x100
   23158:	beq	2318c <ftello64@plt+0x11904>
   2315c:	ldrb	r3, [r1, #1]
   23160:	tst	r3, #32
   23164:	beq	2314c <ftello64@plt+0x118c4>
   23168:	ubfx	r3, r0, #5, #3
   2316c:	and	r6, r0, #31
   23170:	ldr	r7, [r4, r3, lsl #2]
   23174:	orr	r7, r7, r2, lsl r6
   23178:	str	r7, [r4, r3, lsl #2]
   2317c:	add	r0, r0, #1
   23180:	add	r1, r1, #2
   23184:	cmp	r0, #256	; 0x100
   23188:	bne	2315c <ftello64@plt+0x118d4>
   2318c:	mov	r0, #0
   23190:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23194:	add	r2, r2, #1
   23198:	add	r1, r1, #2
   2319c:	mov	r0, #0
   231a0:	cmp	r2, #256	; 0x100
   231a4:	beq	237b8 <ftello64@plt+0x11f30>
   231a8:	ldrb	r0, [r1, #1]
   231ac:	tst	r0, #16
   231b0:	beq	23194 <ftello64@plt+0x1190c>
   231b4:	ubfx	r0, r2, #5, #3
   231b8:	and	r6, r2, #31
   231bc:	ldr	r7, [r4, r0, lsl #2]
   231c0:	orr	r7, r7, r3, lsl r6
   231c4:	str	r7, [r4, r0, lsl #2]
   231c8:	b	23194 <ftello64@plt+0x1190c>
   231cc:	bl	116e4 <__ctype_b_loc@plt>
   231d0:	ldr	r1, [r0]
   231d4:	cmp	r8, #0
   231d8:	bne	23718 <ftello64@plt+0x11e90>
   231dc:	mov	r0, #0
   231e0:	mov	r2, #1
   231e4:	ldrb	r3, [r1, #1]
   231e8:	tst	r3, #4
   231ec:	bne	2320c <ftello64@plt+0x11984>
   231f0:	add	r0, r0, #1
   231f4:	add	r1, r1, #2
   231f8:	cmp	r0, #256	; 0x100
   231fc:	beq	23230 <ftello64@plt+0x119a8>
   23200:	ldrb	r3, [r1, #1]
   23204:	tst	r3, #4
   23208:	beq	231f0 <ftello64@plt+0x11968>
   2320c:	ubfx	r3, r0, #5, #3
   23210:	and	r6, r0, #31
   23214:	ldr	r7, [r4, r3, lsl #2]
   23218:	orr	r7, r7, r2, lsl r6
   2321c:	str	r7, [r4, r3, lsl #2]
   23220:	add	r0, r0, #1
   23224:	add	r1, r1, #2
   23228:	cmp	r0, #256	; 0x100
   2322c:	bne	23200 <ftello64@plt+0x11978>
   23230:	mov	r0, #0
   23234:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23238:	bl	116e4 <__ctype_b_loc@plt>
   2323c:	ldr	r1, [r0]
   23240:	cmp	r8, #0
   23244:	bne	23768 <ftello64@plt+0x11ee0>
   23248:	mov	r0, #0
   2324c:	mov	r2, #1
   23250:	ldrb	r3, [r1, #1]
   23254:	tst	r3, #8
   23258:	bne	23278 <ftello64@plt+0x119f0>
   2325c:	add	r0, r0, #1
   23260:	add	r1, r1, #2
   23264:	cmp	r0, #256	; 0x100
   23268:	beq	2329c <ftello64@plt+0x11a14>
   2326c:	ldrb	r3, [r1, #1]
   23270:	tst	r3, #8
   23274:	beq	2325c <ftello64@plt+0x119d4>
   23278:	ubfx	r3, r0, #5, #3
   2327c:	and	r6, r0, #31
   23280:	ldr	r7, [r4, r3, lsl #2]
   23284:	orr	r7, r7, r2, lsl r6
   23288:	str	r7, [r4, r3, lsl #2]
   2328c:	add	r0, r0, #1
   23290:	add	r1, r1, #2
   23294:	cmp	r0, #256	; 0x100
   23298:	bne	2326c <ftello64@plt+0x119e4>
   2329c:	mov	r0, #0
   232a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   232a4:	bl	116e4 <__ctype_b_loc@plt>
   232a8:	ldr	r1, [r0]
   232ac:	mov	r2, #0
   232b0:	mov	r3, #1
   232b4:	cmp	r8, #0
   232b8:	beq	232d4 <ftello64@plt+0x11a4c>
   232bc:	b	23484 <ftello64@plt+0x11bfc>
   232c0:	add	r2, r2, #1
   232c4:	add	r1, r1, #2
   232c8:	mov	r0, #0
   232cc:	cmp	r2, #256	; 0x100
   232d0:	beq	237b8 <ftello64@plt+0x11f30>
   232d4:	ldrb	r0, [r1, #1]
   232d8:	tst	r0, #64	; 0x40
   232dc:	beq	232c0 <ftello64@plt+0x11a38>
   232e0:	ubfx	r0, r2, #5, #3
   232e4:	and	r6, r2, #31
   232e8:	ldr	r7, [r4, r0, lsl #2]
   232ec:	orr	r7, r7, r3, lsl r6
   232f0:	str	r7, [r4, r0, lsl #2]
   232f4:	b	232c0 <ftello64@plt+0x11a38>
   232f8:	bl	116e4 <__ctype_b_loc@plt>
   232fc:	ldr	r1, [r0]
   23300:	mov	r2, #0
   23304:	mov	r3, #1
   23308:	cmp	r8, #0
   2330c:	beq	23328 <ftello64@plt+0x11aa0>
   23310:	b	234c0 <ftello64@plt+0x11c38>
   23314:	add	r2, r2, #1
   23318:	add	r1, r1, #2
   2331c:	mov	r0, #0
   23320:	cmp	r2, #256	; 0x100
   23324:	beq	237b8 <ftello64@plt+0x11f30>
   23328:	ldrb	r0, [r1, #1]
   2332c:	tst	r0, #1
   23330:	beq	23314 <ftello64@plt+0x11a8c>
   23334:	ubfx	r0, r2, #5, #3
   23338:	and	r6, r2, #31
   2333c:	ldr	r7, [r4, r0, lsl #2]
   23340:	orr	r7, r7, r3, lsl r6
   23344:	str	r7, [r4, r0, lsl #2]
   23348:	b	23314 <ftello64@plt+0x11a8c>
   2334c:	bl	116e4 <__ctype_b_loc@plt>
   23350:	ldr	r1, [r0]
   23354:	mov	r2, #0
   23358:	mov	r3, #1
   2335c:	cmp	r8, #0
   23360:	beq	2337c <ftello64@plt+0x11af4>
   23364:	b	2354c <ftello64@plt+0x11cc4>
   23368:	add	r2, r2, #1
   2336c:	add	r1, r1, #2
   23370:	mov	r0, #0
   23374:	cmp	r2, #256	; 0x100
   23378:	beq	237b8 <ftello64@plt+0x11f30>
   2337c:	ldrb	r0, [r1]
   23380:	tst	r0, #1
   23384:	beq	23368 <ftello64@plt+0x11ae0>
   23388:	ubfx	r0, r2, #5, #3
   2338c:	and	r6, r2, #31
   23390:	ldr	r7, [r4, r0, lsl #2]
   23394:	orr	r7, r7, r3, lsl r6
   23398:	str	r7, [r4, r0, lsl #2]
   2339c:	b	23368 <ftello64@plt+0x11ae0>
   233a0:	bl	116e4 <__ctype_b_loc@plt>
   233a4:	ldr	r1, [r0]
   233a8:	mov	r2, #0
   233ac:	mov	r3, #1
   233b0:	cmp	r8, #0
   233b4:	beq	233d0 <ftello64@plt+0x11b48>
   233b8:	b	235d8 <ftello64@plt+0x11d50>
   233bc:	add	r2, r2, #1
   233c0:	add	r1, r1, #2
   233c4:	mov	r0, #0
   233c8:	cmp	r2, #256	; 0x100
   233cc:	beq	237b8 <ftello64@plt+0x11f30>
   233d0:	ldrsh	r0, [r1]
   233d4:	cmn	r0, #1
   233d8:	bgt	233bc <ftello64@plt+0x11b34>
   233dc:	ubfx	r0, r2, #5, #3
   233e0:	and	r6, r2, #31
   233e4:	ldr	r7, [r4, r0, lsl #2]
   233e8:	orr	r7, r7, r3, lsl r6
   233ec:	str	r7, [r4, r0, lsl #2]
   233f0:	b	233bc <ftello64@plt+0x11b34>
   233f4:	bl	116e4 <__ctype_b_loc@plt>
   233f8:	ldr	r1, [r0]
   233fc:	mov	r2, #0
   23400:	mov	r3, #1
   23404:	cmp	r8, #0
   23408:	beq	23424 <ftello64@plt+0x11b9c>
   2340c:	b	23664 <ftello64@plt+0x11ddc>
   23410:	add	r2, r2, #1
   23414:	add	r1, r1, #2
   23418:	mov	r0, #0
   2341c:	cmp	r2, #256	; 0x100
   23420:	beq	237b8 <ftello64@plt+0x11f30>
   23424:	ldrb	r0, [r1]
   23428:	tst	r0, #4
   2342c:	beq	23410 <ftello64@plt+0x11b88>
   23430:	ubfx	r0, r2, #5, #3
   23434:	and	r6, r2, #31
   23438:	ldr	r7, [r4, r0, lsl #2]
   2343c:	orr	r7, r7, r3, lsl r6
   23440:	str	r7, [r4, r0, lsl #2]
   23444:	b	23410 <ftello64@plt+0x11b88>
   23448:	mov	r1, #1
   2344c:	orr	r9, r1, r0, lsl #1
   23450:	ldr	r0, [r7, #12]
   23454:	lsl	r1, r9, #2
   23458:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2345c:	cmp	r0, #0
   23460:	beq	237bc <ftello64@plt+0x11f34>
   23464:	str	r0, [r7, #12]
   23468:	str	r9, [r5]
   2346c:	b	22e84 <ftello64@plt+0x115fc>
   23470:	add	r2, r2, #1
   23474:	add	r1, r1, #2
   23478:	mov	r0, #0
   2347c:	cmp	r2, #256	; 0x100
   23480:	beq	237b8 <ftello64@plt+0x11f30>
   23484:	ldrb	r0, [r1, #1]
   23488:	tst	r0, #64	; 0x40
   2348c:	beq	23470 <ftello64@plt+0x11be8>
   23490:	ldrb	r0, [r8, r2]
   23494:	ubfx	r7, r0, #5, #3
   23498:	and	r0, r0, #31
   2349c:	ldr	r6, [r4, r7, lsl #2]
   234a0:	orr	r0, r6, r3, lsl r0
   234a4:	str	r0, [r4, r7, lsl #2]
   234a8:	b	23470 <ftello64@plt+0x11be8>
   234ac:	add	r2, r2, #1
   234b0:	add	r1, r1, #2
   234b4:	mov	r0, #0
   234b8:	cmp	r2, #256	; 0x100
   234bc:	beq	237b8 <ftello64@plt+0x11f30>
   234c0:	ldrb	r0, [r1, #1]
   234c4:	tst	r0, #1
   234c8:	beq	234ac <ftello64@plt+0x11c24>
   234cc:	ldrb	r0, [r8, r2]
   234d0:	ubfx	r7, r0, #5, #3
   234d4:	and	r0, r0, #31
   234d8:	ldr	r6, [r4, r7, lsl #2]
   234dc:	orr	r0, r6, r3, lsl r0
   234e0:	str	r0, [r4, r7, lsl #2]
   234e4:	b	234ac <ftello64@plt+0x11c24>
   234e8:	mov	r2, #0
   234ec:	mov	r3, #1
   234f0:	ldrb	r0, [r1]
   234f4:	tst	r0, #8
   234f8:	bne	2351c <ftello64@plt+0x11c94>
   234fc:	add	r2, r2, #1
   23500:	add	r1, r1, #2
   23504:	mov	r0, #0
   23508:	cmp	r2, #256	; 0x100
   2350c:	beq	237b8 <ftello64@plt+0x11f30>
   23510:	ldrb	r0, [r1]
   23514:	tst	r0, #8
   23518:	beq	234fc <ftello64@plt+0x11c74>
   2351c:	ldrb	r0, [r8, r2]
   23520:	ubfx	r7, r0, #5, #3
   23524:	and	r0, r0, #31
   23528:	ldr	r6, [r4, r7, lsl #2]
   2352c:	orr	r0, r6, r3, lsl r0
   23530:	str	r0, [r4, r7, lsl #2]
   23534:	b	234fc <ftello64@plt+0x11c74>
   23538:	add	r2, r2, #1
   2353c:	add	r1, r1, #2
   23540:	mov	r0, #0
   23544:	cmp	r2, #256	; 0x100
   23548:	beq	237b8 <ftello64@plt+0x11f30>
   2354c:	ldrb	r0, [r1]
   23550:	tst	r0, #1
   23554:	beq	23538 <ftello64@plt+0x11cb0>
   23558:	ldrb	r0, [r8, r2]
   2355c:	ubfx	r7, r0, #5, #3
   23560:	and	r0, r0, #31
   23564:	ldr	r6, [r4, r7, lsl #2]
   23568:	orr	r0, r6, r3, lsl r0
   2356c:	str	r0, [r4, r7, lsl #2]
   23570:	b	23538 <ftello64@plt+0x11cb0>
   23574:	mov	r2, #0
   23578:	mov	r3, #1
   2357c:	ldrb	r0, [r1]
   23580:	tst	r0, #2
   23584:	bne	235a8 <ftello64@plt+0x11d20>
   23588:	add	r2, r2, #1
   2358c:	add	r1, r1, #2
   23590:	mov	r0, #0
   23594:	cmp	r2, #256	; 0x100
   23598:	beq	237b8 <ftello64@plt+0x11f30>
   2359c:	ldrb	r0, [r1]
   235a0:	tst	r0, #2
   235a4:	beq	23588 <ftello64@plt+0x11d00>
   235a8:	ldrb	r0, [r8, r2]
   235ac:	ubfx	r7, r0, #5, #3
   235b0:	and	r0, r0, #31
   235b4:	ldr	r6, [r4, r7, lsl #2]
   235b8:	orr	r0, r6, r3, lsl r0
   235bc:	str	r0, [r4, r7, lsl #2]
   235c0:	b	23588 <ftello64@plt+0x11d00>
   235c4:	add	r2, r2, #1
   235c8:	add	r1, r1, #2
   235cc:	mov	r0, #0
   235d0:	cmp	r2, #256	; 0x100
   235d4:	beq	237b8 <ftello64@plt+0x11f30>
   235d8:	ldrsh	r0, [r1]
   235dc:	cmn	r0, #1
   235e0:	bgt	235c4 <ftello64@plt+0x11d3c>
   235e4:	ldrb	r0, [r8, r2]
   235e8:	ubfx	r7, r0, #5, #3
   235ec:	and	r0, r0, #31
   235f0:	ldr	r6, [r4, r7, lsl #2]
   235f4:	orr	r0, r6, r3, lsl r0
   235f8:	str	r0, [r4, r7, lsl #2]
   235fc:	b	235c4 <ftello64@plt+0x11d3c>
   23600:	mov	r2, #0
   23604:	mov	r3, #1
   23608:	ldrb	r0, [r1, #1]
   2360c:	tst	r0, #2
   23610:	bne	23634 <ftello64@plt+0x11dac>
   23614:	add	r2, r2, #1
   23618:	add	r1, r1, #2
   2361c:	mov	r0, #0
   23620:	cmp	r2, #256	; 0x100
   23624:	beq	237b8 <ftello64@plt+0x11f30>
   23628:	ldrb	r0, [r1, #1]
   2362c:	tst	r0, #2
   23630:	beq	23614 <ftello64@plt+0x11d8c>
   23634:	ldrb	r0, [r8, r2]
   23638:	ubfx	r7, r0, #5, #3
   2363c:	and	r0, r0, #31
   23640:	ldr	r6, [r4, r7, lsl #2]
   23644:	orr	r0, r6, r3, lsl r0
   23648:	str	r0, [r4, r7, lsl #2]
   2364c:	b	23614 <ftello64@plt+0x11d8c>
   23650:	add	r2, r2, #1
   23654:	add	r1, r1, #2
   23658:	mov	r0, #0
   2365c:	cmp	r2, #256	; 0x100
   23660:	beq	237b8 <ftello64@plt+0x11f30>
   23664:	ldrb	r0, [r1]
   23668:	tst	r0, #4
   2366c:	beq	23650 <ftello64@plt+0x11dc8>
   23670:	ldrb	r0, [r8, r2]
   23674:	ubfx	r7, r0, #5, #3
   23678:	and	r0, r0, #31
   2367c:	ldr	r6, [r4, r7, lsl #2]
   23680:	orr	r0, r6, r3, lsl r0
   23684:	str	r0, [r4, r7, lsl #2]
   23688:	b	23650 <ftello64@plt+0x11dc8>
   2368c:	mov	r2, #0
   23690:	mov	r3, #1
   23694:	ldrb	r0, [r1, #1]
   23698:	tst	r0, #32
   2369c:	bne	236c0 <ftello64@plt+0x11e38>
   236a0:	add	r2, r2, #1
   236a4:	add	r1, r1, #2
   236a8:	mov	r0, #0
   236ac:	cmp	r2, #256	; 0x100
   236b0:	beq	237b8 <ftello64@plt+0x11f30>
   236b4:	ldrb	r0, [r1, #1]
   236b8:	tst	r0, #32
   236bc:	beq	236a0 <ftello64@plt+0x11e18>
   236c0:	ldrb	r0, [r8, r2]
   236c4:	ubfx	r7, r0, #5, #3
   236c8:	and	r0, r0, #31
   236cc:	ldr	r6, [r4, r7, lsl #2]
   236d0:	orr	r0, r6, r3, lsl r0
   236d4:	str	r0, [r4, r7, lsl #2]
   236d8:	b	236a0 <ftello64@plt+0x11e18>
   236dc:	add	r2, r2, #1
   236e0:	add	r1, r1, #2
   236e4:	mov	r0, #0
   236e8:	cmp	r2, #256	; 0x100
   236ec:	beq	237b8 <ftello64@plt+0x11f30>
   236f0:	ldrb	r0, [r1, #1]
   236f4:	tst	r0, #16
   236f8:	beq	236dc <ftello64@plt+0x11e54>
   236fc:	ldrb	r0, [r8, r2]
   23700:	ubfx	r7, r0, #5, #3
   23704:	and	r0, r0, #31
   23708:	ldr	r6, [r4, r7, lsl #2]
   2370c:	orr	r0, r6, r3, lsl r0
   23710:	str	r0, [r4, r7, lsl #2]
   23714:	b	236dc <ftello64@plt+0x11e54>
   23718:	mov	r2, #0
   2371c:	mov	r3, #1
   23720:	ldrb	r0, [r1, #1]
   23724:	tst	r0, #4
   23728:	bne	2374c <ftello64@plt+0x11ec4>
   2372c:	add	r2, r2, #1
   23730:	add	r1, r1, #2
   23734:	mov	r0, #0
   23738:	cmp	r2, #256	; 0x100
   2373c:	beq	237b8 <ftello64@plt+0x11f30>
   23740:	ldrb	r0, [r1, #1]
   23744:	tst	r0, #4
   23748:	beq	2372c <ftello64@plt+0x11ea4>
   2374c:	ldrb	r0, [r8, r2]
   23750:	ubfx	r7, r0, #5, #3
   23754:	and	r0, r0, #31
   23758:	ldr	r6, [r4, r7, lsl #2]
   2375c:	orr	r0, r6, r3, lsl r0
   23760:	str	r0, [r4, r7, lsl #2]
   23764:	b	2372c <ftello64@plt+0x11ea4>
   23768:	mov	r2, #0
   2376c:	mov	r3, #1
   23770:	ldrb	r0, [r1, #1]
   23774:	tst	r0, #8
   23778:	bne	2379c <ftello64@plt+0x11f14>
   2377c:	add	r2, r2, #1
   23780:	add	r1, r1, #2
   23784:	mov	r0, #0
   23788:	cmp	r2, #256	; 0x100
   2378c:	beq	237b8 <ftello64@plt+0x11f30>
   23790:	ldrb	r0, [r1, #1]
   23794:	tst	r0, #8
   23798:	beq	2377c <ftello64@plt+0x11ef4>
   2379c:	ldrb	r0, [r8, r2]
   237a0:	ubfx	r7, r0, #5, #3
   237a4:	and	r0, r0, #31
   237a8:	ldr	r6, [r4, r7, lsl #2]
   237ac:	orr	r0, r6, r3, lsl r0
   237b0:	str	r0, [r4, r7, lsl #2]
   237b4:	b	2377c <ftello64@plt+0x11ef4>
   237b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   237bc:	mov	r0, #12
   237c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   237c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   237c8:	add	fp, sp, #24
   237cc:	ldr	r3, [r1, #24]
   237d0:	mvn	r7, #1
   237d4:	ldr	r2, [r1, #28]
   237d8:	mov	r4, #0
   237dc:	uxtab	r3, r7, r3
   237e0:	cmp	r3, #14
   237e4:	bhi	23908 <ftello64@plt+0x12080>
   237e8:	add	r7, pc, #0
   237ec:	ldr	pc, [r7, r3, lsl #2]
   237f0:	andeq	r3, r2, ip, lsr r9
   237f4:	andeq	r3, r2, r8, lsl #18
   237f8:	andeq	r3, r2, r0, lsr #18
   237fc:	andeq	r3, r2, r8, lsl #18
   23800:	andeq	r3, r2, r8, lsl #18
   23804:	andeq	r3, r2, r8, lsl #18
   23808:	andeq	r3, r2, ip, lsr #16
   2380c:	andeq	r3, r2, ip, lsr #16
   23810:	andeq	r3, r2, r0, lsl #17
   23814:	andeq	r3, r2, r0, lsl #17
   23818:	andeq	r3, r2, ip, lsr #16
   2381c:	andeq	r3, r2, r8, lsl #18
   23820:	andeq	r3, r2, r8, lsl #18
   23824:	andeq	r3, r2, r8, lsl #18
   23828:	andeq	r3, r2, ip, lsr r9
   2382c:	ldr	r1, [r1, #16]
   23830:	ldr	r5, [r1, #28]
   23834:	ldr	r6, [r0, #20]
   23838:	add	r0, r2, r2, lsl #1
   2383c:	mov	r1, #1
   23840:	str	r1, [r6, r0, lsl #2]!
   23844:	mov	r0, #4
   23848:	mov	r7, r6
   2384c:	str	r1, [r7, #4]!
   23850:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23854:	cmp	r0, #0
   23858:	str	r0, [r6, #8]
   2385c:	strne	r5, [r0]
   23860:	movne	r0, r4
   23864:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   23868:	mov	r0, #0
   2386c:	str	r0, [r7]
   23870:	str	r0, [r6]
   23874:	mov	r4, #12
   23878:	mov	r0, r4
   2387c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23880:	ldrb	r3, [r0, #88]	; 0x58
   23884:	add	r6, r1, #16
   23888:	add	r5, r2, r2, lsl #1
   2388c:	orr	r3, r3, #1
   23890:	strb	r3, [r0, #88]	; 0x58
   23894:	mov	r3, r6
   23898:	ldr	r7, [r1, #4]
   2389c:	ldr	r1, [r1, #8]
   238a0:	cmp	r1, #0
   238a4:	addne	r3, r1, #12
   238a8:	cmp	r7, #0
   238ac:	ldr	r1, [r3]
   238b0:	addne	r6, r7, #12
   238b4:	ldr	r8, [r1, #28]
   238b8:	ldr	r1, [r6]
   238bc:	ldr	r6, [r0, #20]
   238c0:	mov	r0, #2
   238c4:	ldr	r9, [r1, #28]
   238c8:	mov	r7, r6
   238cc:	str	r0, [r7, r5, lsl #2]!
   238d0:	mov	r0, #8
   238d4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   238d8:	cmp	r0, #0
   238dc:	str	r0, [r7, #8]
   238e0:	beq	23874 <ftello64@plt+0x11fec>
   238e4:	add	r1, r6, r5, lsl #2
   238e8:	cmp	r9, r8
   238ec:	add	r1, r1, #4
   238f0:	bne	23944 <ftello64@plt+0x120bc>
   238f4:	mov	r2, #1
   238f8:	str	r2, [r1]
   238fc:	str	r9, [r0]
   23900:	mov	r0, r4
   23904:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23908:	ldr	r1, [r1, #16]
   2390c:	ldr	r0, [r0, #12]
   23910:	ldr	r1, [r1, #28]
   23914:	str	r1, [r0, r2, lsl #2]
   23918:	mov	r0, r4
   2391c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23920:	ldr	r7, [r1, #16]
   23924:	ldr	r3, [r0, #12]
   23928:	ldr	r5, [r7, #28]
   2392c:	str	r5, [r3, r2, lsl #2]
   23930:	ldrb	r1, [r1, #24]
   23934:	cmp	r1, #4
   23938:	beq	23834 <ftello64@plt+0x11fac>
   2393c:	mov	r0, r4
   23940:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23944:	mov	r2, #2
   23948:	str	r2, [r1]
   2394c:	stmcs	r0, {r8, r9}
   23950:	strcc	r9, [r0]
   23954:	strcc	r8, [r0, #4]
   23958:	mov	r0, r4
   2395c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23964:	add	fp, sp, #28
   23968:	sub	sp, sp, #4
   2396c:	ldr	r6, [r3, #4]
   23970:	tst	r2, #16
   23974:	mov	r9, r3
   23978:	mov	r7, r1
   2397c:	mov	r8, r0
   23980:	cmpne	r6, #0
   23984:	bne	23b3c <ftello64@plt+0x122b4>
   23988:	ldr	r1, [r7, #64]	; 0x40
   2398c:	cmp	r1, #31
   23990:	beq	23b64 <ftello64@plt+0x122dc>
   23994:	ldr	r0, [r7, #56]	; 0x38
   23998:	add	r0, r0, r1, lsl #5
   2399c:	add	r2, r1, #1
   239a0:	vmov.i32	q8, #0	; 0x00000000
   239a4:	mov	r1, #0
   239a8:	str	r2, [r7, #64]	; 0x40
   239ac:	mov	r2, #8
   239b0:	add	sl, r0, #4
   239b4:	str	r1, [r0, #20]
   239b8:	str	r1, [r0, #24]
   239bc:	str	r2, [r0, #28]
   239c0:	mov	r0, #28
   239c4:	mov	r1, sl
   239c8:	vst1.32	{d16-d17}, [r1], r0
   239cc:	mvn	r0, #0
   239d0:	str	r0, [r1]
   239d4:	ldr	r1, [r7, #64]	; 0x40
   239d8:	cmp	r1, #31
   239dc:	beq	23bc4 <ftello64@plt+0x1233c>
   239e0:	ldr	r0, [r7, #56]	; 0x38
   239e4:	add	r0, r0, r1, lsl #5
   239e8:	add	r2, r1, #1
   239ec:	vmov.i32	q8, #0	; 0x00000000
   239f0:	mov	r1, #0
   239f4:	str	r2, [r7, #64]	; 0x40
   239f8:	mov	r2, #9
   239fc:	add	r5, r0, #4
   23a00:	str	r1, [r0, #20]
   23a04:	str	r1, [r0, #24]
   23a08:	str	r2, [r0, #28]
   23a0c:	mov	r0, #28
   23a10:	mov	r1, r5
   23a14:	vst1.32	{d16-d17}, [r1], r0
   23a18:	mvn	r0, #0
   23a1c:	str	r0, [r1]
   23a20:	cmp	r6, #0
   23a24:	mov	r4, r5
   23a28:	beq	23a7c <ftello64@plt+0x121f4>
   23a2c:	ldr	r1, [r7, #64]	; 0x40
   23a30:	cmp	r1, #31
   23a34:	beq	23b8c <ftello64@plt+0x12304>
   23a38:	ldr	r0, [r7, #56]	; 0x38
   23a3c:	add	r4, r0, r1, lsl #5
   23a40:	add	r2, r1, #1
   23a44:	mov	r0, #0
   23a48:	cmp	r5, #0
   23a4c:	mov	r1, #16
   23a50:	str	r2, [r7, #64]	; 0x40
   23a54:	mvn	r2, #0
   23a58:	str	r0, [r4, #4]!
   23a5c:	add	r3, r4, #20
   23a60:	str	r6, [r4, #4]
   23a64:	str	r5, [r4, #8]
   23a68:	str	r0, [r4, #12]
   23a6c:	str	r0, [r4, #16]
   23a70:	stm	r3, {r0, r1, r2}
   23a74:	str	r4, [r6]
   23a78:	strne	r4, [r5]
   23a7c:	ldr	r1, [r7, #64]	; 0x40
   23a80:	cmp	r1, #31
   23a84:	beq	23c10 <ftello64@plt+0x12388>
   23a88:	ldr	r0, [r7, #56]	; 0x38
   23a8c:	add	r6, r0, r1, lsl #5
   23a90:	add	r2, r1, #1
   23a94:	mov	r0, #0
   23a98:	cmp	sl, #0
   23a9c:	mov	r1, #16
   23aa0:	str	r2, [r7, #64]	; 0x40
   23aa4:	mvn	r2, #0
   23aa8:	str	r0, [r6, #4]!
   23aac:	add	r3, r6, #20
   23ab0:	str	sl, [r6, #4]
   23ab4:	str	r4, [r6, #8]
   23ab8:	str	r0, [r6, #12]
   23abc:	str	r0, [r6, #16]
   23ac0:	stm	r3, {r0, r1, r2}
   23ac4:	strne	r6, [sl]
   23ac8:	cmp	r4, #0
   23acc:	strne	r6, [r4]
   23ad0:	cmp	r5, #0
   23ad4:	beq	23ae4 <ftello64@plt+0x1225c>
   23ad8:	cmp	sl, #0
   23adc:	cmpne	r4, #0
   23ae0:	bne	23afc <ftello64@plt+0x12274>
   23ae4:	mov	r0, #12
   23ae8:	mov	r6, #0
   23aec:	str	r0, [r8]
   23af0:	mov	r0, r6
   23af4:	sub	sp, fp, #28
   23af8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23afc:	cmp	r6, #0
   23b00:	beq	23ae4 <ftello64@plt+0x1225c>
   23b04:	ldr	r0, [r9, #20]
   23b08:	str	r0, [r5, #20]
   23b0c:	str	r0, [sl, #20]
   23b10:	ldr	r1, [r9, #24]
   23b14:	ldr	r0, [r5, #24]
   23b18:	lsr	r1, r1, #19
   23b1c:	bfi	r0, r1, #19, #1
   23b20:	str	r0, [r5, #24]
   23b24:	ldr	r0, [sl, #24]
   23b28:	bfi	r0, r1, #19, #1
   23b2c:	str	r0, [sl, #24]
   23b30:	mov	r0, r6
   23b34:	sub	sp, fp, #28
   23b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b3c:	ldr	r0, [r9, #20]
   23b40:	cmp	r0, #31
   23b44:	bgt	23b58 <ftello64@plt+0x122d0>
   23b48:	ldr	r1, [r7, #80]	; 0x50
   23b4c:	mov	r2, #1
   23b50:	tst	r1, r2, lsl r0
   23b54:	bne	23988 <ftello64@plt+0x12100>
   23b58:	mov	r0, r6
   23b5c:	sub	sp, fp, #28
   23b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b64:	mov	r0, #996	; 0x3e4
   23b68:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23b6c:	cmp	r0, #0
   23b70:	beq	23bb4 <ftello64@plt+0x1232c>
   23b74:	ldr	r1, [r7, #56]	; 0x38
   23b78:	str	r1, [r0]
   23b7c:	mov	r1, #0
   23b80:	str	r1, [r7, #64]	; 0x40
   23b84:	str	r0, [r7, #56]	; 0x38
   23b88:	b	23998 <ftello64@plt+0x12110>
   23b8c:	mov	r0, #996	; 0x3e4
   23b90:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23b94:	cmp	r0, #0
   23b98:	beq	23c00 <ftello64@plt+0x12378>
   23b9c:	ldr	r1, [r7, #56]	; 0x38
   23ba0:	str	r1, [r0]
   23ba4:	mov	r1, #0
   23ba8:	str	r1, [r7, #64]	; 0x40
   23bac:	str	r0, [r7, #56]	; 0x38
   23bb0:	b	23a3c <ftello64@plt+0x121b4>
   23bb4:	mov	sl, #0
   23bb8:	ldr	r1, [r7, #64]	; 0x40
   23bbc:	cmp	r1, #31
   23bc0:	bne	239e0 <ftello64@plt+0x12158>
   23bc4:	mov	r0, #996	; 0x3e4
   23bc8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23bcc:	cmp	r0, #0
   23bd0:	beq	23bec <ftello64@plt+0x12364>
   23bd4:	ldr	r1, [r7, #56]	; 0x38
   23bd8:	str	r1, [r0]
   23bdc:	mov	r1, #0
   23be0:	str	r1, [r7, #64]	; 0x40
   23be4:	str	r0, [r7, #56]	; 0x38
   23be8:	b	239e4 <ftello64@plt+0x1215c>
   23bec:	mov	r5, #0
   23bf0:	cmp	r6, #0
   23bf4:	mov	r4, r5
   23bf8:	bne	23a2c <ftello64@plt+0x121a4>
   23bfc:	b	23a7c <ftello64@plt+0x121f4>
   23c00:	mov	r4, #0
   23c04:	ldr	r1, [r7, #64]	; 0x40
   23c08:	cmp	r1, #31
   23c0c:	bne	23a88 <ftello64@plt+0x12200>
   23c10:	mov	r0, #996	; 0x3e4
   23c14:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23c18:	cmp	r0, #0
   23c1c:	beq	23c38 <ftello64@plt+0x123b0>
   23c20:	ldr	r1, [r7, #56]	; 0x38
   23c24:	str	r1, [r0]
   23c28:	mov	r1, #0
   23c2c:	str	r1, [r7, #64]	; 0x40
   23c30:	str	r0, [r7, #56]	; 0x38
   23c34:	b	23a8c <ftello64@plt+0x12204>
   23c38:	mov	r6, #0
   23c3c:	cmp	r5, #0
   23c40:	bne	23ad8 <ftello64@plt+0x12250>
   23c44:	b	23ae4 <ftello64@plt+0x1225c>
   23c48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23c4c:	add	fp, sp, #28
   23c50:	sub	sp, sp, #12
   23c54:	mov	r4, r0
   23c58:	ldr	r7, [r0, #4]
   23c5c:	ldr	r0, [r0, #8]
   23c60:	mov	r5, r2
   23c64:	mov	r9, r1
   23c68:	cmp	r0, r7
   23c6c:	bcs	23d38 <ftello64@plt+0x124b0>
   23c70:	ldr	r1, [r4]
   23c74:	str	r9, [r1, r0, lsl #3]!
   23c78:	str	r5, [r1, #4]
   23c7c:	ldr	r0, [r4]
   23c80:	ldr	r1, [r4, #8]
   23c84:	add	r0, r0, r1, lsl #3
   23c88:	ldr	r1, [r0, #4]
   23c8c:	bfc	r1, #8, #10
   23c90:	str	r1, [r0, #4]
   23c94:	uxtb	r1, r5
   23c98:	cmp	r1, #5
   23c9c:	bne	23cb0 <ftello64@plt+0x12428>
   23ca0:	ldr	r2, [r4, #92]	; 0x5c
   23ca4:	mov	r0, #1048576	; 0x100000
   23ca8:	cmp	r2, #1
   23cac:	bgt	23cc0 <ftello64@plt+0x12438>
   23cb0:	sub	r0, r1, #6
   23cb4:	clz	r0, r0
   23cb8:	lsr	r0, r0, #5
   23cbc:	lsl	r0, r0, #20
   23cc0:	ldr	r1, [r4]
   23cc4:	ldr	r2, [r4, #8]
   23cc8:	add	r1, r1, r2, lsl #3
   23ccc:	ldr	r2, [r1, #4]
   23cd0:	bic	r2, r2, #1048576	; 0x100000
   23cd4:	orr	r0, r2, r0
   23cd8:	mvn	r2, #0
   23cdc:	str	r0, [r1, #4]
   23ce0:	ldr	r0, [r4, #8]
   23ce4:	ldr	r1, [r4, #12]
   23ce8:	str	r2, [r1, r0, lsl #2]
   23cec:	mov	r2, #0
   23cf0:	ldr	r0, [r4, #8]
   23cf4:	ldr	r1, [r4, #20]
   23cf8:	add	r0, r0, r0, lsl #1
   23cfc:	str	r2, [r1, r0, lsl #2]!
   23d00:	str	r2, [r1, #4]
   23d04:	str	r2, [r1, #8]
   23d08:	ldr	r0, [r4, #8]
   23d0c:	ldr	r1, [r4, #24]
   23d10:	add	r0, r0, r0, lsl #1
   23d14:	str	r2, [r1, r0, lsl #2]!
   23d18:	str	r2, [r1, #4]
   23d1c:	str	r2, [r1, #8]
   23d20:	ldr	r6, [r4, #8]
   23d24:	add	r0, r6, #1
   23d28:	str	r0, [r4, #8]
   23d2c:	mov	r0, r6
   23d30:	sub	sp, fp, #28
   23d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d38:	movw	r0, #21845	; 0x5555
   23d3c:	lsl	r1, r7, #1
   23d40:	mvn	r6, #0
   23d44:	movt	r0, #5461	; 0x1555
   23d48:	cmp	r1, r0
   23d4c:	bhi	23d2c <ftello64@plt+0x124a4>
   23d50:	ldr	r0, [r4]
   23d54:	str	r1, [sp, #8]
   23d58:	lsl	r1, r7, #4
   23d5c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   23d60:	cmp	r0, #0
   23d64:	beq	23d2c <ftello64@plt+0x124a4>
   23d68:	str	r0, [r4]
   23d6c:	lsl	r8, r7, #3
   23d70:	ldr	r0, [r4, #12]
   23d74:	mov	r1, r8
   23d78:	bl	2f7f4 <ftello64@plt+0x1df6c>
   23d7c:	str	r0, [sp, #4]
   23d80:	ldr	r0, [r4, #16]
   23d84:	mov	r1, r8
   23d88:	bl	2f7f4 <ftello64@plt+0x1df6c>
   23d8c:	mov	r2, r0
   23d90:	add	r1, r7, r7, lsl #1
   23d94:	ldr	r0, [r4, #20]
   23d98:	mov	r7, r2
   23d9c:	lsl	r8, r1, #3
   23da0:	mov	r1, r8
   23da4:	bl	2f7f4 <ftello64@plt+0x1df6c>
   23da8:	mov	sl, r0
   23dac:	ldr	r0, [r4, #24]
   23db0:	mov	r1, r8
   23db4:	bl	2f7f4 <ftello64@plt+0x1df6c>
   23db8:	mov	r8, r0
   23dbc:	ldr	r0, [sp, #4]
   23dc0:	cmp	r0, #0
   23dc4:	beq	23dd4 <ftello64@plt+0x1254c>
   23dc8:	cmp	r7, #0
   23dcc:	cmpne	sl, #0
   23dd0:	bne	23dfc <ftello64@plt+0x12574>
   23dd4:	bl	15b80 <ftello64@plt+0x42f8>
   23dd8:	mov	r0, r7
   23ddc:	bl	15b80 <ftello64@plt+0x42f8>
   23de0:	mov	r0, sl
   23de4:	bl	15b80 <ftello64@plt+0x42f8>
   23de8:	mov	r0, r8
   23dec:	bl	15b80 <ftello64@plt+0x42f8>
   23df0:	mov	r0, r6
   23df4:	sub	sp, fp, #28
   23df8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23dfc:	cmp	r8, #0
   23e00:	beq	23dd4 <ftello64@plt+0x1254c>
   23e04:	add	r1, r4, #12
   23e08:	stm	r1, {r0, r7, sl}
   23e0c:	str	r8, [r4, #24]
   23e10:	ldr	r0, [sp, #8]
   23e14:	str	r0, [r4, #4]
   23e18:	ldr	r0, [r4, #8]
   23e1c:	b	23c70 <ftello64@plt+0x123e8>
   23e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e24:	add	fp, sp, #28
   23e28:	sub	sp, sp, #44	; 0x2c
   23e2c:	mov	r8, r0
   23e30:	ldr	r0, [r1, #20]
   23e34:	add	r4, r2, r2, lsl #1
   23e38:	mov	r5, r1
   23e3c:	mov	r1, #0
   23e40:	mov	r9, r3
   23e44:	mov	r6, r2
   23e48:	add	r0, r0, r4, lsl #2
   23e4c:	ldr	r0, [r0, #4]
   23e50:	str	r1, [sp, #36]	; 0x24
   23e54:	add	r0, r0, #1
   23e58:	str	r0, [sp, #32]
   23e5c:	lsl	r0, r0, #2
   23e60:	bl	2f7c4 <ftello64@plt+0x1df3c>
   23e64:	cmp	r0, #0
   23e68:	str	r0, [sp, #40]	; 0x28
   23e6c:	beq	2403c <ftello64@plt+0x127b4>
   23e70:	mov	r1, #1
   23e74:	str	r6, [r0]
   23e78:	str	r1, [sp, #36]	; 0x24
   23e7c:	mvn	r1, #0
   23e80:	ldr	r0, [r5, #24]
   23e84:	add	r0, r0, r4, lsl #2
   23e88:	str	r1, [r0, #4]
   23e8c:	ldr	r2, [r5]
   23e90:	add	r0, r2, r6, lsl #3
   23e94:	ldr	r0, [r0, #4]
   23e98:	ubfx	r1, r0, #8, #10
   23e9c:	cmp	r1, #0
   23ea0:	beq	23efc <ftello64@plt+0x12674>
   23ea4:	ldr	r3, [r5, #20]
   23ea8:	add	r3, r3, r4, lsl #2
   23eac:	ldr	r7, [r3, #4]
   23eb0:	cmp	r7, #0
   23eb4:	beq	23efc <ftello64@plt+0x12674>
   23eb8:	ldr	r3, [r3, #8]
   23ebc:	ldr	r3, [r3]
   23ec0:	add	r2, r2, r3, lsl #3
   23ec4:	ldrb	r2, [r2, #6]
   23ec8:	tst	r2, #4
   23ecc:	bne	23efc <ftello64@plt+0x12674>
   23ed0:	str	r1, [sp]
   23ed4:	mov	r0, r5
   23ed8:	mov	r1, r6
   23edc:	mov	r2, r6
   23ee0:	mov	r3, r6
   23ee4:	bl	24048 <ftello64@plt+0x127c0>
   23ee8:	cmp	r0, #0
   23eec:	bne	24034 <ftello64@plt+0x127ac>
   23ef0:	ldr	r0, [r5]
   23ef4:	add	r0, r0, r6, lsl #3
   23ef8:	ldr	r0, [r0, #4]
   23efc:	tst	r0, #8
   23f00:	beq	24008 <ftello64@plt+0x12780>
   23f04:	ldr	r0, [r5, #20]
   23f08:	add	r1, r0, r4, lsl #2
   23f0c:	ldr	r1, [r1, #4]
   23f10:	cmp	r1, #1
   23f14:	blt	24008 <ftello64@plt+0x12780>
   23f18:	str	r8, [sp, #12]
   23f1c:	mov	r8, #0
   23f20:	add	r7, sp, #16
   23f24:	add	sl, sp, #32
   23f28:	mov	r6, #0
   23f2c:	str	r9, [sp, #8]
   23f30:	b	23f50 <ftello64@plt+0x126c8>
   23f34:	mov	r8, #1
   23f38:	ldr	r0, [r5, #20]
   23f3c:	add	r6, r6, #1
   23f40:	add	r1, r0, r4, lsl #2
   23f44:	ldr	r1, [r1, #4]
   23f48:	cmp	r6, r1
   23f4c:	bge	23fdc <ftello64@plt+0x12754>
   23f50:	add	r0, r0, r4, lsl #2
   23f54:	ldr	r0, [r0, #8]
   23f58:	ldr	r2, [r0, r6, lsl #2]
   23f5c:	ldr	r0, [r5, #24]
   23f60:	add	r9, r2, r2, lsl #1
   23f64:	add	r0, r0, r9, lsl #2
   23f68:	ldr	r1, [r0, #4]
   23f6c:	cmn	r1, #1
   23f70:	beq	23f34 <ftello64@plt+0x126ac>
   23f74:	cmp	r1, #0
   23f78:	bne	23f98 <ftello64@plt+0x12710>
   23f7c:	mov	r0, r7
   23f80:	mov	r1, r5
   23f84:	mov	r3, #0
   23f88:	bl	23e20 <ftello64@plt+0x12598>
   23f8c:	cmp	r0, #0
   23f90:	beq	23fa8 <ftello64@plt+0x12720>
   23f94:	b	24034 <ftello64@plt+0x127ac>
   23f98:	vldr	d16, [r0]
   23f9c:	ldr	r0, [r0, #8]
   23fa0:	str	r0, [sp, #24]
   23fa4:	vstr	d16, [sp, #16]
   23fa8:	mov	r0, sl
   23fac:	mov	r1, r7
   23fb0:	bl	244d8 <ftello64@plt+0x12c50>
   23fb4:	cmp	r0, #0
   23fb8:	bne	24034 <ftello64@plt+0x127ac>
   23fbc:	ldr	r0, [r5, #24]
   23fc0:	add	r0, r0, r9, lsl #2
   23fc4:	ldr	r0, [r0, #4]
   23fc8:	cmp	r0, #0
   23fcc:	bne	23f38 <ftello64@plt+0x126b0>
   23fd0:	ldr	r0, [sp, #24]
   23fd4:	bl	15b80 <ftello64@plt+0x42f8>
   23fd8:	b	23f34 <ftello64@plt+0x126ac>
   23fdc:	tst	r8, #1
   23fe0:	ldr	r8, [sp, #12]
   23fe4:	ldr	r0, [sp, #8]
   23fe8:	beq	24008 <ftello64@plt+0x12780>
   23fec:	cmp	r0, #0
   23ff0:	bne	24008 <ftello64@plt+0x12780>
   23ff4:	ldr	r0, [r5, #24]
   23ff8:	mov	r1, #0
   23ffc:	add	r0, r0, r4, lsl #2
   24000:	str	r1, [r0, #4]
   24004:	b	24020 <ftello64@plt+0x12798>
   24008:	ldr	r0, [r5, #24]
   2400c:	vldr	d16, [sp, #32]
   24010:	ldr	r1, [sp, #40]	; 0x28
   24014:	add	r0, r0, r4, lsl #2
   24018:	str	r1, [r0, #8]
   2401c:	vstr	d16, [r0]
   24020:	ldr	r0, [sp, #40]	; 0x28
   24024:	vldr	d16, [sp, #32]
   24028:	str	r0, [r8, #8]
   2402c:	mov	r0, #0
   24030:	vstr	d16, [r8]
   24034:	sub	sp, fp, #28
   24038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2403c:	mov	r0, #12
   24040:	sub	sp, fp, #28
   24044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2404c:	add	fp, sp, #28
   24050:	sub	sp, sp, #20
   24054:	mov	r9, r0
   24058:	ldr	r0, [fp, #8]
   2405c:	mov	r8, r2
   24060:	mov	r5, r1
   24064:	str	r3, [sp, #8]
   24068:	str	r0, [sp, #12]
   2406c:	ldr	r1, [sp, #12]
   24070:	movw	r0, #65280	; 0xff00
   24074:	movt	r0, #3
   24078:	and	r0, r0, r1, lsl #8
   2407c:	str	r0, [sp, #16]
   24080:	ldr	r2, [r9]
   24084:	add	r3, r2, r5, lsl #3
   24088:	ldrb	r0, [r3, #4]!
   2408c:	cmp	r0, #4
   24090:	bne	24168 <ftello64@plt+0x128e0>
   24094:	ldr	r0, [r9, #12]
   24098:	ldr	r1, [r9, #20]
   2409c:	add	r7, r8, r8, lsl #1
   240a0:	ldr	r6, [r0, r5, lsl #2]
   240a4:	add	r0, r1, r7, lsl #2
   240a8:	mov	r1, #0
   240ac:	str	r1, [r0, #4]
   240b0:	mov	r0, r9
   240b4:	ldr	r1, [r2, r6, lsl #3]!
   240b8:	ldr	r2, [r2, #4]
   240bc:	bl	23c48 <ftello64@plt+0x123c0>
   240c0:	cmn	r0, #1
   240c4:	beq	244c8 <ftello64@plt+0x12c40>
   240c8:	mov	r4, r0
   240cc:	ldr	r0, [r9]
   240d0:	movw	r2, #255	; 0xff
   240d4:	movt	r2, #65532	; 0xfffc
   240d8:	add	r0, r0, r4, lsl #3
   240dc:	ldr	r1, [r0, #4]
   240e0:	and	r1, r1, r2
   240e4:	ldr	r2, [sp, #16]
   240e8:	orr	r1, r1, r2
   240ec:	movw	r2, #65280	; 0xff00
   240f0:	str	r1, [r0, #4]
   240f4:	movt	r2, #3
   240f8:	ldr	r0, [r9]
   240fc:	add	r1, r0, r6, lsl #3
   24100:	add	r0, r0, r4, lsl #3
   24104:	ldr	r1, [r1, #4]
   24108:	and	r1, r1, r2
   2410c:	ldr	r2, [r0, #4]
   24110:	orr	r1, r1, r2
   24114:	str	r1, [r0, #4]
   24118:	ldr	r0, [r9]
   2411c:	add	r0, r0, r4, lsl #3
   24120:	ldr	r1, [r0, #4]
   24124:	orr	r1, r1, #262144	; 0x40000
   24128:	str	r1, [r0, #4]
   2412c:	ldr	r0, [r9, #16]
   24130:	str	r6, [r0, r4, lsl #2]
   24134:	ldr	r0, [r9, #12]
   24138:	ldr	r1, [r0, r5, lsl #2]
   2413c:	str	r1, [r0, r8, lsl #2]
   24140:	mov	r1, r4
   24144:	ldr	r0, [r9, #20]
   24148:	add	r0, r0, r7, lsl #2
   2414c:	bl	24678 <ftello64@plt+0x12df0>
   24150:	cmp	r0, #0
   24154:	mov	r5, r6
   24158:	mov	r8, r4
   2415c:	mov	r7, #12
   24160:	bne	24080 <ftello64@plt+0x127f8>
   24164:	b	24498 <ftello64@plt+0x12c10>
   24168:	ldr	r0, [r9, #20]
   2416c:	add	ip, r5, r5, lsl #1
   24170:	add	r7, r0, ip, lsl #2
   24174:	ldr	r1, [r7, #4]
   24178:	cmp	r1, #0
   2417c:	beq	2447c <ftello64@plt+0x12bf4>
   24180:	ldr	r7, [r7, #8]
   24184:	add	r4, r8, r8, lsl #1
   24188:	cmp	r1, #1
   2418c:	add	r0, r0, r4, lsl #2
   24190:	ldr	sl, [r7]
   24194:	mov	r7, #0
   24198:	str	r7, [r0, #4]
   2419c:	beq	243a4 <ftello64@plt+0x12b1c>
   241a0:	ldr	r1, [r9, #8]
   241a4:	mov	r8, r4
   241a8:	ldr	r4, [sp, #12]
   241ac:	sub	r3, r1, #1
   241b0:	cmp	r3, #1
   241b4:	blt	24204 <ftello64@plt+0x1297c>
   241b8:	add	r3, r2, r3, lsl #3
   241bc:	ldr	r7, [r3, #4]
   241c0:	ands	r3, r7, #262144	; 0x40000
   241c4:	beq	24204 <ftello64@plt+0x1297c>
   241c8:	ldr	r6, [r9, #16]
   241cc:	sub	r3, r2, #12
   241d0:	sub	r6, r6, #4
   241d4:	ldr	r5, [r6, r1, lsl #2]
   241d8:	cmp	r5, sl
   241dc:	ubfxeq	r7, r7, #8, #10
   241e0:	cmpeq	r7, r4
   241e4:	beq	24388 <ftello64@plt+0x12b00>
   241e8:	sub	r7, r1, #2
   241ec:	cmp	r7, #1
   241f0:	blt	24204 <ftello64@plt+0x1297c>
   241f4:	ldr	r7, [r3, r1, lsl #3]
   241f8:	sub	r1, r1, #1
   241fc:	ands	r5, r7, #262144	; 0x40000
   24200:	bne	241d4 <ftello64@plt+0x1294c>
   24204:	ldr	r1, [r2, sl, lsl #3]!
   24208:	mov	r0, r9
   2420c:	mov	r5, ip
   24210:	ldr	r2, [r2, #4]
   24214:	bl	23c48 <ftello64@plt+0x123c0>
   24218:	mov	r7, #12
   2421c:	cmn	r0, #1
   24220:	beq	24498 <ftello64@plt+0x12c10>
   24224:	mov	r6, r0
   24228:	ldr	r0, [r9]
   2422c:	movw	r2, #255	; 0xff
   24230:	mov	r4, r8
   24234:	movt	r2, #65532	; 0xfffc
   24238:	add	r0, r0, r6, lsl #3
   2423c:	ldr	r1, [r0, #4]
   24240:	and	r1, r1, r2
   24244:	ldr	r2, [sp, #16]
   24248:	orr	r1, r1, r2
   2424c:	movw	r2, #65280	; 0xff00
   24250:	str	r1, [r0, #4]
   24254:	movt	r2, #3
   24258:	ldr	r0, [r9]
   2425c:	add	r1, r0, sl, lsl #3
   24260:	add	r0, r0, r6, lsl #3
   24264:	ldr	r1, [r1, #4]
   24268:	and	r1, r1, r2
   2426c:	ldr	r2, [r0, #4]
   24270:	orr	r1, r1, r2
   24274:	str	r1, [r0, #4]
   24278:	ldr	r0, [r9]
   2427c:	add	r0, r0, r6, lsl #3
   24280:	ldr	r1, [r0, #4]
   24284:	orr	r1, r1, #262144	; 0x40000
   24288:	str	r1, [r0, #4]
   2428c:	mov	r1, r6
   24290:	ldr	r0, [r9, #16]
   24294:	str	sl, [r0, r6, lsl #2]
   24298:	ldr	r0, [r9, #20]
   2429c:	add	r0, r0, r8, lsl #2
   242a0:	bl	24678 <ftello64@plt+0x12df0>
   242a4:	cmp	r0, #0
   242a8:	beq	24498 <ftello64@plt+0x12c10>
   242ac:	ldr	r0, [sp, #12]
   242b0:	ldr	r3, [sp, #8]
   242b4:	mov	r1, sl
   242b8:	mov	r2, r6
   242bc:	str	r0, [sp]
   242c0:	mov	r0, r9
   242c4:	bl	24048 <ftello64@plt+0x127c0>
   242c8:	cmp	r0, #0
   242cc:	bne	24494 <ftello64@plt+0x12c0c>
   242d0:	ldr	r1, [r9, #20]
   242d4:	ldr	r0, [r9]
   242d8:	add	r1, r1, r5, lsl #2
   242dc:	ldr	r1, [r1, #8]
   242e0:	ldr	r5, [r1, #4]
   242e4:	ldr	r1, [r0, r5, lsl #3]!
   242e8:	ldr	r2, [r0, #4]
   242ec:	mov	r0, r9
   242f0:	bl	23c48 <ftello64@plt+0x123c0>
   242f4:	mov	r7, #12
   242f8:	cmn	r0, #1
   242fc:	beq	24498 <ftello64@plt+0x12c10>
   24300:	mov	r8, r0
   24304:	ldr	r0, [r9]
   24308:	movw	r2, #255	; 0xff
   2430c:	movt	r2, #65532	; 0xfffc
   24310:	add	r0, r0, r8, lsl #3
   24314:	ldr	r1, [r0, #4]
   24318:	and	r1, r1, r2
   2431c:	ldr	r2, [sp, #16]
   24320:	orr	r1, r1, r2
   24324:	movw	r2, #65280	; 0xff00
   24328:	str	r1, [r0, #4]
   2432c:	movt	r2, #3
   24330:	ldr	r0, [r9]
   24334:	add	r1, r0, r5, lsl #3
   24338:	add	r0, r0, r8, lsl #3
   2433c:	ldr	r1, [r1, #4]
   24340:	and	r1, r1, r2
   24344:	ldr	r2, [r0, #4]
   24348:	orr	r1, r1, r2
   2434c:	str	r1, [r0, #4]
   24350:	ldr	r0, [r9]
   24354:	add	r0, r0, r8, lsl #3
   24358:	ldr	r1, [r0, #4]
   2435c:	orr	r1, r1, #262144	; 0x40000
   24360:	str	r1, [r0, #4]
   24364:	mov	r1, r8
   24368:	ldr	r0, [r9, #16]
   2436c:	str	r5, [r0, r8, lsl #2]
   24370:	ldr	r0, [r9, #20]
   24374:	add	r0, r0, r4, lsl #2
   24378:	bl	24678 <ftello64@plt+0x12df0>
   2437c:	cmp	r0, #0
   24380:	bne	24080 <ftello64@plt+0x127f8>
   24384:	b	24498 <ftello64@plt+0x12c10>
   24388:	sub	r1, r1, #1
   2438c:	mov	r5, ip
   24390:	bl	24678 <ftello64@plt+0x12df0>
   24394:	cmp	r0, #0
   24398:	mov	r4, r8
   2439c:	bne	242d0 <ftello64@plt+0x12a48>
   243a0:	b	244c8 <ftello64@plt+0x12c40>
   243a4:	ldr	r1, [sp, #8]
   243a8:	cmp	r5, r1
   243ac:	bne	243b8 <ftello64@plt+0x12b30>
   243b0:	cmp	r8, r5
   243b4:	bne	244a4 <ftello64@plt+0x12c1c>
   243b8:	ldr	r1, [r2, sl, lsl #3]!
   243bc:	ldr	r6, [r3]
   243c0:	mov	r0, r9
   243c4:	ldr	r2, [r2, #4]
   243c8:	bl	23c48 <ftello64@plt+0x123c0>
   243cc:	mov	r8, r0
   243d0:	ubfx	r0, r6, #8, #10
   243d4:	mov	r7, #12
   243d8:	cmn	r8, #1
   243dc:	beq	24498 <ftello64@plt+0x12c10>
   243e0:	ldr	r1, [sp, #12]
   243e4:	movw	r7, #255	; 0xff
   243e8:	movt	r7, #65532	; 0xfffc
   243ec:	orr	r1, r0, r1
   243f0:	movw	r0, #65280	; 0xff00
   243f4:	movt	r0, #3
   243f8:	str	r1, [sp, #12]
   243fc:	mov	r3, r0
   24400:	and	r0, r0, r1, lsl #8
   24404:	ldr	r1, [r9]
   24408:	add	r1, r1, r8, lsl #3
   2440c:	ldr	r2, [r1, #4]
   24410:	and	r2, r2, r7
   24414:	mov	r7, #12
   24418:	orr	r0, r2, r0
   2441c:	str	r0, [r1, #4]
   24420:	ldr	r0, [r9]
   24424:	add	r1, r0, sl, lsl #3
   24428:	add	r0, r0, r8, lsl #3
   2442c:	ldr	r1, [r1, #4]
   24430:	ldr	r2, [r0, #4]
   24434:	and	r1, r1, r3
   24438:	orr	r1, r1, r2
   2443c:	str	r1, [r0, #4]
   24440:	ldr	r0, [r9]
   24444:	add	r0, r0, r8, lsl #3
   24448:	ldr	r1, [r0, #4]
   2444c:	orr	r1, r1, #262144	; 0x40000
   24450:	str	r1, [r0, #4]
   24454:	mov	r1, r8
   24458:	ldr	r0, [r9, #16]
   2445c:	str	sl, [r0, r8, lsl #2]
   24460:	ldr	r0, [r9, #20]
   24464:	add	r0, r0, r4, lsl #2
   24468:	bl	24678 <ftello64@plt+0x12df0>
   2446c:	cmp	r0, #0
   24470:	mov	r5, sl
   24474:	bne	2406c <ftello64@plt+0x127e4>
   24478:	b	24498 <ftello64@plt+0x12c10>
   2447c:	ldr	r0, [r9, #12]
   24480:	ldr	r1, [r0, r5, lsl #2]
   24484:	str	r1, [r0, r8, lsl #2]
   24488:	mov	r0, #0
   2448c:	sub	sp, fp, #28
   24490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24494:	mov	r7, r0
   24498:	mov	r0, r7
   2449c:	sub	sp, fp, #28
   244a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244a4:	mov	r1, sl
   244a8:	bl	24678 <ftello64@plt+0x12df0>
   244ac:	mov	r1, r0
   244b0:	mov	r7, #12
   244b4:	mov	r0, #0
   244b8:	cmp	r1, #0
   244bc:	moveq	r0, r7
   244c0:	sub	sp, fp, #28
   244c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244c8:	mov	r7, #12
   244cc:	mov	r0, r7
   244d0:	sub	sp, fp, #28
   244d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   244dc:	add	fp, sp, #24
   244e0:	mov	r8, #0
   244e4:	cmp	r1, #0
   244e8:	beq	2464c <ftello64@plt+0x12dc4>
   244ec:	mov	r6, r1
   244f0:	ldr	r1, [r1, #4]
   244f4:	cmp	r1, #0
   244f8:	beq	2464c <ftello64@plt+0x12dc4>
   244fc:	mov	r9, r0
   24500:	ldr	r2, [r0]
   24504:	ldr	r0, [r0, #4]
   24508:	add	r3, r0, r1, lsl #1
   2450c:	cmp	r2, r3
   24510:	bge	2453c <ftello64@plt+0x12cb4>
   24514:	ldr	r0, [r9, #8]
   24518:	add	r7, r2, r1
   2451c:	lsl	r1, r7, #3
   24520:	bl	2f7f4 <ftello64@plt+0x1df6c>
   24524:	cmp	r0, #0
   24528:	beq	2466c <ftello64@plt+0x12de4>
   2452c:	str	r0, [r9, #8]
   24530:	lsl	r0, r7, #1
   24534:	str	r0, [r9]
   24538:	ldr	r0, [r9, #4]
   2453c:	cmp	r0, #0
   24540:	beq	24654 <ftello64@plt+0x12dcc>
   24544:	ldr	r2, [r6, #4]
   24548:	sub	r1, r0, #1
   2454c:	add	r7, r0, r2, lsl #1
   24550:	sub	r0, r2, #1
   24554:	orrs	r2, r0, r1
   24558:	bmi	245b4 <ftello64@plt+0x12d2c>
   2455c:	ldr	r2, [r6, #8]
   24560:	ldr	r3, [r9, #8]
   24564:	ldr	r4, [r2, r0, lsl #2]
   24568:	ldr	r5, [r3, r1, lsl #2]
   2456c:	cmp	r5, r4
   24570:	beq	245a0 <ftello64@plt+0x12d18>
   24574:	sublt	r7, r7, #1
   24578:	subge	r1, r1, #1
   2457c:	sublt	r0, r0, #1
   24580:	strlt	r4, [r3, r7, lsl #2]
   24584:	orr	r5, r0, r1
   24588:	cmn	r5, #1
   2458c:	ble	245b4 <ftello64@plt+0x12d2c>
   24590:	ldr	r4, [r2, r0, lsl #2]
   24594:	ldr	r5, [r3, r1, lsl #2]
   24598:	cmp	r5, r4
   2459c:	bne	24574 <ftello64@plt+0x12cec>
   245a0:	sub	r1, r1, #1
   245a4:	sub	r0, r0, #1
   245a8:	orr	r5, r0, r1
   245ac:	cmn	r5, #1
   245b0:	bgt	24590 <ftello64@plt+0x12d08>
   245b4:	cmp	r0, #0
   245b8:	bmi	245d8 <ftello64@plt+0x12d50>
   245bc:	add	r2, r0, #1
   245c0:	ldr	r0, [r9, #8]
   245c4:	ldr	r1, [r6, #8]
   245c8:	sub	r7, r7, r2
   245cc:	lsl	r2, r2, #2
   245d0:	add	r0, r0, r7, lsl #2
   245d4:	bl	1157c <memcpy@plt>
   245d8:	ldr	r0, [r9, #4]
   245dc:	ldr	r2, [r6, #4]
   245e0:	sub	r1, r0, #1
   245e4:	add	r3, r1, r2, lsl #1
   245e8:	sub	r2, r3, r7
   245ec:	adds	r2, r2, #1
   245f0:	bcs	2464c <ftello64@plt+0x12dc4>
   245f4:	add	r0, r2, r0
   245f8:	str	r0, [r9, #4]
   245fc:	ldr	r0, [r9, #8]
   24600:	ldr	r6, [r0, r1, lsl #2]
   24604:	ldr	r5, [r0, r3, lsl #2]
   24608:	cmp	r5, r6
   2460c:	ble	24628 <ftello64@plt+0x12da0>
   24610:	add	r6, r2, r1
   24614:	subs	r2, r2, #1
   24618:	sub	r3, r3, #1
   2461c:	str	r5, [r0, r6, lsl #2]
   24620:	bne	24600 <ftello64@plt+0x12d78>
   24624:	b	2464c <ftello64@plt+0x12dc4>
   24628:	add	r5, r2, r1
   2462c:	cmp	r1, #0
   24630:	str	r6, [r0, r5, lsl #2]
   24634:	sub	r6, r1, #1
   24638:	mov	r1, r6
   2463c:	bgt	24600 <ftello64@plt+0x12d78>
   24640:	add	r1, r0, r7, lsl #2
   24644:	lsl	r2, r2, #2
   24648:	bl	1157c <memcpy@plt>
   2464c:	mov	r0, r8
   24650:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24654:	ldr	r0, [r6, #4]
   24658:	str	r0, [r9, #4]
   2465c:	ldr	r0, [r9, #8]
   24660:	ldr	r2, [r6, #4]
   24664:	ldr	r1, [r6, #8]
   24668:	b	24644 <ftello64@plt+0x12dbc>
   2466c:	mov	r8, #12
   24670:	mov	r0, r8
   24674:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24678:	push	{r4, r5, r6, sl, fp, lr}
   2467c:	add	fp, sp, #16
   24680:	ldr	r2, [r0]
   24684:	mov	r5, r1
   24688:	mov	r4, r0
   2468c:	cmp	r2, #0
   24690:	beq	246c0 <ftello64@plt+0x12e38>
   24694:	ldr	r1, [r4, #4]
   24698:	cmp	r1, #0
   2469c:	bne	246fc <ftello64@plt+0x12e74>
   246a0:	ldr	r0, [r4, #8]
   246a4:	str	r5, [r0]
   246a8:	ldr	r0, [r4, #4]
   246ac:	mov	r6, #1
   246b0:	add	r0, r0, #1
   246b4:	str	r0, [r4, #4]
   246b8:	mov	r0, r6
   246bc:	pop	{r4, r5, r6, sl, fp, pc}
   246c0:	mov	r6, #1
   246c4:	mov	r0, #4
   246c8:	str	r6, [r4]
   246cc:	str	r6, [r4, #4]
   246d0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   246d4:	cmp	r0, #0
   246d8:	str	r0, [r4, #8]
   246dc:	strne	r5, [r0]
   246e0:	movne	r0, r6
   246e4:	popne	{r4, r5, r6, sl, fp, pc}
   246e8:	mov	r6, #0
   246ec:	mov	r0, r6
   246f0:	str	r6, [r4]
   246f4:	str	r6, [r4, #4]
   246f8:	pop	{r4, r5, r6, sl, fp, pc}
   246fc:	cmp	r2, r1
   24700:	bne	24738 <ftello64@plt+0x12eb0>
   24704:	lsl	r0, r2, #1
   24708:	lsl	r1, r2, #3
   2470c:	str	r0, [r4]
   24710:	ldr	r0, [r4, #8]
   24714:	bl	2f7f4 <ftello64@plt+0x1df6c>
   24718:	cmp	r0, #0
   2471c:	beq	247ec <ftello64@plt+0x12f64>
   24720:	str	r0, [r4, #8]
   24724:	ldr	r1, [r4, #4]
   24728:	ldr	r2, [r0]
   2472c:	cmp	r2, r5
   24730:	bgt	24748 <ftello64@plt+0x12ec0>
   24734:	b	247b4 <ftello64@plt+0x12f2c>
   24738:	ldr	r0, [r4, #8]
   2473c:	ldr	r2, [r0]
   24740:	cmp	r2, r5
   24744:	ble	247b4 <ftello64@plt+0x12f2c>
   24748:	cmp	r1, #1
   2474c:	blt	247e4 <ftello64@plt+0x12f5c>
   24750:	ands	r3, r1, #3
   24754:	sub	ip, r1, #1
   24758:	beq	2477c <ftello64@plt+0x12ef4>
   2475c:	add	lr, r0, r1, lsl #2
   24760:	mov	r6, lr
   24764:	ldr	r2, [r6, #-4]!
   24768:	subs	r3, r3, #1
   2476c:	sub	r1, r1, #1
   24770:	str	r2, [lr]
   24774:	mov	lr, r6
   24778:	bne	24764 <ftello64@plt+0x12edc>
   2477c:	cmp	ip, #3
   24780:	bcc	247ac <ftello64@plt+0x12f24>
   24784:	add	r2, r0, r1, lsl #2
   24788:	sub	r2, r2, #8
   2478c:	sub	lr, r2, #8
   24790:	sub	r1, r1, #4
   24794:	sub	sl, r2, #4
   24798:	sub	r2, r2, #16
   2479c:	ldm	lr, {r3, r6, ip, lr}
   247a0:	cmp	r1, #0
   247a4:	stm	sl, {r3, r6, ip, lr}
   247a8:	bgt	2478c <ftello64@plt+0x12f04>
   247ac:	mov	r1, #0
   247b0:	b	247e4 <ftello64@plt+0x12f5c>
   247b4:	add	r2, r0, r1, lsl #2
   247b8:	ldr	r3, [r2, #-4]
   247bc:	cmp	r3, r5
   247c0:	ble	247e4 <ftello64@plt+0x12f5c>
   247c4:	sub	r1, r1, #2
   247c8:	str	r3, [r2]
   247cc:	sub	r1, r1, #1
   247d0:	ldr	r3, [r2, #-8]
   247d4:	sub	r2, r2, #4
   247d8:	cmp	r3, r5
   247dc:	bgt	247c8 <ftello64@plt+0x12f40>
   247e0:	add	r1, r1, #2
   247e4:	str	r5, [r0, r1, lsl #2]
   247e8:	b	246a8 <ftello64@plt+0x12e20>
   247ec:	mov	r6, #0
   247f0:	mov	r0, r6
   247f4:	pop	{r4, r5, r6, sl, fp, pc}
   247f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   247fc:	add	fp, sp, #28
   24800:	sub	sp, sp, #28
   24804:	ldr	sl, [r2, #4]
   24808:	cmp	sl, #0
   2480c:	beq	24a30 <ftello64@plt+0x131a8>
   24810:	mov	r9, r3
   24814:	add	r7, sl, r3
   24818:	cmp	sl, #1
   2481c:	str	r1, [sp, #16]
   24820:	str	r2, [sp, #20]
   24824:	str	r0, [sp]
   24828:	blt	24910 <ftello64@plt+0x13088>
   2482c:	ldr	ip, [r2, #8]
   24830:	mov	r8, #0
   24834:	cmp	sl, #4
   24838:	bcc	248f8 <ftello64@plt+0x13070>
   2483c:	mov	r3, #0
   24840:	bic	r8, sl, #3
   24844:	mov	r1, #1
   24848:	vdup.32	q8, r3
   2484c:	sub	r4, r8, #4
   24850:	add	r1, r1, r4, lsr #2
   24854:	cmp	r4, #12
   24858:	and	lr, r1, #3
   2485c:	vmov.32	d16[0], r7
   24860:	bcc	248b4 <ftello64@plt+0x1302c>
   24864:	sub	r6, r1, lr
   24868:	mov	r3, #0
   2486c:	mov	r4, #64	; 0x40
   24870:	mov	r7, ip
   24874:	mov	r1, ip
   24878:	vld1.32	{d18-d19}, [r1], r4
   2487c:	add	r5, r7, #16
   24880:	add	r2, r7, #32
   24884:	subs	r6, r6, #4
   24888:	add	r3, r3, #16
   2488c:	vld1.32	{d20-d21}, [r5]
   24890:	vadd.i32	q8, q9, q8
   24894:	vld1.32	{d18-d19}, [r2]
   24898:	add	r2, r7, #48	; 0x30
   2489c:	mov	r7, r1
   248a0:	vadd.i32	q8, q10, q8
   248a4:	vld1.32	{d20-d21}, [r2]
   248a8:	vadd.i32	q8, q9, q8
   248ac:	vadd.i32	q8, q10, q8
   248b0:	bne	24878 <ftello64@plt+0x12ff0>
   248b4:	cmp	lr, #0
   248b8:	beq	248d4 <ftello64@plt+0x1304c>
   248bc:	add	r1, ip, r3, lsl #2
   248c0:	rsb	r3, lr, #0
   248c4:	vld1.32	{d18-d19}, [r1]!
   248c8:	adds	r3, r3, #1
   248cc:	vadd.i32	q8, q9, q8
   248d0:	bcc	248c4 <ftello64@plt+0x1303c>
   248d4:	vext.8	q9, q8, q8, #8
   248d8:	ldr	r1, [sp, #16]
   248dc:	ldr	r2, [sp, #20]
   248e0:	cmp	sl, r8
   248e4:	vadd.i32	q8, q8, q9
   248e8:	vdup.32	q9, d16[1]
   248ec:	vadd.i32	q8, q8, q9
   248f0:	vmov.32	r7, d16[0]
   248f4:	beq	24910 <ftello64@plt+0x13088>
   248f8:	add	r0, ip, r8, lsl #2
   248fc:	sub	r6, sl, r8
   24900:	ldr	r3, [r0], #4
   24904:	subs	r6, r6, #1
   24908:	add	r7, r3, r7
   2490c:	bne	24900 <ftello64@plt+0x13078>
   24910:	ldr	r0, [r1, #32]
   24914:	ldr	r1, [r1, #68]	; 0x44
   24918:	and	r1, r1, r7
   2491c:	add	r3, r1, r1, lsl #1
   24920:	ldr	r1, [r0, r3, lsl #2]
   24924:	cmp	r1, #1
   24928:	blt	249c8 <ftello64@plt+0x13140>
   2492c:	cmp	r2, #0
   24930:	beq	249c8 <ftello64@plt+0x13140>
   24934:	add	r0, r0, r3, lsl #2
   24938:	sub	ip, sl, #1
   2493c:	mov	r6, #0
   24940:	ldr	lr, [r0, #8]
   24944:	ldr	r8, [lr, r6, lsl #2]
   24948:	ldr	r3, [r8]
   2494c:	cmp	r3, r7
   24950:	beq	24970 <ftello64@plt+0x130e8>
   24954:	add	r6, r6, #1
   24958:	cmp	r6, r1
   2495c:	bge	249c8 <ftello64@plt+0x13140>
   24960:	ldr	r8, [lr, r6, lsl #2]
   24964:	ldr	r3, [r8]
   24968:	cmp	r3, r7
   2496c:	bne	24954 <ftello64@plt+0x130cc>
   24970:	ldrb	r3, [r8, #52]	; 0x34
   24974:	and	r3, r3, #15
   24978:	cmp	r3, r9
   2497c:	bne	24954 <ftello64@plt+0x130cc>
   24980:	ldr	r4, [r8, #40]	; 0x28
   24984:	cmp	r4, #0
   24988:	beq	24954 <ftello64@plt+0x130cc>
   2498c:	ldr	r3, [r4, #4]
   24990:	cmp	r3, sl
   24994:	bne	24954 <ftello64@plt+0x130cc>
   24998:	mov	r3, ip
   2499c:	add	r5, r3, #1
   249a0:	cmp	r5, #1
   249a4:	blt	25204 <ftello64@plt+0x1397c>
   249a8:	ldr	r5, [r2, #8]
   249ac:	ldr	r0, [r4, #8]
   249b0:	ldr	r5, [r5, r3, lsl #2]
   249b4:	ldr	r0, [r0, r3, lsl #2]
   249b8:	sub	r3, r3, #1
   249bc:	cmp	r0, r5
   249c0:	beq	2499c <ftello64@plt+0x13114>
   249c4:	b	24954 <ftello64@plt+0x130cc>
   249c8:	mov	r0, #56	; 0x38
   249cc:	mov	r1, #1
   249d0:	bl	2f770 <ftello64@plt+0x1dee8>
   249d4:	cmp	r0, #0
   249d8:	beq	25224 <ftello64@plt+0x1399c>
   249dc:	ldr	ip, [sp, #20]
   249e0:	mov	r8, r0
   249e4:	add	r6, r0, #4
   249e8:	ldr	r3, [ip, #4]
   249ec:	cmp	r3, #1
   249f0:	str	r3, [r0, #8]
   249f4:	blt	24a44 <ftello64@plt+0x131bc>
   249f8:	lsl	r0, r3, #2
   249fc:	str	r3, [r8, #4]
   24a00:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24a04:	cmp	r0, #0
   24a08:	str	r0, [r8, #12]
   24a0c:	beq	25240 <ftello64@plt+0x139b8>
   24a10:	ldr	r4, [sp, #20]
   24a14:	ldr	r5, [r4, #4]
   24a18:	ldr	r1, [r4, #8]
   24a1c:	lsl	r2, r5, #2
   24a20:	bl	1157c <memcpy@plt>
   24a24:	mov	r3, r5
   24a28:	mov	ip, r4
   24a2c:	b	24a54 <ftello64@plt+0x131cc>
   24a30:	mov	r8, #0
   24a34:	str	r8, [r0]
   24a38:	mov	r0, r8
   24a3c:	sub	sp, fp, #28
   24a40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24a44:	mov	r0, #0
   24a48:	str	r0, [r6]
   24a4c:	str	r0, [r6, #4]
   24a50:	str	r0, [r6, #8]
   24a54:	mov	sl, r8
   24a58:	and	r1, r9, #15
   24a5c:	cmp	r3, #1
   24a60:	str	r6, [sp, #24]
   24a64:	ldrb	r0, [sl, #52]!	; 0x34
   24a68:	str	r6, [sl, #-12]
   24a6c:	and	r0, r0, #240	; 0xf0
   24a70:	orr	r0, r0, r1
   24a74:	strb	r0, [sl]
   24a78:	ldr	r0, [sp, #16]
   24a7c:	blt	251f0 <ftello64@plt+0x13968>
   24a80:	and	r1, r9, #4
   24a84:	tst	r9, #1
   24a88:	str	sl, [sp, #8]
   24a8c:	str	r1, [sp, #12]
   24a90:	and	r1, r9, #2
   24a94:	bne	24c74 <ftello64@plt+0x133ec>
   24a98:	movw	r9, #65280	; 0xff00
   24a9c:	mov	r6, #0
   24aa0:	mov	lr, #0
   24aa4:	cmp	r1, #0
   24aa8:	movt	r9, #3
   24aac:	add	r5, r9, #255	; 0xff
   24ab0:	bne	24e50 <ftello64@plt+0x135c8>
   24ab4:	str	r5, [sp, #4]
   24ab8:	b	24ad0 <ftello64@plt+0x13248>
   24abc:	mov	r3, r5
   24ac0:	ldr	r5, [sp, #4]
   24ac4:	add	r6, r6, #1
   24ac8:	cmp	r6, r3
   24acc:	bge	251f0 <ftello64@plt+0x13968>
   24ad0:	ldr	r1, [ip, #8]
   24ad4:	ldr	r2, [r0]
   24ad8:	ldr	r1, [r1, r6, lsl #2]
   24adc:	add	r1, r2, r1, lsl #3
   24ae0:	ldr	r4, [r1, #4]
   24ae4:	and	r1, r4, r5
   24ae8:	cmp	r1, #1
   24aec:	beq	24ac4 <ftello64@plt+0x1323c>
   24af0:	mov	r5, r3
   24af4:	ldrb	r3, [sl]
   24af8:	mov	r2, #32
   24afc:	and	r1, r4, r9
   24b00:	and	r2, r2, r4, lsr #15
   24b04:	orr	r2, r3, r2
   24b08:	uxtb	r3, r4
   24b0c:	strb	r2, [sl]
   24b10:	cmp	r3, #4
   24b14:	beq	24b28 <ftello64@plt+0x132a0>
   24b18:	cmp	r3, #2
   24b1c:	bne	24b34 <ftello64@plt+0x132ac>
   24b20:	mov	r3, #16
   24b24:	b	24b2c <ftello64@plt+0x132a4>
   24b28:	mov	r3, #64	; 0x40
   24b2c:	orr	r2, r2, r3
   24b30:	strb	r2, [sl]
   24b34:	cmp	r1, #0
   24b38:	beq	24abc <ftello64@plt+0x13234>
   24b3c:	ldr	r1, [r8, #40]	; 0x28
   24b40:	ldr	r2, [sp, #24]
   24b44:	mov	r3, r5
   24b48:	cmp	r1, r2
   24b4c:	beq	24b74 <ftello64@plt+0x132ec>
   24b50:	ldr	r5, [sp, #4]
   24b54:	tst	r4, #4352	; 0x1100
   24b58:	bne	24c18 <ftello64@plt+0x13390>
   24b5c:	ldr	r1, [sp, #12]
   24b60:	cmp	r1, #0
   24b64:	bne	24ac4 <ftello64@plt+0x1323c>
   24b68:	ands	r1, r4, #16384	; 0x4000
   24b6c:	bne	24c18 <ftello64@plt+0x13390>
   24b70:	b	24ac4 <ftello64@plt+0x1323c>
   24b74:	mov	r0, #12
   24b78:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24b7c:	cmp	r0, #0
   24b80:	beq	2521c <ftello64@plt+0x13994>
   24b84:	ldr	ip, [sp, #20]
   24b88:	str	r0, [r8, #40]	; 0x28
   24b8c:	mov	sl, r0
   24b90:	mov	r5, r0
   24b94:	ldr	r3, [ip, #4]
   24b98:	str	r3, [sl, #4]!
   24b9c:	cmp	r3, #0
   24ba0:	ble	24be4 <ftello64@plt+0x1335c>
   24ba4:	lsl	r0, r3, #2
   24ba8:	str	r3, [r5]
   24bac:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24bb0:	cmp	r0, #0
   24bb4:	str	r0, [r5, #8]
   24bb8:	beq	25210 <ftello64@plt+0x13988>
   24bbc:	ldr	r5, [sp, #20]
   24bc0:	ldr	r9, [r5, #4]
   24bc4:	ldr	r1, [r5, #8]
   24bc8:	lsl	r2, r9, #2
   24bcc:	bl	1157c <memcpy@plt>
   24bd0:	mov	r3, r9
   24bd4:	movw	r9, #65280	; 0xff00
   24bd8:	mov	ip, r5
   24bdc:	movt	r9, #3
   24be0:	b	24bf4 <ftello64@plt+0x1336c>
   24be4:	mov	r0, #0
   24be8:	str	r0, [r5]
   24bec:	str	r0, [r5, #4]
   24bf0:	str	r0, [r5, #8]
   24bf4:	ldr	sl, [sp, #8]
   24bf8:	mov	lr, #0
   24bfc:	ldrb	r0, [sl]
   24c00:	orr	r0, r0, #128	; 0x80
   24c04:	strb	r0, [sl]
   24c08:	ldr	r0, [sp, #16]
   24c0c:	ldr	r5, [sp, #4]
   24c10:	tst	r4, #4352	; 0x1100
   24c14:	beq	24b5c <ftello64@plt+0x132d4>
   24c18:	subs	r1, r6, lr
   24c1c:	bmi	24c38 <ftello64@plt+0x133b0>
   24c20:	ldr	r2, [r8, #8]
   24c24:	cmp	r2, r1
   24c28:	subgt	r2, r2, #1
   24c2c:	strgt	r2, [r8, #8]
   24c30:	cmpgt	r2, r1
   24c34:	bgt	24c4c <ftello64@plt+0x133c4>
   24c38:	add	lr, lr, #1
   24c3c:	add	r6, r6, #1
   24c40:	cmp	r6, r3
   24c44:	blt	24ad0 <ftello64@plt+0x13248>
   24c48:	b	251f0 <ftello64@plt+0x13968>
   24c4c:	ldr	r2, [r8, #12]
   24c50:	add	r3, r2, r1, lsl #2
   24c54:	ldr	r3, [r3, #4]
   24c58:	str	r3, [r2, r1, lsl #2]
   24c5c:	add	r1, r1, #1
   24c60:	ldr	r3, [r8, #8]
   24c64:	cmp	r1, r3
   24c68:	blt	24c50 <ftello64@plt+0x133c8>
   24c6c:	ldr	r3, [ip, #4]
   24c70:	b	24c38 <ftello64@plt+0x133b0>
   24c74:	cmp	r1, #0
   24c78:	bne	25010 <ftello64@plt+0x13788>
   24c7c:	movw	r9, #65280	; 0xff00
   24c80:	mov	r6, #0
   24c84:	mov	lr, #0
   24c88:	movt	r9, #3
   24c8c:	add	r5, r9, #255	; 0xff
   24c90:	str	r5, [sp, #4]
   24c94:	b	24cac <ftello64@plt+0x13424>
   24c98:	mov	r3, r5
   24c9c:	ldr	r5, [sp, #4]
   24ca0:	add	r6, r6, #1
   24ca4:	cmp	r6, r3
   24ca8:	bge	251f0 <ftello64@plt+0x13968>
   24cac:	ldr	r1, [ip, #8]
   24cb0:	ldr	r2, [r0]
   24cb4:	ldr	r1, [r1, r6, lsl #2]
   24cb8:	add	r1, r2, r1, lsl #3
   24cbc:	ldr	r4, [r1, #4]
   24cc0:	and	r1, r4, r5
   24cc4:	cmp	r1, #1
   24cc8:	beq	24ca0 <ftello64@plt+0x13418>
   24ccc:	mov	r5, r3
   24cd0:	ldrb	r3, [sl]
   24cd4:	mov	r2, #32
   24cd8:	and	r1, r4, r9
   24cdc:	and	r2, r2, r4, lsr #15
   24ce0:	orr	r2, r3, r2
   24ce4:	uxtb	r3, r4
   24ce8:	strb	r2, [sl]
   24cec:	cmp	r3, #4
   24cf0:	beq	24d04 <ftello64@plt+0x1347c>
   24cf4:	cmp	r3, #2
   24cf8:	bne	24d10 <ftello64@plt+0x13488>
   24cfc:	mov	r3, #16
   24d00:	b	24d08 <ftello64@plt+0x13480>
   24d04:	mov	r3, #64	; 0x40
   24d08:	orr	r2, r2, r3
   24d0c:	strb	r2, [sl]
   24d10:	cmp	r1, #0
   24d14:	beq	24c98 <ftello64@plt+0x13410>
   24d18:	ldr	r1, [r8, #40]	; 0x28
   24d1c:	ldr	r2, [sp, #24]
   24d20:	mov	r3, r5
   24d24:	cmp	r1, r2
   24d28:	beq	24d50 <ftello64@plt+0x134c8>
   24d2c:	ldr	r5, [sp, #4]
   24d30:	tst	r4, #4608	; 0x1200
   24d34:	bne	24df4 <ftello64@plt+0x1356c>
   24d38:	ldr	r1, [sp, #12]
   24d3c:	cmp	r1, #0
   24d40:	bne	24ca0 <ftello64@plt+0x13418>
   24d44:	ands	r1, r4, #16384	; 0x4000
   24d48:	bne	24df4 <ftello64@plt+0x1356c>
   24d4c:	b	24ca0 <ftello64@plt+0x13418>
   24d50:	mov	r0, #12
   24d54:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24d58:	cmp	r0, #0
   24d5c:	beq	2521c <ftello64@plt+0x13994>
   24d60:	ldr	ip, [sp, #20]
   24d64:	str	r0, [r8, #40]	; 0x28
   24d68:	mov	sl, r0
   24d6c:	mov	r5, r0
   24d70:	ldr	r3, [ip, #4]
   24d74:	str	r3, [sl, #4]!
   24d78:	cmp	r3, #0
   24d7c:	ble	24dc0 <ftello64@plt+0x13538>
   24d80:	lsl	r0, r3, #2
   24d84:	str	r3, [r5]
   24d88:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24d8c:	cmp	r0, #0
   24d90:	str	r0, [r5, #8]
   24d94:	beq	25210 <ftello64@plt+0x13988>
   24d98:	ldr	r5, [sp, #20]
   24d9c:	ldr	r9, [r5, #4]
   24da0:	ldr	r1, [r5, #8]
   24da4:	lsl	r2, r9, #2
   24da8:	bl	1157c <memcpy@plt>
   24dac:	mov	r3, r9
   24db0:	movw	r9, #65280	; 0xff00
   24db4:	mov	ip, r5
   24db8:	movt	r9, #3
   24dbc:	b	24dd0 <ftello64@plt+0x13548>
   24dc0:	mov	r0, #0
   24dc4:	str	r0, [r5]
   24dc8:	str	r0, [r5, #4]
   24dcc:	str	r0, [r5, #8]
   24dd0:	ldr	sl, [sp, #8]
   24dd4:	mov	lr, #0
   24dd8:	ldrb	r0, [sl]
   24ddc:	orr	r0, r0, #128	; 0x80
   24de0:	strb	r0, [sl]
   24de4:	ldr	r0, [sp, #16]
   24de8:	ldr	r5, [sp, #4]
   24dec:	tst	r4, #4608	; 0x1200
   24df0:	beq	24d38 <ftello64@plt+0x134b0>
   24df4:	subs	r1, r6, lr
   24df8:	bmi	24e14 <ftello64@plt+0x1358c>
   24dfc:	ldr	r2, [r8, #8]
   24e00:	cmp	r2, r1
   24e04:	subgt	r2, r2, #1
   24e08:	strgt	r2, [r8, #8]
   24e0c:	cmpgt	r2, r1
   24e10:	bgt	24e28 <ftello64@plt+0x135a0>
   24e14:	add	lr, lr, #1
   24e18:	add	r6, r6, #1
   24e1c:	cmp	r6, r3
   24e20:	blt	24cac <ftello64@plt+0x13424>
   24e24:	b	251f0 <ftello64@plt+0x13968>
   24e28:	ldr	r2, [r8, #12]
   24e2c:	add	r3, r2, r1, lsl #2
   24e30:	ldr	r3, [r3, #4]
   24e34:	str	r3, [r2, r1, lsl #2]
   24e38:	add	r1, r1, #1
   24e3c:	ldr	r3, [r8, #8]
   24e40:	cmp	r1, r3
   24e44:	blt	24e2c <ftello64@plt+0x135a4>
   24e48:	ldr	r3, [ip, #4]
   24e4c:	b	24e14 <ftello64@plt+0x1358c>
   24e50:	str	r5, [sp, #4]
   24e54:	b	24e6c <ftello64@plt+0x135e4>
   24e58:	mov	r3, r5
   24e5c:	ldr	r5, [sp, #4]
   24e60:	add	r6, r6, #1
   24e64:	cmp	r6, r3
   24e68:	bge	251f0 <ftello64@plt+0x13968>
   24e6c:	ldr	r1, [ip, #8]
   24e70:	ldr	r2, [r0]
   24e74:	ldr	r1, [r1, r6, lsl #2]
   24e78:	add	r1, r2, r1, lsl #3
   24e7c:	ldr	r4, [r1, #4]
   24e80:	and	r1, r4, r5
   24e84:	cmp	r1, #1
   24e88:	beq	24e60 <ftello64@plt+0x135d8>
   24e8c:	mov	r5, r3
   24e90:	ldrb	r3, [sl]
   24e94:	mov	r2, #32
   24e98:	and	r1, r4, r9
   24e9c:	and	r2, r2, r4, lsr #15
   24ea0:	orr	r2, r3, r2
   24ea4:	uxtb	r3, r4
   24ea8:	strb	r2, [sl]
   24eac:	cmp	r3, #4
   24eb0:	beq	24ec4 <ftello64@plt+0x1363c>
   24eb4:	cmp	r3, #2
   24eb8:	bne	24ed0 <ftello64@plt+0x13648>
   24ebc:	mov	r3, #16
   24ec0:	b	24ec8 <ftello64@plt+0x13640>
   24ec4:	mov	r3, #64	; 0x40
   24ec8:	orr	r2, r2, r3
   24ecc:	strb	r2, [sl]
   24ed0:	cmp	r1, #0
   24ed4:	beq	24e58 <ftello64@plt+0x135d0>
   24ed8:	ldr	r1, [r8, #40]	; 0x28
   24edc:	ldr	r2, [sp, #24]
   24ee0:	mov	r3, r5
   24ee4:	cmp	r1, r2
   24ee8:	beq	24f10 <ftello64@plt+0x13688>
   24eec:	ldr	r5, [sp, #4]
   24ef0:	tst	r4, #256	; 0x100
   24ef4:	bne	24fb4 <ftello64@plt+0x1372c>
   24ef8:	ldr	r1, [sp, #12]
   24efc:	cmp	r1, #0
   24f00:	bne	24e60 <ftello64@plt+0x135d8>
   24f04:	ands	r1, r4, #16384	; 0x4000
   24f08:	bne	24fb4 <ftello64@plt+0x1372c>
   24f0c:	b	24e60 <ftello64@plt+0x135d8>
   24f10:	mov	r0, #12
   24f14:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24f18:	cmp	r0, #0
   24f1c:	beq	2521c <ftello64@plt+0x13994>
   24f20:	ldr	ip, [sp, #20]
   24f24:	str	r0, [r8, #40]	; 0x28
   24f28:	mov	sl, r0
   24f2c:	mov	r5, r0
   24f30:	ldr	r3, [ip, #4]
   24f34:	str	r3, [sl, #4]!
   24f38:	cmp	r3, #0
   24f3c:	ble	24f80 <ftello64@plt+0x136f8>
   24f40:	lsl	r0, r3, #2
   24f44:	str	r3, [r5]
   24f48:	bl	2f7c4 <ftello64@plt+0x1df3c>
   24f4c:	cmp	r0, #0
   24f50:	str	r0, [r5, #8]
   24f54:	beq	25210 <ftello64@plt+0x13988>
   24f58:	ldr	r5, [sp, #20]
   24f5c:	ldr	r9, [r5, #4]
   24f60:	ldr	r1, [r5, #8]
   24f64:	lsl	r2, r9, #2
   24f68:	bl	1157c <memcpy@plt>
   24f6c:	mov	r3, r9
   24f70:	movw	r9, #65280	; 0xff00
   24f74:	mov	ip, r5
   24f78:	movt	r9, #3
   24f7c:	b	24f90 <ftello64@plt+0x13708>
   24f80:	mov	r0, #0
   24f84:	str	r0, [r5]
   24f88:	str	r0, [r5, #4]
   24f8c:	str	r0, [r5, #8]
   24f90:	ldr	sl, [sp, #8]
   24f94:	mov	lr, #0
   24f98:	ldrb	r0, [sl]
   24f9c:	orr	r0, r0, #128	; 0x80
   24fa0:	strb	r0, [sl]
   24fa4:	ldr	r0, [sp, #16]
   24fa8:	ldr	r5, [sp, #4]
   24fac:	tst	r4, #256	; 0x100
   24fb0:	beq	24ef8 <ftello64@plt+0x13670>
   24fb4:	subs	r1, r6, lr
   24fb8:	bmi	24fd4 <ftello64@plt+0x1374c>
   24fbc:	ldr	r2, [r8, #8]
   24fc0:	cmp	r2, r1
   24fc4:	subgt	r2, r2, #1
   24fc8:	strgt	r2, [r8, #8]
   24fcc:	cmpgt	r2, r1
   24fd0:	bgt	24fe8 <ftello64@plt+0x13760>
   24fd4:	add	lr, lr, #1
   24fd8:	add	r6, r6, #1
   24fdc:	cmp	r6, r3
   24fe0:	blt	24e6c <ftello64@plt+0x135e4>
   24fe4:	b	251f0 <ftello64@plt+0x13968>
   24fe8:	ldr	r2, [r8, #12]
   24fec:	add	r3, r2, r1, lsl #2
   24ff0:	ldr	r3, [r3, #4]
   24ff4:	str	r3, [r2, r1, lsl #2]
   24ff8:	add	r1, r1, #1
   24ffc:	ldr	r3, [r8, #8]
   25000:	cmp	r1, r3
   25004:	blt	24fec <ftello64@plt+0x13764>
   25008:	ldr	r3, [ip, #4]
   2500c:	b	24fd4 <ftello64@plt+0x1374c>
   25010:	movw	lr, #65280	; 0xff00
   25014:	mov	r9, #0
   25018:	mov	r4, #0
   2501c:	movt	lr, #3
   25020:	add	r5, lr, #255	; 0xff
   25024:	str	r5, [sp, #4]
   25028:	b	25040 <ftello64@plt+0x137b8>
   2502c:	mov	r3, r5
   25030:	ldr	r5, [sp, #4]
   25034:	add	r9, r9, #1
   25038:	cmp	r9, r3
   2503c:	bge	251f0 <ftello64@plt+0x13968>
   25040:	ldr	r1, [ip, #8]
   25044:	ldr	r2, [r0]
   25048:	ldr	r1, [r1, r9, lsl #2]
   2504c:	add	r1, r2, r1, lsl #3
   25050:	ldr	r6, [r1, #4]
   25054:	and	r1, r6, r5
   25058:	cmp	r1, #1
   2505c:	beq	25034 <ftello64@plt+0x137ac>
   25060:	mov	r5, r3
   25064:	ldrb	r3, [sl]
   25068:	mov	r2, #32
   2506c:	and	r1, r6, lr
   25070:	and	r2, r2, r6, lsr #15
   25074:	orr	r2, r3, r2
   25078:	uxtb	r3, r6
   2507c:	strb	r2, [sl]
   25080:	cmp	r3, #2
   25084:	beq	25098 <ftello64@plt+0x13810>
   25088:	cmp	r3, #4
   2508c:	bne	250a4 <ftello64@plt+0x1381c>
   25090:	mov	r3, #64	; 0x40
   25094:	b	2509c <ftello64@plt+0x13814>
   25098:	mov	r3, #16
   2509c:	orr	r2, r2, r3
   250a0:	strb	r2, [sl]
   250a4:	cmp	r1, #0
   250a8:	beq	2502c <ftello64@plt+0x137a4>
   250ac:	ldr	r1, [r8, #40]	; 0x28
   250b0:	ldr	r2, [sp, #24]
   250b4:	mov	r3, r5
   250b8:	cmp	r1, r2
   250bc:	beq	250e4 <ftello64@plt+0x1385c>
   250c0:	ldr	r5, [sp, #4]
   250c4:	tst	r6, #512	; 0x200
   250c8:	bne	25188 <ftello64@plt+0x13900>
   250cc:	ldr	r1, [sp, #12]
   250d0:	cmp	r1, #0
   250d4:	bne	25034 <ftello64@plt+0x137ac>
   250d8:	ands	r1, r6, #16384	; 0x4000
   250dc:	bne	25188 <ftello64@plt+0x13900>
   250e0:	b	25034 <ftello64@plt+0x137ac>
   250e4:	mov	r0, #12
   250e8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   250ec:	cmp	r0, #0
   250f0:	beq	2521c <ftello64@plt+0x13994>
   250f4:	ldr	ip, [sp, #20]
   250f8:	str	r0, [r8, #40]	; 0x28
   250fc:	mov	sl, r0
   25100:	mov	r5, r0
   25104:	ldr	r3, [ip, #4]
   25108:	str	r3, [sl, #4]!
   2510c:	cmp	r3, #1
   25110:	blt	2514c <ftello64@plt+0x138c4>
   25114:	lsl	r0, r3, #2
   25118:	str	r3, [r5]
   2511c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   25120:	cmp	r0, #0
   25124:	str	r0, [r5, #8]
   25128:	beq	25210 <ftello64@plt+0x13988>
   2512c:	ldr	r4, [sp, #20]
   25130:	ldr	r5, [r4, #4]
   25134:	ldr	r1, [r4, #8]
   25138:	lsl	r2, r5, #2
   2513c:	bl	1157c <memcpy@plt>
   25140:	mov	r3, r5
   25144:	mov	ip, r4
   25148:	b	2515c <ftello64@plt+0x138d4>
   2514c:	mov	r0, #0
   25150:	str	r0, [r5]
   25154:	str	r0, [r5, #4]
   25158:	str	r0, [r5, #8]
   2515c:	ldr	sl, [sp, #8]
   25160:	movw	lr, #65280	; 0xff00
   25164:	mov	r4, #0
   25168:	movt	lr, #3
   2516c:	ldrb	r0, [sl]
   25170:	orr	r0, r0, #128	; 0x80
   25174:	strb	r0, [sl]
   25178:	ldr	r0, [sp, #16]
   2517c:	ldr	r5, [sp, #4]
   25180:	tst	r6, #512	; 0x200
   25184:	beq	250cc <ftello64@plt+0x13844>
   25188:	subs	r1, r9, r4
   2518c:	bmi	251a8 <ftello64@plt+0x13920>
   25190:	ldr	r2, [r8, #8]
   25194:	cmp	r2, r1
   25198:	subgt	r2, r2, #1
   2519c:	strgt	r2, [r8, #8]
   251a0:	cmpgt	r2, r1
   251a4:	bgt	251bc <ftello64@plt+0x13934>
   251a8:	add	r4, r4, #1
   251ac:	add	r9, r9, #1
   251b0:	cmp	r9, r3
   251b4:	blt	25040 <ftello64@plt+0x137b8>
   251b8:	b	251f0 <ftello64@plt+0x13968>
   251bc:	ldr	r2, [r8, #12]
   251c0:	add	r3, r2, r1, lsl #2
   251c4:	ldr	r3, [r3, #4]
   251c8:	str	r3, [r2, r1, lsl #2]
   251cc:	add	r1, r1, #1
   251d0:	ldr	r3, [r8, #8]
   251d4:	cmp	r1, r3
   251d8:	blt	251c0 <ftello64@plt+0x13938>
   251dc:	ldr	r3, [ip, #4]
   251e0:	add	r4, r4, #1
   251e4:	add	r9, r9, #1
   251e8:	cmp	r9, r3
   251ec:	blt	25040 <ftello64@plt+0x137b8>
   251f0:	mov	r1, r8
   251f4:	mov	r2, r7
   251f8:	bl	25258 <ftello64@plt+0x139d0>
   251fc:	cmp	r0, #0
   25200:	bne	2521c <ftello64@plt+0x13994>
   25204:	mov	r0, r8
   25208:	sub	sp, fp, #28
   2520c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25210:	mov	r0, #0
   25214:	str	r0, [sl]
   25218:	str	r0, [r5]
   2521c:	mov	r0, r8
   25220:	bl	1e250 <ftello64@plt+0xc9c8>
   25224:	ldr	r1, [sp]
   25228:	mov	r0, #12
   2522c:	mov	r8, #0
   25230:	str	r0, [r1]
   25234:	mov	r0, r8
   25238:	sub	sp, fp, #28
   2523c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25240:	mov	r0, #0
   25244:	str	r0, [r8, #4]
   25248:	str	r0, [r8, #8]
   2524c:	mov	r0, r8
   25250:	bl	15b80 <ftello64@plt+0x42f8>
   25254:	b	25224 <ftello64@plt+0x1399c>
   25258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2525c:	add	fp, sp, #28
   25260:	sub	sp, sp, #4
   25264:	str	r2, [r1]
   25268:	mov	r4, r1
   2526c:	mov	r7, r0
   25270:	mov	r0, #0
   25274:	mov	r9, r2
   25278:	ldr	r1, [r1, #8]
   2527c:	str	r1, [r4, #16]
   25280:	str	r0, [r4, #20]
   25284:	lsl	r0, r1, #2
   25288:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2528c:	mov	r8, #12
   25290:	cmp	r0, #0
   25294:	str	r0, [r4, #24]
   25298:	beq	25360 <ftello64@plt+0x13ad8>
   2529c:	ldr	r1, [r4, #8]
   252a0:	cmp	r1, #1
   252a4:	blt	25320 <ftello64@plt+0x13a98>
   252a8:	mov	r5, #0
   252ac:	mov	sl, #2
   252b0:	b	252d0 <ftello64@plt+0x13a48>
   252b4:	add	r2, r1, #1
   252b8:	str	r2, [r4, #20]
   252bc:	str	r6, [r0, r1, lsl #2]
   252c0:	ldr	r1, [r4, #8]
   252c4:	add	r5, r5, #1
   252c8:	cmp	r5, r1
   252cc:	bge	25320 <ftello64@plt+0x13a98>
   252d0:	ldr	r2, [r4, #12]
   252d4:	ldr	r6, [r2, r5, lsl #2]
   252d8:	ldr	r2, [r7]
   252dc:	add	r2, r2, r6, lsl #3
   252e0:	ldrb	r2, [r2, #4]
   252e4:	tst	r2, #8
   252e8:	bne	252c4 <ftello64@plt+0x13a3c>
   252ec:	ldr	r2, [r4, #16]
   252f0:	ldr	r1, [r4, #20]
   252f4:	cmp	r2, r1
   252f8:	bne	252b4 <ftello64@plt+0x13a2c>
   252fc:	add	r1, sl, r2, lsl #1
   25300:	str	r1, [r4, #16]
   25304:	lsl	r1, r1, #2
   25308:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2530c:	cmp	r0, #0
   25310:	beq	25360 <ftello64@plt+0x13ad8>
   25314:	str	r0, [r4, #24]
   25318:	ldr	r1, [r4, #20]
   2531c:	b	252b4 <ftello64@plt+0x13a2c>
   25320:	ldr	r1, [r7, #68]	; 0x44
   25324:	ldr	r0, [r7, #32]
   25328:	and	r1, r1, r9
   2532c:	mov	r5, r0
   25330:	add	r2, r1, r1, lsl #1
   25334:	ldr	r1, [r5, r2, lsl #2]!
   25338:	mov	r6, r5
   2533c:	ldr	r3, [r6, #4]!
   25340:	cmp	r3, r1
   25344:	ble	2536c <ftello64@plt+0x13ae4>
   25348:	add	r0, r0, r2, lsl #2
   2534c:	ldr	r0, [r0, #8]
   25350:	add	r2, r1, #1
   25354:	mov	r8, #0
   25358:	str	r2, [r5]
   2535c:	str	r4, [r0, r1, lsl #2]
   25360:	mov	r0, r8
   25364:	sub	sp, fp, #28
   25368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2536c:	add	r7, r0, r2, lsl #2
   25370:	mov	r2, #2
   25374:	add	r9, r2, r1, lsl #1
   25378:	ldr	r0, [r7, #8]!
   2537c:	lsl	r1, r9, #2
   25380:	bl	2f7f4 <ftello64@plt+0x1df6c>
   25384:	cmp	r0, #0
   25388:	beq	25360 <ftello64@plt+0x13ad8>
   2538c:	str	r0, [r7]
   25390:	str	r9, [r6]
   25394:	ldr	r1, [r5]
   25398:	b	25350 <ftello64@plt+0x13ac8>
   2539c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   253a0:	add	fp, sp, #28
   253a4:	sub	sp, sp, #36	; 0x24
   253a8:	mov	r4, r0
   253ac:	ldr	r0, [r0, #24]
   253b0:	mov	r6, r2
   253b4:	mov	r9, r1
   253b8:	cmp	r0, r1
   253bc:	ble	255d4 <ftello64@plt+0x13d4c>
   253c0:	ldr	r0, [r4, #80]	; 0x50
   253c4:	mov	r1, #4
   253c8:	cmp	r0, #2
   253cc:	movge	r0, #0
   253d0:	strge	r0, [r4, #16]
   253d4:	strge	r0, [r4, #20]
   253d8:	mov	r0, #0
   253dc:	tst	r6, #1
   253e0:	strb	r0, [r4, #76]	; 0x4c
   253e4:	str	r0, [r4, #24]
   253e8:	str	r0, [r4, #28]
   253ec:	str	r0, [r4, #32]
   253f0:	movweq	r1, #6
   253f4:	ldr	r2, [r4, #44]	; 0x2c
   253f8:	ldr	r3, [r4, #52]	; 0x34
   253fc:	str	r2, [r4, #48]	; 0x30
   25400:	str	r3, [r4, #56]	; 0x38
   25404:	str	r1, [r4, #60]	; 0x3c
   25408:	ldrb	r1, [r4, #75]	; 0x4b
   2540c:	cmp	r1, #0
   25410:	bne	2541c <ftello64@plt+0x13b94>
   25414:	ldr	r1, [r4]
   25418:	str	r1, [r4, #4]
   2541c:	mov	r5, r9
   25420:	cmp	r5, #0
   25424:	beq	25550 <ftello64@plt+0x13cc8>
   25428:	ldr	r1, [r4, #32]
   2542c:	cmp	r5, r1
   25430:	bge	255e4 <ftello64@plt+0x13d5c>
   25434:	ldrb	r0, [r4, #76]	; 0x4c
   25438:	cmp	r0, #0
   2543c:	bne	25798 <ftello64@plt+0x13f10>
   25440:	cmp	r5, #0
   25444:	ble	25480 <ftello64@plt+0x13bf8>
   25448:	ldr	r1, [r4, #48]	; 0x30
   2544c:	sub	r0, r5, #1
   25450:	cmp	r1, r0
   25454:	beq	25860 <ftello64@plt+0x13fd8>
   25458:	ldr	r1, [r4, #80]	; 0x50
   2545c:	cmp	r1, #2
   25460:	blt	25498 <ftello64@plt+0x13c10>
   25464:	ldr	r1, [r4, #8]
   25468:	ldr	r6, [r1, r0, lsl #2]
   2546c:	cmn	r6, #1
   25470:	bne	254c8 <ftello64@plt+0x13c40>
   25474:	sub	r0, r0, #1
   25478:	cmn	r0, #1
   2547c:	bne	25468 <ftello64@plt+0x13be0>
   25480:	ldr	r1, [r4, #60]	; 0x3c
   25484:	str	r1, [r4, #60]	; 0x3c
   25488:	ldr	r0, [r4, #80]	; 0x50
   2548c:	cmp	r0, #2
   25490:	bge	25500 <ftello64@plt+0x13c78>
   25494:	b	25518 <ftello64@plt+0x13c90>
   25498:	ldr	r1, [r4, #4]
   2549c:	ldr	r2, [r4, #68]	; 0x44
   254a0:	ldrb	r0, [r1, r0]
   254a4:	ubfx	r1, r0, #5, #3
   254a8:	and	r3, r0, #31
   254ac:	ldr	r2, [r2, r1, lsl #2]
   254b0:	mov	r1, #1
   254b4:	tst	r2, r1, lsl r3
   254b8:	moveq	r1, #0
   254bc:	cmpeq	r0, #10
   254c0:	bne	254f0 <ftello64@plt+0x13c68>
   254c4:	b	254e0 <ftello64@plt+0x13c58>
   254c8:	ldrb	r0, [r4, #78]	; 0x4e
   254cc:	cmp	r0, #0
   254d0:	bne	25a2c <ftello64@plt+0x141a4>
   254d4:	mov	r1, #0
   254d8:	cmp	r6, #10
   254dc:	bne	254f0 <ftello64@plt+0x13c68>
   254e0:	ldrb	r0, [r4, #77]	; 0x4d
   254e4:	cmp	r0, #0
   254e8:	movwne	r0, #1
   254ec:	lsl	r1, r0, #1
   254f0:	str	r1, [r4, #60]	; 0x3c
   254f4:	ldr	r0, [r4, #80]	; 0x50
   254f8:	cmp	r0, #2
   254fc:	blt	25518 <ftello64@plt+0x13c90>
   25500:	ldr	r2, [r4, #28]
   25504:	ldr	r0, [r4, #8]
   25508:	sub	r2, r2, r5
   2550c:	add	r1, r0, r5, lsl #2
   25510:	lsl	r2, r2, #2
   25514:	bl	11540 <memmove@plt>
   25518:	ldrb	r0, [r4, #75]	; 0x4b
   2551c:	cmp	r0, #0
   25520:	bne	25848 <ftello64@plt+0x13fc0>
   25524:	ldr	r0, [r4, #28]
   25528:	ldr	r1, [r4, #32]
   2552c:	sub	r0, r0, r5
   25530:	sub	r1, r1, r5
   25534:	str	r0, [r4, #28]
   25538:	str	r1, [r4, #32]
   2553c:	ldrb	r0, [r4, #75]	; 0x4b
   25540:	cmp	r0, #0
   25544:	ldreq	r0, [r4, #4]
   25548:	addeq	r0, r0, r5
   2554c:	streq	r0, [r4, #4]
   25550:	str	r9, [r4, #24]
   25554:	ldr	r0, [r4, #48]	; 0x30
   25558:	ldr	r3, [r4, #80]	; 0x50
   2555c:	ldr	r1, [r4, #56]	; 0x38
   25560:	sub	r2, r0, r5
   25564:	cmp	r3, #2
   25568:	sub	r0, r1, r5
   2556c:	str	r2, [r4, #48]	; 0x30
   25570:	str	r0, [r4, #56]	; 0x38
   25574:	blt	2559c <ftello64@plt+0x13d14>
   25578:	ldrb	r0, [r4, #72]	; 0x48
   2557c:	cmp	r0, #0
   25580:	beq	255bc <ftello64@plt+0x13d34>
   25584:	mov	r0, r4
   25588:	bl	1e2b0 <ftello64@plt+0xca28>
   2558c:	cmp	r0, #0
   25590:	beq	255c4 <ftello64@plt+0x13d3c>
   25594:	sub	sp, fp, #28
   25598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2559c:	ldrb	r0, [r4, #75]	; 0x4b
   255a0:	cmp	r0, #0
   255a4:	bne	2587c <ftello64@plt+0x13ff4>
   255a8:	str	r2, [r4, #28]
   255ac:	mov	r0, #0
   255b0:	str	r0, [r4, #40]	; 0x28
   255b4:	sub	sp, fp, #28
   255b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   255bc:	mov	r0, r4
   255c0:	bl	1ebd0 <ftello64@plt+0xd348>
   255c4:	mov	r0, #0
   255c8:	str	r0, [r4, #40]	; 0x28
   255cc:	sub	sp, fp, #28
   255d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   255d4:	sub	r5, r9, r0
   255d8:	cmp	r5, #0
   255dc:	bne	25428 <ftello64@plt+0x13ba0>
   255e0:	b	25550 <ftello64@plt+0x13cc8>
   255e4:	ldrb	r2, [r4, #76]	; 0x4c
   255e8:	ldr	lr, [r4, #28]
   255ec:	cmp	r2, #0
   255f0:	bne	25bcc <ftello64@plt+0x14344>
   255f4:	mov	r2, #0
   255f8:	str	r2, [r4, #28]
   255fc:	ldr	r3, [r4, #80]	; 0x50
   25600:	cmp	r3, #2
   25604:	blt	258ec <ftello64@plt+0x14064>
   25608:	ldrb	r2, [r4, #73]	; 0x49
   2560c:	cmp	r2, #0
   25610:	beq	256cc <ftello64@plt+0x13e44>
   25614:	ldr	r7, [r4]
   25618:	sub	r3, r5, r3
   2561c:	add	ip, r7, r0
   25620:	add	r3, ip, r3
   25624:	add	r8, ip, r5
   25628:	cmp	r3, r7
   2562c:	movcc	r3, r7
   25630:	mov	r7, r8
   25634:	sub	r7, r7, #1
   25638:	cmp	r7, r3
   2563c:	bcc	256cc <ftello64@plt+0x13e44>
   25640:	ldrb	r2, [r7]
   25644:	and	r2, r2, #192	; 0xc0
   25648:	cmp	r2, #128	; 0x80
   2564c:	beq	25634 <ftello64@plt+0x13dac>
   25650:	ldr	r0, [r4, #48]	; 0x30
   25654:	mov	sl, lr
   25658:	mov	r1, r7
   2565c:	add	r0, ip, r0
   25660:	sub	r2, r0, r7
   25664:	ldr	r0, [r4, #64]	; 0x40
   25668:	cmp	r0, #0
   2566c:	bne	25d98 <ftello64@plt+0x14510>
   25670:	mov	r0, #0
   25674:	add	r3, sp, #24
   25678:	str	r0, [sp, #28]
   2567c:	str	r0, [sp, #24]
   25680:	add	r0, sp, #20
   25684:	bl	2fe20 <ftello64@plt+0x1e598>
   25688:	sub	r1, r8, r7
   2568c:	mvn	r7, #0
   25690:	cmp	r0, r1
   25694:	bcc	256b8 <ftello64@plt+0x13e30>
   25698:	cmn	r0, #3
   2569c:	bhi	256b8 <ftello64@plt+0x13e30>
   256a0:	mov	r2, #0
   256a4:	sub	r0, r0, r1
   256a8:	str	r2, [r4, #16]
   256ac:	str	r2, [r4, #20]
   256b0:	str	r0, [r4, #28]
   256b4:	ldr	r7, [sp, #20]
   256b8:	cmn	r7, #1
   256bc:	bne	2577c <ftello64@plt+0x13ef4>
   256c0:	ldr	r0, [r4, #24]
   256c4:	ldr	r1, [r4, #32]
   256c8:	mov	lr, sl
   256cc:	add	r8, r1, r0
   256d0:	cmp	r8, r9
   256d4:	bge	25a4c <ftello64@plt+0x141c4>
   256d8:	add	sl, r4, #16
   256dc:	str	lr, [sp]
   256e0:	ldr	r0, [r4]
   256e4:	ldr	r2, [r4, #44]	; 0x2c
   256e8:	mov	r3, sl
   256ec:	add	r1, r0, r8
   256f0:	ldr	r0, [sl]
   256f4:	sub	r7, r2, r8
   256f8:	mov	r2, r7
   256fc:	str	r0, [sp, #8]
   25700:	ldr	r0, [sl, #4]
   25704:	str	r0, [sp, #4]
   25708:	add	r0, sp, #24
   2570c:	bl	2fe20 <ftello64@plt+0x1e598>
   25710:	sub	r1, r0, #1
   25714:	cmn	r1, #3
   25718:	bcs	25730 <ftello64@plt+0x13ea8>
   2571c:	ldr	r7, [sp, #24]
   25720:	add	r8, r0, r8
   25724:	cmp	r8, r9
   25728:	blt	256e0 <ftello64@plt+0x13e58>
   2572c:	b	25768 <ftello64@plt+0x13ee0>
   25730:	ldr	r3, [sp, #4]
   25734:	ldr	r2, [sp, #8]
   25738:	cmp	r7, #0
   2573c:	mov	r1, #0
   25740:	cmpne	r0, #0
   25744:	beq	25750 <ftello64@plt+0x13ec8>
   25748:	ldr	r0, [r4]
   2574c:	ldrb	r1, [r0, r8]
   25750:	stm	sl, {r2, r3}
   25754:	mov	r0, #1
   25758:	mov	r7, r1
   2575c:	add	r8, r0, r8
   25760:	cmp	r8, r9
   25764:	blt	256e0 <ftello64@plt+0x13e58>
   25768:	ldr	lr, [sp]
   2576c:	sub	r0, r8, r9
   25770:	cmn	r7, #1
   25774:	str	r0, [r4, #28]
   25778:	beq	25a54 <ftello64@plt+0x141cc>
   2577c:	ldrb	r0, [r4, #78]	; 0x4e
   25780:	cmp	r0, #0
   25784:	bne	25d68 <ftello64@plt+0x144e0>
   25788:	mov	r1, #0
   2578c:	cmp	r7, #10
   25790:	beq	25ba0 <ftello64@plt+0x14318>
   25794:	b	25bb0 <ftello64@plt+0x14328>
   25798:	ldr	ip, [r4, #12]
   2579c:	ldr	r0, [r4, #28]
   257a0:	mov	r2, #0
   257a4:	b	257b4 <ftello64@plt+0x13f2c>
   257a8:	cmp	r2, r3
   257ac:	mov	r0, r3
   257b0:	bge	257e0 <ftello64@plt+0x13f58>
   257b4:	add	r1, r2, r0
   257b8:	add	r1, r1, r1, lsr #31
   257bc:	asr	r1, r1, #1
   257c0:	ldr	r7, [ip, r1, lsl #2]
   257c4:	mov	r3, r1
   257c8:	cmp	r7, r5
   257cc:	bgt	257a8 <ftello64@plt+0x13f20>
   257d0:	bge	257e0 <ftello64@plt+0x13f58>
   257d4:	add	r2, r1, #1
   257d8:	mov	r3, r0
   257dc:	b	257a8 <ftello64@plt+0x13f20>
   257e0:	cmp	r7, r5
   257e4:	mov	r0, #0
   257e8:	movwlt	r0, #1
   257ec:	add	r7, r1, r0
   257f0:	cmp	r7, #0
   257f4:	ble	25830 <ftello64@plt+0x13fa8>
   257f8:	ldr	r1, [r4, #48]	; 0x30
   257fc:	sub	r0, r7, #1
   25800:	cmp	r1, r0
   25804:	beq	25bf4 <ftello64@plt+0x1436c>
   25808:	ldr	r1, [r4, #80]	; 0x50
   2580c:	cmp	r1, #2
   25810:	blt	25938 <ftello64@plt+0x140b0>
   25814:	ldr	r1, [r4, #8]
   25818:	ldr	r6, [r1, r0, lsl #2]
   2581c:	cmn	r6, #1
   25820:	bne	25968 <ftello64@plt+0x140e0>
   25824:	sub	r0, r0, #1
   25828:	cmn	r0, #1
   2582c:	bne	25818 <ftello64@plt+0x13f90>
   25830:	ldr	r1, [r4, #60]	; 0x3c
   25834:	str	r1, [r4, #60]	; 0x3c
   25838:	cmp	r7, r5
   2583c:	ldr	r2, [r4, #28]
   25840:	beq	259a0 <ftello64@plt+0x14118>
   25844:	b	25c0c <ftello64@plt+0x14384>
   25848:	ldr	r2, [r4, #28]
   2584c:	ldr	r0, [r4, #4]
   25850:	add	r1, r0, r5
   25854:	sub	r2, r2, r5
   25858:	bl	11540 <memmove@plt>
   2585c:	b	25524 <ftello64@plt+0x13c9c>
   25860:	and	r0, r6, #2
   25864:	eor	r1, r0, #10
   25868:	str	r1, [r4, #60]	; 0x3c
   2586c:	ldr	r0, [r4, #80]	; 0x50
   25870:	cmp	r0, #2
   25874:	bge	25500 <ftello64@plt+0x13c78>
   25878:	b	25518 <ftello64@plt+0x13c90>
   2587c:	ldrb	r0, [r4, #72]	; 0x48
   25880:	cmp	r0, #0
   25884:	beq	25a9c <ftello64@plt+0x14214>
   25888:	ldr	r6, [r4, #36]	; 0x24
   2588c:	ldr	r5, [r4, #28]
   25890:	cmp	r6, r2
   25894:	movgt	r6, r2
   25898:	cmp	r5, r6
   2589c:	bge	25b28 <ftello64@plt+0x142a0>
   258a0:	bl	116b4 <__ctype_toupper_loc@plt>
   258a4:	ldr	r1, [r4]
   258a8:	ldr	r2, [r4, #64]	; 0x40
   258ac:	add	r1, r1, r9
   258b0:	cmp	r2, #0
   258b4:	ldrb	r1, [r1, r5]
   258b8:	bne	258e4 <ftello64@plt+0x1405c>
   258bc:	ldr	r2, [r0]
   258c0:	ldr	r1, [r2, r1, lsl #2]
   258c4:	ldr	r2, [r4, #4]
   258c8:	strb	r1, [r2, r5]
   258cc:	add	r1, r5, #1
   258d0:	cmp	r1, r6
   258d4:	bge	25b24 <ftello64@plt+0x1429c>
   258d8:	ldr	r9, [r4, #24]
   258dc:	mov	r5, r1
   258e0:	b	258a4 <ftello64@plt+0x1401c>
   258e4:	ldrb	r1, [r2, r1]
   258e8:	b	258bc <ftello64@plt+0x14034>
   258ec:	ldr	r3, [r4]
   258f0:	add	r0, r5, r0
   258f4:	ldr	r1, [r4, #64]	; 0x40
   258f8:	add	r0, r0, r3
   258fc:	cmp	r1, #0
   25900:	ldrb	r0, [r0, #-1]
   25904:	str	r2, [r4, #32]
   25908:	ldrbne	r0, [r1, r0]
   2590c:	ldr	r1, [r4, #68]	; 0x44
   25910:	ubfx	r2, r0, #5, #3
   25914:	and	r3, r0, #31
   25918:	ldr	r2, [r1, r2, lsl #2]
   2591c:	mov	r1, #1
   25920:	tst	r2, r1, lsl r3
   25924:	moveq	r1, #0
   25928:	cmpeq	r0, #10
   2592c:	beq	25b74 <ftello64@plt+0x142ec>
   25930:	str	r1, [r4, #60]	; 0x3c
   25934:	b	2553c <ftello64@plt+0x13cb4>
   25938:	ldr	r1, [r4, #4]
   2593c:	ldr	r2, [r4, #68]	; 0x44
   25940:	ldrb	r0, [r1, r0]
   25944:	ubfx	r1, r0, #5, #3
   25948:	and	r3, r0, #31
   2594c:	ldr	r2, [r2, r1, lsl #2]
   25950:	mov	r1, #1
   25954:	tst	r2, r1, lsl r3
   25958:	moveq	r1, #0
   2595c:	cmpeq	r0, #10
   25960:	bne	25990 <ftello64@plt+0x14108>
   25964:	b	25980 <ftello64@plt+0x140f8>
   25968:	ldrb	r0, [r4, #78]	; 0x4e
   2596c:	cmp	r0, #0
   25970:	bne	25d48 <ftello64@plt+0x144c0>
   25974:	mov	r1, #0
   25978:	cmp	r6, #10
   2597c:	bne	25990 <ftello64@plt+0x14108>
   25980:	ldrb	r0, [r4, #77]	; 0x4d
   25984:	cmp	r0, #0
   25988:	movwne	r0, #1
   2598c:	lsl	r1, r0, #1
   25990:	str	r1, [r4, #60]	; 0x3c
   25994:	cmp	r7, r5
   25998:	ldr	r2, [r4, #28]
   2599c:	bne	25c0c <ftello64@plt+0x14384>
   259a0:	cmp	r2, r5
   259a4:	ble	25c0c <ftello64@plt+0x14384>
   259a8:	ldr	r0, [r4, #12]
   259ac:	ldr	r0, [r0, r5, lsl #2]
   259b0:	cmp	r0, r5
   259b4:	bne	25c0c <ftello64@plt+0x14384>
   259b8:	ldr	r0, [r4, #8]
   259bc:	sub	r2, r2, r5
   259c0:	lsl	r2, r2, #2
   259c4:	add	r1, r0, r5, lsl #2
   259c8:	bl	11540 <memmove@plt>
   259cc:	ldr	r2, [r4, #28]
   259d0:	ldr	r0, [r4, #4]
   259d4:	add	r1, r0, r5
   259d8:	sub	r2, r2, r5
   259dc:	bl	11540 <memmove@plt>
   259e0:	ldr	r0, [r4, #28]
   259e4:	ldr	r1, [r4, #32]
   259e8:	sub	r0, r0, r5
   259ec:	sub	r1, r1, r5
   259f0:	cmp	r0, #1
   259f4:	str	r0, [r4, #28]
   259f8:	str	r1, [r4, #32]
   259fc:	blt	2553c <ftello64@plt+0x13cb4>
   25a00:	ldr	r0, [r4, #12]
   25a04:	mov	r2, #0
   25a08:	add	r1, r0, r5, lsl #2
   25a0c:	ldr	r3, [r1, r2, lsl #2]
   25a10:	sub	r3, r3, r5
   25a14:	str	r3, [r0, r2, lsl #2]
   25a18:	add	r2, r2, #1
   25a1c:	ldr	r3, [r4, #28]
   25a20:	cmp	r2, r3
   25a24:	blt	25a0c <ftello64@plt+0x14184>
   25a28:	b	2553c <ftello64@plt+0x13cb4>
   25a2c:	mov	r0, r6
   25a30:	bl	11738 <iswalnum@plt>
   25a34:	mov	r1, #1
   25a38:	cmp	r6, #95	; 0x5f
   25a3c:	beq	254f0 <ftello64@plt+0x13c68>
   25a40:	cmp	r0, #0
   25a44:	beq	254d4 <ftello64@plt+0x13c4c>
   25a48:	b	254f0 <ftello64@plt+0x13c68>
   25a4c:	sub	r0, r8, r9
   25a50:	str	r0, [r4, #28]
   25a54:	cmp	lr, #0
   25a58:	ble	25a94 <ftello64@plt+0x1420c>
   25a5c:	ldr	r1, [r4, #48]	; 0x30
   25a60:	sub	r0, lr, #1
   25a64:	cmp	r1, r0
   25a68:	beq	25d3c <ftello64@plt+0x144b4>
   25a6c:	ldr	r1, [r4, #80]	; 0x50
   25a70:	cmp	r1, #2
   25a74:	blt	25b40 <ftello64@plt+0x142b8>
   25a78:	ldr	r1, [r4, #8]
   25a7c:	ldr	r6, [r1, r0, lsl #2]
   25a80:	cmn	r6, #1
   25a84:	bne	25b88 <ftello64@plt+0x14300>
   25a88:	sub	r0, r0, #1
   25a8c:	cmn	r0, #1
   25a90:	bne	25a7c <ftello64@plt+0x141f4>
   25a94:	ldr	r1, [r4, #60]	; 0x3c
   25a98:	b	25bb0 <ftello64@plt+0x14328>
   25a9c:	ldr	r3, [r4, #64]	; 0x40
   25aa0:	cmp	r3, #0
   25aa4:	beq	255c4 <ftello64@plt+0x13d3c>
   25aa8:	ldr	r1, [r4, #36]	; 0x24
   25aac:	ldr	r0, [r4, #28]
   25ab0:	cmp	r1, r2
   25ab4:	movgt	r1, r2
   25ab8:	cmp	r0, r1
   25abc:	bge	25b0c <ftello64@plt+0x14284>
   25ac0:	ldr	r7, [r4]
   25ac4:	add	r2, r0, r9
   25ac8:	ldr	r6, [r4, #4]
   25acc:	ldrb	r2, [r7, r2]
   25ad0:	ldrb	r2, [r3, r2]
   25ad4:	strb	r2, [r6, r0]
   25ad8:	add	r0, r0, #1
   25adc:	cmp	r0, r1
   25ae0:	bge	25b0c <ftello64@plt+0x14284>
   25ae4:	ldr	r7, [r4, #24]
   25ae8:	ldm	r4, {r2, r3}
   25aec:	ldr	r6, [r4, #64]	; 0x40
   25af0:	add	r2, r2, r7
   25af4:	ldrb	r2, [r2, r0]
   25af8:	ldrb	r2, [r6, r2]
   25afc:	strb	r2, [r3, r0]
   25b00:	add	r0, r0, #1
   25b04:	cmp	r0, r1
   25b08:	blt	25ae4 <ftello64@plt+0x1425c>
   25b0c:	str	r0, [r4, #28]
   25b10:	str	r0, [r4, #32]
   25b14:	mov	r0, #0
   25b18:	str	r0, [r4, #40]	; 0x28
   25b1c:	sub	sp, fp, #28
   25b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b24:	add	r5, r5, #1
   25b28:	str	r5, [r4, #28]
   25b2c:	str	r5, [r4, #32]
   25b30:	mov	r0, #0
   25b34:	str	r0, [r4, #40]	; 0x28
   25b38:	sub	sp, fp, #28
   25b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b40:	ldr	r1, [r4, #4]
   25b44:	ldr	r2, [r4, #68]	; 0x44
   25b48:	ldrb	r0, [r1, r0]
   25b4c:	ubfx	r1, r0, #5, #3
   25b50:	and	r3, r0, #31
   25b54:	ldr	r2, [r2, r1, lsl #2]
   25b58:	mov	r1, #1
   25b5c:	tst	r2, r1, lsl r3
   25b60:	bne	25bb0 <ftello64@plt+0x14328>
   25b64:	mov	r1, #0
   25b68:	cmp	r0, #10
   25b6c:	beq	25ba0 <ftello64@plt+0x14318>
   25b70:	b	25bb0 <ftello64@plt+0x14328>
   25b74:	ldrb	r0, [r4, #77]	; 0x4d
   25b78:	cmp	r0, #0
   25b7c:	movwne	r0, #1
   25b80:	lsl	r1, r0, #1
   25b84:	b	25930 <ftello64@plt+0x140a8>
   25b88:	ldrb	r0, [r4, #78]	; 0x4e
   25b8c:	cmp	r0, #0
   25b90:	bne	25dd4 <ftello64@plt+0x1454c>
   25b94:	mov	r1, #0
   25b98:	cmp	r6, #10
   25b9c:	bne	25bb0 <ftello64@plt+0x14328>
   25ba0:	ldrb	r0, [r4, #77]	; 0x4d
   25ba4:	cmp	r0, #0
   25ba8:	movwne	r0, #1
   25bac:	lsl	r1, r0, #1
   25bb0:	str	r1, [r4, #60]	; 0x3c
   25bb4:	mov	r0, #0
   25bb8:	ldr	r2, [r4, #28]
   25bbc:	cmp	r2, #0
   25bc0:	bne	25cf4 <ftello64@plt+0x1446c>
   25bc4:	str	r0, [r4, #32]
   25bc8:	b	2553c <ftello64@plt+0x13cb4>
   25bcc:	mov	r2, #0
   25bd0:	strb	r2, [r4, #76]	; 0x4c
   25bd4:	sub	r2, r5, r9
   25bd8:	ldr	r3, [r4, #44]	; 0x2c
   25bdc:	ldr	r7, [r4, #52]	; 0x34
   25be0:	add	r3, r2, r3
   25be4:	add	r2, r2, r7
   25be8:	str	r3, [r4, #48]	; 0x30
   25bec:	str	r2, [r4, #56]	; 0x38
   25bf0:	b	255f4 <ftello64@plt+0x13d6c>
   25bf4:	and	r0, r6, #2
   25bf8:	eor	r1, r0, #10
   25bfc:	str	r1, [r4, #60]	; 0x3c
   25c00:	cmp	r7, r5
   25c04:	ldr	r2, [r4, #28]
   25c08:	beq	259a0 <ftello64@plt+0x14118>
   25c0c:	mov	r0, #0
   25c10:	strb	r0, [r4, #76]	; 0x4c
   25c14:	sub	r0, r5, r9
   25c18:	ldr	r1, [r4, #44]	; 0x2c
   25c1c:	ldr	r3, [r4, #52]	; 0x34
   25c20:	add	r1, r0, r1
   25c24:	add	r0, r0, r3
   25c28:	str	r1, [r4, #48]	; 0x30
   25c2c:	sub	r1, r7, #1
   25c30:	str	r0, [r4, #56]	; 0x38
   25c34:	add	r0, r1, #1
   25c38:	cmp	r0, #1
   25c3c:	blt	25c54 <ftello64@plt+0x143cc>
   25c40:	ldr	r3, [r4, #12]
   25c44:	ldr	r3, [r3, r1, lsl #2]
   25c48:	sub	r1, r1, #1
   25c4c:	cmp	r3, r5
   25c50:	beq	25c34 <ftello64@plt+0x143ac>
   25c54:	cmp	r0, r2
   25c58:	bge	25c7c <ftello64@plt+0x143f4>
   25c5c:	ldr	r1, [r4, #8]
   25c60:	ldr	r3, [r1, r0, lsl #2]
   25c64:	cmn	r3, #1
   25c68:	bne	25c7c <ftello64@plt+0x143f4>
   25c6c:	add	r0, r0, #1
   25c70:	cmp	r2, r0
   25c74:	bne	25c60 <ftello64@plt+0x143d8>
   25c78:	b	25c84 <ftello64@plt+0x143fc>
   25c7c:	cmp	r0, r2
   25c80:	bne	25c94 <ftello64@plt+0x1440c>
   25c84:	mov	r0, #0
   25c88:	str	r0, [r4, #28]
   25c8c:	str	r0, [r4, #32]
   25c90:	b	2553c <ftello64@plt+0x13cb4>
   25c94:	ldr	r1, [r4, #12]
   25c98:	ldr	r0, [r1, r0, lsl #2]
   25c9c:	subs	r2, r0, r5
   25ca0:	str	r2, [r4, #28]
   25ca4:	beq	25ce8 <ftello64@plt+0x14460>
   25ca8:	cmp	r2, #1
   25cac:	blt	25cd0 <ftello64@plt+0x14448>
   25cb0:	ldr	r0, [r4, #8]
   25cb4:	mov	r1, #0
   25cb8:	mvn	r3, #0
   25cbc:	str	r3, [r0, r1, lsl #2]
   25cc0:	add	r1, r1, #1
   25cc4:	ldr	r2, [r4, #28]
   25cc8:	cmp	r1, r2
   25ccc:	blt	25cbc <ftello64@plt+0x14434>
   25cd0:	ldr	r0, [r4, #4]
   25cd4:	mov	r1, #255	; 0xff
   25cd8:	bl	11768 <memset@plt>
   25cdc:	ldr	r0, [r4, #28]
   25ce0:	str	r0, [r4, #32]
   25ce4:	b	2553c <ftello64@plt+0x13cb4>
   25ce8:	mov	r0, #0
   25cec:	str	r0, [r4, #32]
   25cf0:	b	2553c <ftello64@plt+0x13cb4>
   25cf4:	cmp	r2, #1
   25cf8:	blt	25d1c <ftello64@plt+0x14494>
   25cfc:	ldr	r0, [r4, #8]
   25d00:	mov	r1, #0
   25d04:	mvn	r3, #0
   25d08:	str	r3, [r0, r1, lsl #2]
   25d0c:	add	r1, r1, #1
   25d10:	ldr	r2, [r4, #28]
   25d14:	cmp	r1, r2
   25d18:	blt	25d08 <ftello64@plt+0x14480>
   25d1c:	ldrb	r0, [r4, #75]	; 0x4b
   25d20:	cmp	r0, #0
   25d24:	beq	25d8c <ftello64@plt+0x14504>
   25d28:	ldr	r0, [r4, #4]
   25d2c:	mov	r1, #255	; 0xff
   25d30:	bl	11768 <memset@plt>
   25d34:	ldr	r0, [r4, #28]
   25d38:	b	25bc4 <ftello64@plt+0x1433c>
   25d3c:	and	r0, r6, #2
   25d40:	eor	r1, r0, #10
   25d44:	b	25bb0 <ftello64@plt+0x14328>
   25d48:	mov	r0, r6
   25d4c:	bl	11738 <iswalnum@plt>
   25d50:	mov	r1, #1
   25d54:	cmp	r6, #95	; 0x5f
   25d58:	beq	25990 <ftello64@plt+0x14108>
   25d5c:	cmp	r0, #0
   25d60:	beq	25974 <ftello64@plt+0x140ec>
   25d64:	b	25990 <ftello64@plt+0x14108>
   25d68:	mov	r0, r7
   25d6c:	bl	11738 <iswalnum@plt>
   25d70:	mov	r1, #1
   25d74:	cmp	r7, #95	; 0x5f
   25d78:	beq	25bb0 <ftello64@plt+0x14328>
   25d7c:	cmp	r0, #0
   25d80:	mov	r2, r7
   25d84:	beq	25788 <ftello64@plt+0x13f00>
   25d88:	b	25bb0 <ftello64@plt+0x14328>
   25d8c:	mov	r0, r2
   25d90:	str	r2, [r4, #32]
   25d94:	b	2553c <ftello64@plt+0x13cb4>
   25d98:	cmp	r2, #1
   25d9c:	blt	25df4 <ftello64@plt+0x1456c>
   25da0:	cmp	r2, #6
   25da4:	mov	r1, r2
   25da8:	movge	r1, #6
   25dac:	sub	ip, r1, #1
   25db0:	add	r1, sp, #14
   25db4:	ldrb	r3, [r7, ip]
   25db8:	cmp	ip, #0
   25dbc:	ldrb	r3, [r0, r3]
   25dc0:	strb	r3, [r1, ip]
   25dc4:	sub	r3, ip, #1
   25dc8:	mov	ip, r3
   25dcc:	bgt	25db4 <ftello64@plt+0x1452c>
   25dd0:	b	25670 <ftello64@plt+0x13de8>
   25dd4:	mov	r0, r6
   25dd8:	bl	11738 <iswalnum@plt>
   25ddc:	mov	r1, #1
   25de0:	cmp	r6, #95	; 0x5f
   25de4:	beq	25bb0 <ftello64@plt+0x14328>
   25de8:	cmp	r0, #0
   25dec:	beq	25b94 <ftello64@plt+0x1430c>
   25df0:	b	25bb0 <ftello64@plt+0x14328>
   25df4:	add	r1, sp, #14
   25df8:	b	25670 <ftello64@plt+0x13de8>
   25dfc:	push	{r4, r5, r6, sl, fp, lr}
   25e00:	add	fp, sp, #16
   25e04:	mov	r3, r2
   25e08:	ldr	r2, [r0, #88]	; 0x58
   25e0c:	mov	r5, r1
   25e10:	mov	r4, r0
   25e14:	mov	r1, r3
   25e18:	bl	26054 <ftello64@plt+0x147cc>
   25e1c:	ldr	r1, [r5, #8]
   25e20:	cmp	r1, #1
   25e24:	blt	25f9c <ftello64@plt+0x14714>
   25e28:	ldr	r3, [r5, #12]
   25e2c:	ldr	r5, [r4, #84]	; 0x54
   25e30:	movw	lr, #65280	; 0xff00
   25e34:	and	ip, r0, #8
   25e38:	and	r2, r0, #2
   25e3c:	tst	r0, #1
   25e40:	movt	lr, #3
   25e44:	ldr	r5, [r5]
   25e48:	bne	25ea4 <ftello64@plt+0x1461c>
   25e4c:	cmp	r2, #0
   25e50:	bne	25efc <ftello64@plt+0x14674>
   25e54:	mov	r2, #0
   25e58:	b	25e68 <ftello64@plt+0x145e0>
   25e5c:	add	r2, r2, #1
   25e60:	cmp	r2, r1
   25e64:	bge	25f9c <ftello64@plt+0x14714>
   25e68:	ldr	r0, [r3, r2, lsl #2]
   25e6c:	add	r4, r5, r0, lsl #3
   25e70:	ldr	r4, [r4, #4]
   25e74:	uxtb	r6, r4
   25e78:	cmp	r6, #2
   25e7c:	bne	25e5c <ftello64@plt+0x145d4>
   25e80:	tst	r4, lr
   25e84:	beq	25fa0 <ftello64@plt+0x14718>
   25e88:	tst	r4, #9216	; 0x2400
   25e8c:	bne	25e5c <ftello64@plt+0x145d4>
   25e90:	cmp	ip, #0
   25e94:	bne	25fa0 <ftello64@plt+0x14718>
   25e98:	ands	r4, r4, #32768	; 0x8000
   25e9c:	bne	25e5c <ftello64@plt+0x145d4>
   25ea0:	b	25fa0 <ftello64@plt+0x14718>
   25ea4:	cmp	r2, #0
   25ea8:	bne	25f4c <ftello64@plt+0x146c4>
   25eac:	mov	r2, #0
   25eb0:	b	25ec0 <ftello64@plt+0x14638>
   25eb4:	add	r2, r2, #1
   25eb8:	cmp	r2, r1
   25ebc:	bge	25f9c <ftello64@plt+0x14714>
   25ec0:	ldr	r0, [r3, r2, lsl #2]
   25ec4:	add	r4, r5, r0, lsl #3
   25ec8:	ldr	r4, [r4, #4]
   25ecc:	uxtb	r6, r4
   25ed0:	cmp	r6, #2
   25ed4:	bne	25eb4 <ftello64@plt+0x1462c>
   25ed8:	tst	r4, lr
   25edc:	beq	25fa0 <ftello64@plt+0x14718>
   25ee0:	tst	r4, #10240	; 0x2800
   25ee4:	bne	25eb4 <ftello64@plt+0x1462c>
   25ee8:	cmp	ip, #0
   25eec:	bne	25fa0 <ftello64@plt+0x14718>
   25ef0:	ands	r4, r4, #32768	; 0x8000
   25ef4:	bne	25eb4 <ftello64@plt+0x1462c>
   25ef8:	b	25fa0 <ftello64@plt+0x14718>
   25efc:	mov	r2, #0
   25f00:	b	25f10 <ftello64@plt+0x14688>
   25f04:	add	r2, r2, #1
   25f08:	cmp	r2, r1
   25f0c:	bge	25f9c <ftello64@plt+0x14714>
   25f10:	ldr	r0, [r3, r2, lsl #2]
   25f14:	add	r4, r5, r0, lsl #3
   25f18:	ldr	r4, [r4, #4]
   25f1c:	uxtb	r6, r4
   25f20:	cmp	r6, #2
   25f24:	bne	25f04 <ftello64@plt+0x1467c>
   25f28:	tst	r4, lr
   25f2c:	beq	25fa0 <ftello64@plt+0x14718>
   25f30:	tst	r4, #1024	; 0x400
   25f34:	bne	25f04 <ftello64@plt+0x1467c>
   25f38:	cmp	ip, #0
   25f3c:	bne	25fa0 <ftello64@plt+0x14718>
   25f40:	ands	r4, r4, #32768	; 0x8000
   25f44:	bne	25f04 <ftello64@plt+0x1467c>
   25f48:	b	25fa0 <ftello64@plt+0x14718>
   25f4c:	mov	r2, #0
   25f50:	b	25f60 <ftello64@plt+0x146d8>
   25f54:	add	r2, r2, #1
   25f58:	cmp	r2, r1
   25f5c:	bge	25f9c <ftello64@plt+0x14714>
   25f60:	ldr	r0, [r3, r2, lsl #2]
   25f64:	add	r4, r5, r0, lsl #3
   25f68:	ldr	r4, [r4, #4]
   25f6c:	uxtb	r6, r4
   25f70:	cmp	r6, #2
   25f74:	bne	25f54 <ftello64@plt+0x146cc>
   25f78:	tst	r4, lr
   25f7c:	beq	25fa0 <ftello64@plt+0x14718>
   25f80:	tst	r4, #2048	; 0x800
   25f84:	bne	25f54 <ftello64@plt+0x146cc>
   25f88:	cmp	ip, #0
   25f8c:	bne	25fa0 <ftello64@plt+0x14718>
   25f90:	ands	r4, r4, #32768	; 0x8000
   25f94:	bne	25f54 <ftello64@plt+0x146cc>
   25f98:	b	25fa0 <ftello64@plt+0x14718>
   25f9c:	mov	r0, #0
   25fa0:	pop	{r4, r5, r6, sl, fp, pc}
   25fa4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25fa8:	add	fp, sp, #24
   25fac:	mov	r8, r0
   25fb0:	ldr	r0, [r0, #124]	; 0x7c
   25fb4:	cmp	r0, #1
   25fb8:	blt	26044 <ftello64@plt+0x147bc>
   25fbc:	mov	r7, #0
   25fc0:	b	25fdc <ftello64@plt+0x14754>
   25fc4:	mov	r0, r5
   25fc8:	bl	15b80 <ftello64@plt+0x42f8>
   25fcc:	ldr	r0, [r8, #124]	; 0x7c
   25fd0:	add	r7, r7, #1
   25fd4:	cmp	r7, r0
   25fd8:	bge	26044 <ftello64@plt+0x147bc>
   25fdc:	ldr	r0, [r8, #132]	; 0x84
   25fe0:	ldr	r5, [r0, r7, lsl #2]
   25fe4:	ldr	r0, [r5, #16]
   25fe8:	cmp	r0, #1
   25fec:	blt	2601c <ftello64@plt+0x14794>
   25ff0:	mov	r4, #0
   25ff4:	ldr	r0, [r5, #20]
   25ff8:	ldr	r6, [r0, r4, lsl #2]
   25ffc:	ldr	r0, [r6, #16]
   26000:	bl	15b80 <ftello64@plt+0x42f8>
   26004:	mov	r0, r6
   26008:	bl	15b80 <ftello64@plt+0x42f8>
   2600c:	ldr	r0, [r5, #16]
   26010:	add	r4, r4, #1
   26014:	cmp	r4, r0
   26018:	blt	25ff4 <ftello64@plt+0x1476c>
   2601c:	ldr	r0, [r5, #20]
   26020:	bl	15b80 <ftello64@plt+0x42f8>
   26024:	ldr	r0, [r5, #8]
   26028:	cmp	r0, #0
   2602c:	beq	25fc4 <ftello64@plt+0x1473c>
   26030:	ldr	r0, [r0, #8]
   26034:	bl	15b80 <ftello64@plt+0x42f8>
   26038:	ldr	r0, [r5, #8]
   2603c:	bl	15b80 <ftello64@plt+0x42f8>
   26040:	b	25fc4 <ftello64@plt+0x1473c>
   26044:	mov	r0, #0
   26048:	str	r0, [r8, #108]	; 0x6c
   2604c:	str	r0, [r8, #124]	; 0x7c
   26050:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26054:	push	{r4, r5, fp, lr}
   26058:	add	fp, sp, #8
   2605c:	mov	r4, r0
   26060:	cmn	r1, #1
   26064:	ble	2609c <ftello64@plt+0x14814>
   26068:	ldr	r0, [r4, #48]	; 0x30
   2606c:	cmp	r0, r1
   26070:	beq	26100 <ftello64@plt+0x14878>
   26074:	ldr	r0, [r4, #80]	; 0x50
   26078:	cmp	r0, #2
   2607c:	blt	260a4 <ftello64@plt+0x1481c>
   26080:	ldr	r0, [r4, #8]
   26084:	ldr	r5, [r0, r1, lsl #2]
   26088:	cmn	r5, #1
   2608c:	bne	260d4 <ftello64@plt+0x1484c>
   26090:	sub	r1, r1, #1
   26094:	cmn	r1, #1
   26098:	bne	26084 <ftello64@plt+0x147fc>
   2609c:	ldr	r0, [r4, #60]	; 0x3c
   260a0:	pop	{r4, r5, fp, pc}
   260a4:	ldr	r0, [r4, #4]
   260a8:	ldr	r2, [r4, #68]	; 0x44
   260ac:	ldrb	r1, [r0, r1]
   260b0:	ubfx	r0, r1, #5, #3
   260b4:	and	r3, r1, #31
   260b8:	ldr	r2, [r2, r0, lsl #2]
   260bc:	mov	r0, #1
   260c0:	tst	r2, r0, lsl r3
   260c4:	moveq	r0, #0
   260c8:	cmpeq	r1, #10
   260cc:	bne	260fc <ftello64@plt+0x14874>
   260d0:	b	260ec <ftello64@plt+0x14864>
   260d4:	ldrb	r0, [r4, #78]	; 0x4e
   260d8:	cmp	r0, #0
   260dc:	bne	2610c <ftello64@plt+0x14884>
   260e0:	mov	r0, #0
   260e4:	cmp	r5, #10
   260e8:	popne	{r4, r5, fp, pc}
   260ec:	ldrb	r0, [r4, #77]	; 0x4d
   260f0:	cmp	r0, #0
   260f4:	movwne	r0, #1
   260f8:	lsl	r0, r0, #1
   260fc:	pop	{r4, r5, fp, pc}
   26100:	and	r0, r2, #2
   26104:	eor	r0, r0, #10
   26108:	pop	{r4, r5, fp, pc}
   2610c:	mov	r0, r5
   26110:	bl	11738 <iswalnum@plt>
   26114:	mov	r1, r0
   26118:	mov	r0, #1
   2611c:	cmp	r5, #95	; 0x5f
   26120:	beq	260fc <ftello64@plt+0x14874>
   26124:	cmp	r1, #0
   26128:	beq	260e0 <ftello64@plt+0x14858>
   2612c:	b	260fc <ftello64@plt+0x14874>
   26130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26134:	add	fp, sp, #28
   26138:	sub	sp, sp, #4
   2613c:	mov	sl, r0
   26140:	ldr	r0, [r1, #4]
   26144:	cmp	r0, #1
   26148:	blt	26218 <ftello64@plt+0x14990>
   2614c:	ldr	r7, [sl, #84]	; 0x54
   26150:	mov	r8, r2
   26154:	mov	r5, r1
   26158:	mov	r4, #0
   2615c:	b	2616c <ftello64@plt+0x148e4>
   26160:	add	r4, r4, #1
   26164:	cmp	r4, r0
   26168:	bge	26218 <ftello64@plt+0x14990>
   2616c:	ldr	r1, [r5, #8]
   26170:	ldr	r6, [r1, r4, lsl #2]
   26174:	ldr	r1, [r7]
   26178:	add	r2, r1, r6, lsl #3
   2617c:	ldrb	r2, [r2, #4]
   26180:	cmp	r2, #8
   26184:	bne	26160 <ftello64@plt+0x148d8>
   26188:	ldr	r1, [r1, r6, lsl #3]
   2618c:	cmp	r1, #31
   26190:	bgt	26160 <ftello64@plt+0x148d8>
   26194:	ldr	r2, [r7, #80]	; 0x50
   26198:	mov	r3, #1
   2619c:	tst	r2, r3, lsl r1
   261a0:	beq	26160 <ftello64@plt+0x148d8>
   261a4:	ldr	r0, [sl, #124]	; 0x7c
   261a8:	ldr	r9, [sl, #128]	; 0x80
   261ac:	cmp	r0, r9
   261b0:	beq	261f4 <ftello64@plt+0x1496c>
   261b4:	mov	r0, #1
   261b8:	mov	r1, #24
   261bc:	bl	2f770 <ftello64@plt+0x1dee8>
   261c0:	ldr	r1, [sl, #124]	; 0x7c
   261c4:	ldr	r2, [sl, #132]	; 0x84
   261c8:	str	r0, [r2, r1, lsl #2]
   261cc:	ldr	r0, [sl, #132]	; 0x84
   261d0:	ldr	r0, [r0, r1, lsl #2]
   261d4:	cmp	r0, #0
   261d8:	beq	26224 <ftello64@plt+0x1499c>
   261dc:	add	r1, r1, #1
   261e0:	str	r6, [r0, #4]
   261e4:	str	r1, [sl, #124]	; 0x7c
   261e8:	str	r8, [r0]
   261ec:	ldr	r0, [r5, #4]
   261f0:	b	26160 <ftello64@plt+0x148d8>
   261f4:	ldr	r0, [sl, #132]	; 0x84
   261f8:	lsl	r1, r9, #3
   261fc:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26200:	cmp	r0, #0
   26204:	beq	26224 <ftello64@plt+0x1499c>
   26208:	lsl	r1, r9, #1
   2620c:	str	r1, [sl, #128]	; 0x80
   26210:	str	r0, [sl, #132]	; 0x84
   26214:	b	261b4 <ftello64@plt+0x1492c>
   26218:	mov	r0, #0
   2621c:	sub	sp, fp, #28
   26220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26224:	mov	r0, #12
   26228:	sub	sp, fp, #28
   2622c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26230:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26234:	add	fp, sp, #28
   26238:	sub	sp, sp, #76	; 0x4c
   2623c:	mov	ip, r0
   26240:	ldr	r0, [r1, #4]
   26244:	cmp	r0, #1
   26248:	blt	26bb8 <ftello64@plt+0x15330>
   2624c:	ldr	r2, [ip, #84]	; 0x54
   26250:	ldr	r0, [ip, #40]	; 0x28
   26254:	mov	r3, #0
   26258:	str	ip, [sp, #44]	; 0x2c
   2625c:	str	r1, [sp, #12]
   26260:	str	r0, [sp, #52]	; 0x34
   26264:	str	r2, [sp, #24]
   26268:	b	26288 <ftello64@plt+0x14a00>
   2626c:	ldr	r1, [sp, #12]
   26270:	ldr	r3, [sp, #16]
   26274:	ldr	r2, [sp, #24]
   26278:	ldr	r0, [r1, #4]
   2627c:	add	r3, r3, #1
   26280:	cmp	r3, r0
   26284:	bge	26bb8 <ftello64@plt+0x15330>
   26288:	ldr	r0, [r1, #8]
   2628c:	str	r3, [sp, #16]
   26290:	ldr	r3, [r0, r3, lsl #2]
   26294:	ldr	r0, [r2]
   26298:	add	r4, r0, r3, lsl #3
   2629c:	mov	r1, r3
   262a0:	str	r3, [sp, #48]	; 0x30
   262a4:	ldr	r5, [r4, #4]!
   262a8:	uxtb	r0, r5
   262ac:	cmp	r0, #4
   262b0:	bne	2626c <ftello64@plt+0x149e4>
   262b4:	movw	r0, #65280	; 0xff00
   262b8:	movt	r0, #3
   262bc:	tst	r5, r0
   262c0:	beq	263d0 <ftello64@plt+0x14b48>
   262c4:	ldr	r1, [sp, #52]	; 0x34
   262c8:	cmn	r1, #1
   262cc:	ble	26308 <ftello64@plt+0x14a80>
   262d0:	ldr	r0, [ip, #48]	; 0x30
   262d4:	cmp	r0, r1
   262d8:	beq	26b5c <ftello64@plt+0x152d4>
   262dc:	ldr	r0, [ip, #80]	; 0x50
   262e0:	cmp	r0, #2
   262e4:	blt	26328 <ftello64@plt+0x14aa0>
   262e8:	ldr	r0, [ip, #8]
   262ec:	ldr	r1, [sp, #52]	; 0x34
   262f0:	ldr	r6, [r0, r1, lsl #2]
   262f4:	cmn	r6, #1
   262f8:	bne	26364 <ftello64@plt+0x14adc>
   262fc:	sub	r1, r1, #1
   26300:	cmn	r1, #1
   26304:	bne	262f0 <ftello64@plt+0x14a68>
   26308:	ldr	r1, [ip, #60]	; 0x3c
   2630c:	and	r0, r1, #1
   26310:	tst	r5, #1024	; 0x400
   26314:	eor	r2, r0, #1
   26318:	beq	2639c <ftello64@plt+0x14b14>
   2631c:	cmp	r0, #0
   26320:	beq	2626c <ftello64@plt+0x149e4>
   26324:	b	2639c <ftello64@plt+0x14b14>
   26328:	ldr	r0, [ip, #4]
   2632c:	ldr	r2, [sp, #52]	; 0x34
   26330:	ldr	r1, [ip, #68]	; 0x44
   26334:	ldrb	r0, [r0, r2]
   26338:	ubfx	r2, r0, #5, #3
   2633c:	and	r7, r0, #31
   26340:	ldr	r3, [r1, r2, lsl #2]
   26344:	mov	r1, #1
   26348:	mov	r2, #0
   2634c:	tst	r3, r1, lsl r7
   26350:	bne	2639c <ftello64@plt+0x14b14>
   26354:	mov	r1, #0
   26358:	cmp	r0, #10
   2635c:	beq	2637c <ftello64@plt+0x14af4>
   26360:	b	2638c <ftello64@plt+0x14b04>
   26364:	ldrb	r0, [ip, #78]	; 0x4e
   26368:	cmp	r0, #0
   2636c:	bne	26b7c <ftello64@plt+0x152f4>
   26370:	mov	r1, #0
   26374:	cmp	r6, #10
   26378:	bne	2638c <ftello64@plt+0x14b04>
   2637c:	ldrb	r0, [ip, #77]	; 0x4d
   26380:	cmp	r0, #0
   26384:	movwne	r0, #1
   26388:	lsl	r1, r0, #1
   2638c:	and	r0, r1, #1
   26390:	tst	r5, #1024	; 0x400
   26394:	eor	r2, r0, #1
   26398:	bne	2631c <ftello64@plt+0x14a94>
   2639c:	ldr	r0, [r4]
   263a0:	cmp	r2, #0
   263a4:	bne	263b0 <ftello64@plt+0x14b28>
   263a8:	ands	r2, r0, #2048	; 0x800
   263ac:	bne	2626c <ftello64@plt+0x149e4>
   263b0:	tst	r1, #2
   263b4:	bne	263c0 <ftello64@plt+0x14b38>
   263b8:	ands	r2, r0, #8192	; 0x2000
   263bc:	bne	2626c <ftello64@plt+0x149e4>
   263c0:	tst	r1, #8
   263c4:	bne	263d0 <ftello64@plt+0x14b48>
   263c8:	ands	r0, r0, #32768	; 0x8000
   263cc:	bne	2626c <ftello64@plt+0x149e4>
   263d0:	ldr	r2, [ip, #108]	; 0x6c
   263d4:	ldr	r0, [ip, #84]	; 0x54
   263d8:	ldr	r9, [ip, #4]
   263dc:	cmp	r2, #1
   263e0:	str	r0, [sp, #36]	; 0x24
   263e4:	str	r2, [sp, #20]
   263e8:	blt	2647c <ftello64@plt+0x14bf4>
   263ec:	ldr	r4, [sp, #52]	; 0x34
   263f0:	ldr	r1, [ip, #116]	; 0x74
   263f4:	mov	r0, #0
   263f8:	mov	r5, #1
   263fc:	mov	lr, r4
   26400:	add	r3, r2, r0
   26404:	add	r3, r3, r3, lsr #31
   26408:	asr	r7, r3, #1
   2640c:	add	r6, r7, r7, lsl #1
   26410:	add	r6, r1, r6, lsl #3
   26414:	ldr	r6, [r6, #4]
   26418:	cmp	r6, lr
   2641c:	addlt	r0, r5, r3, asr #1
   26420:	movge	r2, r7
   26424:	cmp	r0, r2
   26428:	blt	26400 <ftello64@plt+0x14b78>
   2642c:	ldr	r1, [sp, #20]
   26430:	cmp	r0, r1
   26434:	bge	26494 <ftello64@plt+0x14c0c>
   26438:	cmn	r0, #1
   2643c:	beq	26494 <ftello64@plt+0x14c0c>
   26440:	ldr	r1, [ip, #116]	; 0x74
   26444:	add	r0, r0, r0, lsl #1
   26448:	add	r0, r1, r0, lsl #3
   2644c:	ldr	r1, [r0, #4]
   26450:	cmp	r1, lr
   26454:	bne	26494 <ftello64@plt+0x14c0c>
   26458:	ldr	r1, [r0]
   2645c:	ldr	r2, [sp, #48]	; 0x30
   26460:	cmp	r1, r2
   26464:	beq	2689c <ftello64@plt+0x15014>
   26468:	ldrb	r1, [r0, #20]
   2646c:	add	r0, r0, #24
   26470:	cmp	r1, #0
   26474:	bne	26458 <ftello64@plt+0x14bd0>
   26478:	b	26494 <ftello64@plt+0x14c0c>
   2647c:	ldr	r4, [sp, #52]	; 0x34
   26480:	mov	r0, #0
   26484:	mov	lr, r4
   26488:	ldr	r1, [sp, #20]
   2648c:	cmp	r0, r1
   26490:	blt	26438 <ftello64@plt+0x14bb0>
   26494:	ldr	r0, [ip, #124]	; 0x7c
   26498:	cmp	r0, #1
   2649c:	ldr	r0, [sp, #20]
   264a0:	blt	268a0 <ftello64@plt+0x15018>
   264a4:	ldr	r0, [sp, #36]	; 0x24
   264a8:	ldr	r1, [sp, #48]	; 0x30
   264ac:	mov	r3, #0
   264b0:	ldr	r0, [r0]
   264b4:	ldr	r2, [r0, r1, lsl #3]
   264b8:	str	r2, [sp, #32]
   264bc:	ldr	r1, [ip, #132]	; 0x84
   264c0:	str	r3, [sp, #28]
   264c4:	ldr	r6, [r1, r3, lsl #2]
   264c8:	ldr	r1, [r6, #4]
   264cc:	ldr	r0, [r0, r1, lsl #3]
   264d0:	cmp	r0, r2
   264d4:	bne	26870 <ftello64@plt+0x14fe8>
   264d8:	ldr	r0, [r6, #16]
   264dc:	ldr	r1, [r6]
   264e0:	mov	r8, #0
   264e4:	mov	r7, lr
   264e8:	str	r6, [sp, #40]	; 0x28
   264ec:	cmp	r0, #1
   264f0:	blt	26628 <ftello64@plt+0x14da0>
   264f4:	mov	r5, r1
   264f8:	ldr	r1, [r6, #20]
   264fc:	ldr	r4, [r1, r8, lsl #2]
   26500:	ldr	r1, [r4, #4]
   26504:	sub	sl, r1, r5
   26508:	str	r1, [fp, #-48]	; 0xffffffd0
   2650c:	cmp	sl, #1
   26510:	blt	26544 <ftello64@plt+0x14cbc>
   26514:	ldr	r1, [ip, #28]
   26518:	add	r3, sl, r7
   2651c:	cmp	r3, r1
   26520:	bgt	26598 <ftello64@plt+0x14d10>
   26524:	add	r0, r9, r7
   26528:	add	r1, r9, r5
   2652c:	mov	r2, sl
   26530:	bl	11708 <bcmp@plt>
   26534:	ldr	ip, [sp, #44]	; 0x2c
   26538:	ldr	lr, [sp, #52]	; 0x34
   2653c:	cmp	r0, #0
   26540:	bne	26620 <ftello64@plt+0x14d98>
   26544:	ldr	r3, [sp, #48]	; 0x30
   26548:	mov	r2, r4
   2654c:	mov	r0, ip
   26550:	mov	r1, r6
   26554:	str	lr, [sp]
   26558:	mov	r4, ip
   2655c:	bl	272d8 <ftello64@plt+0x15a50>
   26560:	cmp	r0, #1
   26564:	bhi	26bcc <ftello64@plt+0x15344>
   26568:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2656c:	ldr	r0, [r6, #16]
   26570:	ldr	r9, [r4, #4]
   26574:	mov	ip, r4
   26578:	ldr	r4, [sp, #52]	; 0x34
   2657c:	add	r8, r8, #1
   26580:	add	r7, sl, r7
   26584:	cmp	r8, r0
   26588:	mov	r5, r1
   2658c:	mov	lr, r4
   26590:	blt	264f8 <ftello64@plt+0x14c70>
   26594:	b	26628 <ftello64@plt+0x14da0>
   26598:	ldr	r2, [ip, #48]	; 0x30
   2659c:	cmp	r3, r2
   265a0:	bgt	26864 <ftello64@plt+0x14fdc>
   265a4:	ldr	r0, [ip, #36]	; 0x24
   265a8:	ldr	r6, [ip, #104]	; 0x68
   265ac:	cmp	r0, r3
   265b0:	cmple	r0, r2
   265b4:	blt	265c4 <ftello64@plt+0x14d3c>
   265b8:	cmp	r1, r3
   265bc:	cmple	r1, r2
   265c0:	bge	265e4 <ftello64@plt+0x14d5c>
   265c4:	add	r1, r3, #1
   265c8:	mov	r0, ip
   265cc:	mov	r9, r3
   265d0:	bl	26c04 <ftello64@plt+0x1537c>
   265d4:	ldr	ip, [sp, #44]	; 0x2c
   265d8:	mov	r3, r9
   265dc:	cmp	r0, #0
   265e0:	bne	26bcc <ftello64@plt+0x15344>
   265e4:	cmp	r3, r6
   265e8:	ble	26614 <ftello64@plt+0x14d8c>
   265ec:	sub	r0, r3, r6
   265f0:	mov	r1, #0
   265f4:	lsl	r2, r0, #2
   265f8:	ldr	r0, [ip, #100]	; 0x64
   265fc:	add	r0, r0, r6, lsl #2
   26600:	mov	r6, r3
   26604:	add	r0, r0, #4
   26608:	bl	11768 <memset@plt>
   2660c:	ldr	ip, [sp, #44]	; 0x2c
   26610:	str	r6, [ip, #104]	; 0x68
   26614:	ldr	r9, [ip, #4]
   26618:	ldr	r6, [sp, #40]	; 0x28
   2661c:	b	26524 <ftello64@plt+0x14c9c>
   26620:	ldr	r0, [r6, #16]
   26624:	mov	r1, r5
   26628:	cmp	r8, r0
   2662c:	blt	26870 <ftello64@plt+0x14fe8>
   26630:	cmp	r8, #0
   26634:	addne	r1, r1, #1
   26638:	cmp	r1, lr
   2663c:	ble	26658 <ftello64@plt+0x14dd0>
   26640:	b	26870 <ftello64@plt+0x14fe8>
   26644:	ldr	r6, [sp, #40]	; 0x28
   26648:	add	r1, sl, #1
   2664c:	cmp	sl, lr
   26650:	mov	r9, r8
   26654:	bge	26870 <ftello64@plt+0x14fe8>
   26658:	ldr	r0, [r6]
   2665c:	mov	sl, r1
   26660:	cmp	r1, r0
   26664:	ble	26690 <ftello64@plt+0x14e08>
   26668:	ldr	r0, [ip, #28]
   2666c:	cmp	r7, r0
   26670:	bge	267f4 <ftello64@plt+0x14f6c>
   26674:	add	r5, r7, #1
   26678:	add	r1, sl, r9
   2667c:	ldrb	r0, [r9, r7]
   26680:	ldrb	r1, [r1, #-1]
   26684:	cmp	r0, r1
   26688:	beq	26694 <ftello64@plt+0x14e0c>
   2668c:	b	26870 <ftello64@plt+0x14fe8>
   26690:	mov	r5, r7
   26694:	ldr	r0, [ip, #100]	; 0x64
   26698:	mov	r8, r9
   2669c:	mov	r7, r5
   266a0:	ldr	r2, [r0, sl, lsl #2]
   266a4:	cmp	r2, #0
   266a8:	beq	26644 <ftello64@plt+0x14dbc>
   266ac:	ldr	r0, [r2, #8]
   266b0:	cmp	r0, #1
   266b4:	blt	26644 <ftello64@plt+0x14dbc>
   266b8:	ldr	r1, [sp, #36]	; 0x24
   266bc:	ldr	r2, [r2, #12]
   266c0:	ldr	r4, [sp, #32]
   266c4:	ldr	r1, [r1]
   266c8:	b	266d8 <ftello64@plt+0x14e50>
   266cc:	add	r2, r2, #4
   266d0:	subs	r0, r0, #1
   266d4:	beq	26644 <ftello64@plt+0x14dbc>
   266d8:	ldr	r5, [r2]
   266dc:	add	r3, r1, r5, lsl #3
   266e0:	ldrb	r3, [r3, #4]
   266e4:	cmp	r3, #9
   266e8:	bne	266cc <ftello64@plt+0x14e44>
   266ec:	ldr	r3, [r1, r5, lsl #3]
   266f0:	cmp	r3, r4
   266f4:	bne	266cc <ftello64@plt+0x14e44>
   266f8:	cmn	r5, #1
   266fc:	beq	26644 <ftello64@plt+0x14dbc>
   26700:	ldr	r1, [r6, #8]
   26704:	mov	r4, lr
   26708:	str	r7, [fp, #-48]	; 0xffffffd0
   2670c:	cmp	r1, #0
   26710:	bne	26740 <ftello64@plt+0x14eb8>
   26714:	ldr	r0, [r6]
   26718:	mov	r9, #12
   2671c:	sub	r0, sl, r0
   26720:	add	r1, r0, #1
   26724:	mov	r0, #12
   26728:	bl	2f770 <ftello64@plt+0x1dee8>
   2672c:	ldr	ip, [sp, #44]	; 0x2c
   26730:	mov	r1, r0
   26734:	cmp	r0, #0
   26738:	str	r0, [r6, #8]
   2673c:	beq	26bbc <ftello64@plt+0x15334>
   26740:	ldr	r3, [r6]
   26744:	ldr	r2, [r6, #4]
   26748:	mov	r0, #9
   2674c:	stm	sp, {r5, sl}
   26750:	str	r0, [sp, #8]
   26754:	mov	r0, ip
   26758:	bl	274b0 <ftello64@plt+0x15c28>
   2675c:	ldr	ip, [sp, #44]	; 0x2c
   26760:	ldr	r7, [fp, #-48]	; 0xffffffd0
   26764:	cmp	r0, #1
   26768:	mov	lr, r4
   2676c:	beq	26644 <ftello64@plt+0x14dbc>
   26770:	mov	r9, r0
   26774:	cmp	r0, #0
   26778:	bne	26bbc <ftello64@plt+0x15334>
   2677c:	ldr	r7, [sp, #40]	; 0x28
   26780:	ldr	r1, [r7, #12]
   26784:	ldr	r0, [r7, #16]
   26788:	cmp	r0, r1
   2678c:	beq	2683c <ftello64@plt+0x14fb4>
   26790:	mov	r0, #1
   26794:	mov	r1, #20
   26798:	bl	2f770 <ftello64@plt+0x1dee8>
   2679c:	cmp	r0, #0
   267a0:	beq	26bec <ftello64@plt+0x15364>
   267a4:	mov	r2, r0
   267a8:	ldr	r0, [r7, #16]
   267ac:	ldr	r1, [r7, #20]
   267b0:	ldr	r3, [sp, #48]	; 0x30
   267b4:	str	r2, [r1, r0, lsl #2]
   267b8:	stm	r2, {r5, sl}
   267bc:	ldr	r5, [sp, #44]	; 0x2c
   267c0:	add	r0, r0, #1
   267c4:	mov	r1, r7
   267c8:	str	r0, [r7, #16]
   267cc:	str	r4, [sp]
   267d0:	mov	r0, r5
   267d4:	bl	272d8 <ftello64@plt+0x15a50>
   267d8:	cmp	r0, #1
   267dc:	bhi	26bcc <ftello64@plt+0x15344>
   267e0:	ldr	r8, [r5, #4]
   267e4:	ldr	r7, [fp, #-48]	; 0xffffffd0
   267e8:	mov	ip, r5
   267ec:	mov	lr, r4
   267f0:	b	26644 <ftello64@plt+0x14dbc>
   267f4:	ldr	r0, [ip, #48]	; 0x30
   267f8:	cmp	r7, r0
   267fc:	bge	26870 <ftello64@plt+0x14fe8>
   26800:	add	r5, r7, #1
   26804:	mov	r0, ip
   26808:	mov	r8, r7
   2680c:	mov	r4, ip
   26810:	mov	r1, r5
   26814:	bl	26c04 <ftello64@plt+0x1537c>
   26818:	cmp	r0, #0
   2681c:	bne	26bcc <ftello64@plt+0x15344>
   26820:	ldr	r9, [r4, #4]
   26824:	mov	ip, r4
   26828:	ldr	r4, [sp, #52]	; 0x34
   2682c:	ldr	r6, [sp, #40]	; 0x28
   26830:	mov	r7, r8
   26834:	mov	lr, r4
   26838:	b	26678 <ftello64@plt+0x14df0>
   2683c:	mov	r1, #1
   26840:	orr	r6, r1, r0, lsl #1
   26844:	ldr	r0, [r7, #20]
   26848:	lsl	r1, r6, #2
   2684c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26850:	cmp	r0, #0
   26854:	beq	26bec <ftello64@plt+0x15364>
   26858:	str	r6, [r7, #12]
   2685c:	str	r0, [r7, #20]
   26860:	b	26790 <ftello64@plt+0x14f08>
   26864:	mov	r1, r5
   26868:	cmp	r8, r0
   2686c:	bge	26630 <ftello64@plt+0x14da8>
   26870:	ldr	r3, [sp, #28]
   26874:	ldr	r0, [ip, #124]	; 0x7c
   26878:	add	r3, r3, #1
   2687c:	cmp	r3, r0
   26880:	bge	26894 <ftello64@plt+0x1500c>
   26884:	ldr	r0, [sp, #36]	; 0x24
   26888:	ldr	r2, [sp, #32]
   2688c:	ldr	r0, [r0]
   26890:	b	264bc <ftello64@plt+0x14c34>
   26894:	ldr	r0, [ip, #108]	; 0x6c
   26898:	b	268a0 <ftello64@plt+0x15018>
   2689c:	ldr	r0, [sp, #20]
   268a0:	ldr	r7, [sp, #20]
   268a4:	mov	r1, #0
   268a8:	str	r1, [fp, #-32]	; 0xffffffe0
   268ac:	cmp	r7, r0
   268b0:	blt	268c8 <ftello64@plt+0x15040>
   268b4:	b	2626c <ftello64@plt+0x149e4>
   268b8:	ldr	r0, [ip, #108]	; 0x6c
   268bc:	add	r7, r7, #1
   268c0:	cmp	r7, r0
   268c4:	bge	2626c <ftello64@plt+0x149e4>
   268c8:	ldr	r0, [ip, #116]	; 0x74
   268cc:	add	r1, r7, r7, lsl #1
   268d0:	ldr	r3, [sp, #48]	; 0x30
   268d4:	ldr	r2, [r0, r1, lsl #3]
   268d8:	cmp	r2, r3
   268dc:	bne	268b8 <ftello64@plt+0x15030>
   268e0:	add	r0, r0, r1, lsl #3
   268e4:	ldr	r2, [sp, #52]	; 0x34
   268e8:	ldr	r1, [r0, #4]
   268ec:	cmp	r1, r2
   268f0:	bne	268b8 <ftello64@plt+0x15030>
   268f4:	str	r7, [sp, #20]
   268f8:	ldr	r4, [r0, #8]
   268fc:	ldr	r7, [r0, #12]
   26900:	ldr	r0, [sp, #24]
   26904:	ldr	r8, [r0, #24]
   26908:	cmp	r7, r4
   2690c:	bne	26928 <ftello64@plt+0x150a0>
   26910:	ldr	r1, [sp, #48]	; 0x30
   26914:	ldr	r0, [r0, #20]
   26918:	add	r1, r1, r1, lsl #1
   2691c:	add	r0, r0, r1, lsl #2
   26920:	ldr	r0, [r0, #8]
   26924:	b	26934 <ftello64@plt+0x150ac>
   26928:	ldr	r0, [r0, #12]
   2692c:	ldr	r1, [sp, #48]	; 0x30
   26930:	add	r0, r0, r1, lsl #2
   26934:	ldr	r9, [r0]
   26938:	ldr	r0, [sp, #52]	; 0x34
   2693c:	add	r0, r7, r0
   26940:	sub	r5, r0, r4
   26944:	cmp	r5, #0
   26948:	ble	26984 <ftello64@plt+0x150fc>
   2694c:	ldr	r1, [ip, #48]	; 0x30
   26950:	sub	r0, r5, #1
   26954:	cmp	r1, r0
   26958:	beq	26b20 <ftello64@plt+0x15298>
   2695c:	ldr	r1, [ip, #80]	; 0x50
   26960:	cmp	r1, #2
   26964:	blt	2698c <ftello64@plt+0x15104>
   26968:	ldr	r1, [ip, #8]
   2696c:	ldr	r6, [r1, r0, lsl #2]
   26970:	cmn	r6, #1
   26974:	bne	269bc <ftello64@plt+0x15134>
   26978:	sub	r0, r0, #1
   2697c:	cmn	r0, #1
   26980:	bne	2696c <ftello64@plt+0x150e4>
   26984:	ldr	sl, [ip, #60]	; 0x3c
   26988:	b	269e4 <ftello64@plt+0x1515c>
   2698c:	ldr	r1, [ip, #4]
   26990:	ldr	r2, [ip, #68]	; 0x44
   26994:	mov	sl, #1
   26998:	ldrb	r0, [r1, r0]
   2699c:	ubfx	r1, r0, #5, #3
   269a0:	ldr	r1, [r2, r1, lsl #2]
   269a4:	and	r2, r0, #31
   269a8:	tst	r1, sl, lsl r2
   269ac:	moveq	sl, #0
   269b0:	cmpeq	r0, #10
   269b4:	bne	269e4 <ftello64@plt+0x1515c>
   269b8:	b	269d4 <ftello64@plt+0x1514c>
   269bc:	ldrb	r0, [ip, #78]	; 0x4e
   269c0:	cmp	r0, #0
   269c4:	bne	26b30 <ftello64@plt+0x152a8>
   269c8:	mov	sl, #0
   269cc:	cmp	r6, #10
   269d0:	bne	269e4 <ftello64@plt+0x1515c>
   269d4:	ldrb	r0, [ip, #77]	; 0x4d
   269d8:	cmp	r0, #0
   269dc:	movwne	r0, #1
   269e0:	lsl	sl, r0, #1
   269e4:	ldr	r0, [ip, #100]	; 0x64
   269e8:	ldr	r2, [sp, #52]	; 0x34
   269ec:	add	r1, r9, r9, lsl #1
   269f0:	ldr	r2, [r0, r2, lsl #2]
   269f4:	ldr	r0, [r0, r5, lsl #2]
   269f8:	cmp	r2, #0
   269fc:	beq	26a08 <ftello64@plt+0x15180>
   26a00:	ldr	r2, [r2, #8]
   26a04:	b	26a0c <ftello64@plt+0x15184>
   26a08:	mov	r2, #0
   26a0c:	add	r8, r8, r1, lsl #2
   26a10:	sub	r6, fp, #44	; 0x2c
   26a14:	cmp	r0, #0
   26a18:	str	r2, [fp, #-48]	; 0xffffffd0
   26a1c:	beq	26a88 <ftello64@plt+0x15200>
   26a20:	ldr	r1, [r0, #40]	; 0x28
   26a24:	mov	r0, r6
   26a28:	mov	r2, r8
   26a2c:	bl	27048 <ftello64@plt+0x157c0>
   26a30:	cmp	r0, #0
   26a34:	str	r0, [fp, #-32]	; 0xffffffe0
   26a38:	bne	26bd4 <ftello64@plt+0x1534c>
   26a3c:	ldr	r1, [sp, #24]
   26a40:	sub	r0, fp, #32
   26a44:	mov	r2, r6
   26a48:	mov	r3, sl
   26a4c:	bl	247f8 <ftello64@plt+0x12f70>
   26a50:	ldr	r6, [sp, #44]	; 0x2c
   26a54:	ldr	r1, [r6, #100]	; 0x64
   26a58:	str	r0, [r1, r5, lsl #2]
   26a5c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26a60:	bl	15b80 <ftello64@plt+0x42f8>
   26a64:	ldr	r0, [r6, #100]	; 0x64
   26a68:	mov	ip, r6
   26a6c:	ldr	r1, [r0, r5, lsl #2]
   26a70:	cmp	r1, #0
   26a74:	bne	26ab8 <ftello64@plt+0x15230>
   26a78:	ldr	r9, [fp, #-32]	; 0xffffffe0
   26a7c:	cmp	r9, #0
   26a80:	beq	26ab8 <ftello64@plt+0x15230>
   26a84:	b	26bc0 <ftello64@plt+0x15338>
   26a88:	ldr	r1, [sp, #24]
   26a8c:	sub	r0, fp, #32
   26a90:	mov	r2, r8
   26a94:	mov	r3, sl
   26a98:	bl	247f8 <ftello64@plt+0x12f70>
   26a9c:	ldr	ip, [sp, #44]	; 0x2c
   26aa0:	ldr	r1, [ip, #100]	; 0x64
   26aa4:	str	r0, [r1, r5, lsl #2]
   26aa8:	ldr	r0, [ip, #100]	; 0x64
   26aac:	ldr	r1, [r0, r5, lsl #2]
   26ab0:	cmp	r1, #0
   26ab4:	beq	26a78 <ftello64@plt+0x151f0>
   26ab8:	cmp	r7, r4
   26abc:	ldr	r7, [sp, #20]
   26ac0:	bne	268b8 <ftello64@plt+0x15030>
   26ac4:	ldr	r1, [sp, #52]	; 0x34
   26ac8:	ldr	r0, [r0, r1, lsl #2]
   26acc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   26ad0:	ldr	r0, [r0, #8]
   26ad4:	cmp	r0, r1
   26ad8:	ble	268b8 <ftello64@plt+0x15030>
   26adc:	ldr	r2, [sp, #52]	; 0x34
   26ae0:	mov	r0, ip
   26ae4:	mov	r1, r8
   26ae8:	mov	r4, ip
   26aec:	bl	26130 <ftello64@plt+0x148a8>
   26af0:	cmp	r0, #0
   26af4:	str	r0, [fp, #-32]	; 0xffffffe0
   26af8:	bne	26bf4 <ftello64@plt+0x1536c>
   26afc:	mov	r0, r4
   26b00:	mov	r1, r8
   26b04:	bl	26230 <ftello64@plt+0x149a8>
   26b08:	ldr	r7, [sp, #20]
   26b0c:	cmp	r0, #0
   26b10:	mov	ip, r4
   26b14:	str	r0, [fp, #-32]	; 0xffffffe0
   26b18:	beq	268b8 <ftello64@plt+0x15030>
   26b1c:	b	26bf4 <ftello64@plt+0x1536c>
   26b20:	ldr	r0, [ip, #88]	; 0x58
   26b24:	and	r0, r0, #2
   26b28:	eor	sl, r0, #10
   26b2c:	b	269e4 <ftello64@plt+0x1515c>
   26b30:	mov	r0, r6
   26b34:	bl	11738 <iswalnum@plt>
   26b38:	mov	sl, #1
   26b3c:	cmp	r6, #95	; 0x5f
   26b40:	beq	26b54 <ftello64@plt+0x152cc>
   26b44:	ldr	ip, [sp, #44]	; 0x2c
   26b48:	cmp	r0, #0
   26b4c:	beq	269c8 <ftello64@plt+0x15140>
   26b50:	b	269e4 <ftello64@plt+0x1515c>
   26b54:	ldr	ip, [sp, #44]	; 0x2c
   26b58:	b	269e4 <ftello64@plt+0x1515c>
   26b5c:	ldr	r0, [ip, #88]	; 0x58
   26b60:	and	r0, r0, #2
   26b64:	eor	r1, r0, #10
   26b68:	and	r0, r1, #1
   26b6c:	tst	r5, #1024	; 0x400
   26b70:	eor	r2, r0, #1
   26b74:	bne	2631c <ftello64@plt+0x14a94>
   26b78:	b	2639c <ftello64@plt+0x14b14>
   26b7c:	mov	r0, r6
   26b80:	bl	11738 <iswalnum@plt>
   26b84:	mov	r1, #1
   26b88:	mov	r2, #0
   26b8c:	cmp	r6, #95	; 0x5f
   26b90:	beq	26ba4 <ftello64@plt+0x1531c>
   26b94:	ldr	ip, [sp, #44]	; 0x2c
   26b98:	cmp	r0, #0
   26b9c:	beq	26370 <ftello64@plt+0x14ae8>
   26ba0:	b	2639c <ftello64@plt+0x14b14>
   26ba4:	ldr	ip, [sp, #44]	; 0x2c
   26ba8:	ldr	r0, [r4]
   26bac:	cmp	r2, #0
   26bb0:	beq	263a8 <ftello64@plt+0x14b20>
   26bb4:	b	263b0 <ftello64@plt+0x14b28>
   26bb8:	mov	r9, #0
   26bbc:	str	r9, [fp, #-32]	; 0xffffffe0
   26bc0:	mov	r0, r9
   26bc4:	sub	sp, fp, #28
   26bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26bcc:	mov	r9, r0
   26bd0:	b	26bbc <ftello64@plt+0x15334>
   26bd4:	mov	r9, r0
   26bd8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26bdc:	bl	15b80 <ftello64@plt+0x42f8>
   26be0:	mov	r0, r9
   26be4:	sub	sp, fp, #28
   26be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26bec:	mov	r9, #12
   26bf0:	b	26bbc <ftello64@plt+0x15334>
   26bf4:	mov	r9, r0
   26bf8:	mov	r0, r9
   26bfc:	sub	sp, fp, #28
   26c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c04:	push	{r4, r5, r6, r7, fp, lr}
   26c08:	add	fp, sp, #16
   26c0c:	mov	r4, r0
   26c10:	ldr	r0, [r0, #36]	; 0x24
   26c14:	mov	r5, #12
   26c18:	cmn	r0, #-536870910	; 0xe0000002
   26c1c:	bhi	26e00 <ftello64@plt+0x15578>
   26c20:	ldr	r6, [r4, #48]	; 0x30
   26c24:	ldr	r2, [r4, #80]	; 0x50
   26c28:	cmp	r6, r0, lsl #1
   26c2c:	lslge	r6, r0, #1
   26c30:	cmp	r6, r1
   26c34:	movle	r6, r1
   26c38:	cmp	r2, #2
   26c3c:	blt	26c84 <ftello64@plt+0x153fc>
   26c40:	cmn	r6, #-1073741823	; 0xc0000001
   26c44:	bhi	26e00 <ftello64@plt+0x15578>
   26c48:	ldr	r0, [r4, #8]
   26c4c:	lsl	r7, r6, #2
   26c50:	mov	r1, r7
   26c54:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26c58:	cmp	r0, #0
   26c5c:	beq	26e00 <ftello64@plt+0x15578>
   26c60:	str	r0, [r4, #8]
   26c64:	ldr	r0, [r4, #12]
   26c68:	cmp	r0, #0
   26c6c:	beq	26c84 <ftello64@plt+0x153fc>
   26c70:	mov	r1, r7
   26c74:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26c78:	cmp	r0, #0
   26c7c:	beq	26e00 <ftello64@plt+0x15578>
   26c80:	str	r0, [r4, #12]
   26c84:	ldrb	r0, [r4, #75]	; 0x4b
   26c88:	cmp	r0, #0
   26c8c:	beq	26ca8 <ftello64@plt+0x15420>
   26c90:	ldr	r0, [r4, #4]
   26c94:	mov	r1, r6
   26c98:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26c9c:	cmp	r0, #0
   26ca0:	beq	26e00 <ftello64@plt+0x15578>
   26ca4:	str	r0, [r4, #4]
   26ca8:	str	r6, [r4, #36]	; 0x24
   26cac:	ldr	r0, [r4, #100]	; 0x64
   26cb0:	cmp	r0, #0
   26cb4:	beq	26cd0 <ftello64@plt+0x15448>
   26cb8:	mov	r1, #4
   26cbc:	add	r1, r1, r6, lsl #2
   26cc0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   26cc4:	cmp	r0, #0
   26cc8:	beq	26e00 <ftello64@plt+0x15578>
   26ccc:	str	r0, [r4, #100]	; 0x64
   26cd0:	ldrb	r1, [r4, #72]	; 0x48
   26cd4:	ldr	r0, [r4, #80]	; 0x50
   26cd8:	cmp	r1, #0
   26cdc:	beq	26cfc <ftello64@plt+0x15474>
   26ce0:	cmp	r0, #2
   26ce4:	blt	26d10 <ftello64@plt+0x15488>
   26ce8:	mov	r0, r4
   26cec:	bl	1e2b0 <ftello64@plt+0xca28>
   26cf0:	cmp	r0, #0
   26cf4:	beq	26dfc <ftello64@plt+0x15574>
   26cf8:	pop	{r4, r5, r6, r7, fp, pc}
   26cfc:	cmp	r0, #2
   26d00:	blt	26d80 <ftello64@plt+0x154f8>
   26d04:	mov	r0, r4
   26d08:	bl	1ebd0 <ftello64@plt+0xd348>
   26d0c:	b	26dfc <ftello64@plt+0x15574>
   26d10:	ldr	r6, [r4, #36]	; 0x24
   26d14:	ldr	r0, [r4, #48]	; 0x30
   26d18:	ldr	r5, [r4, #28]
   26d1c:	cmp	r6, r0
   26d20:	movgt	r6, r0
   26d24:	cmp	r5, r6
   26d28:	bge	26d74 <ftello64@plt+0x154ec>
   26d2c:	bl	116b4 <__ctype_toupper_loc@plt>
   26d30:	ldr	r1, [r4]
   26d34:	ldr	r3, [r4, #24]
   26d38:	ldr	r2, [r4, #64]	; 0x40
   26d3c:	add	r1, r1, r3
   26d40:	cmp	r2, #0
   26d44:	ldrb	r1, [r1, r5]
   26d48:	bne	26d6c <ftello64@plt+0x154e4>
   26d4c:	ldr	r2, [r0]
   26d50:	ldr	r1, [r2, r1, lsl #2]
   26d54:	ldr	r2, [r4, #4]
   26d58:	strb	r1, [r2, r5]
   26d5c:	add	r5, r5, #1
   26d60:	cmp	r5, r6
   26d64:	blt	26d30 <ftello64@plt+0x154a8>
   26d68:	b	26d74 <ftello64@plt+0x154ec>
   26d6c:	ldrb	r1, [r2, r1]
   26d70:	b	26d4c <ftello64@plt+0x154c4>
   26d74:	str	r5, [r4, #28]
   26d78:	str	r5, [r4, #32]
   26d7c:	b	26dfc <ftello64@plt+0x15574>
   26d80:	ldr	r2, [r4, #64]	; 0x40
   26d84:	cmp	r2, #0
   26d88:	beq	26dfc <ftello64@plt+0x15574>
   26d8c:	ldr	r1, [r4, #36]	; 0x24
   26d90:	ldr	r3, [r4, #48]	; 0x30
   26d94:	ldr	r0, [r4, #28]
   26d98:	cmp	r1, r3
   26d9c:	movgt	r1, r3
   26da0:	cmp	r0, r1
   26da4:	bge	26df4 <ftello64@plt+0x1556c>
   26da8:	ldr	r6, [r4, #24]
   26dac:	ldm	r4, {r3, r7}
   26db0:	add	r6, r6, r0
   26db4:	ldrb	r3, [r3, r6]
   26db8:	ldrb	r2, [r2, r3]
   26dbc:	strb	r2, [r7, r0]
   26dc0:	add	r0, r0, #1
   26dc4:	cmp	r0, r1
   26dc8:	bge	26df4 <ftello64@plt+0x1556c>
   26dcc:	ldr	r7, [r4, #24]
   26dd0:	ldm	r4, {r2, r3}
   26dd4:	ldr	r6, [r4, #64]	; 0x40
   26dd8:	add	r2, r2, r7
   26ddc:	ldrb	r2, [r2, r0]
   26de0:	ldrb	r2, [r6, r2]
   26de4:	strb	r2, [r3, r0]
   26de8:	add	r0, r0, #1
   26dec:	cmp	r0, r1
   26df0:	blt	26dcc <ftello64@plt+0x15544>
   26df4:	str	r0, [r4, #28]
   26df8:	str	r0, [r4, #32]
   26dfc:	mov	r5, #0
   26e00:	mov	r0, r5
   26e04:	pop	{r4, r5, r6, r7, fp, pc}
   26e08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26e0c:	add	fp, sp, #24
   26e10:	sub	sp, sp, #16
   26e14:	mov	r9, r0
   26e18:	mov	r4, r1
   26e1c:	ldr	r5, [r1, #40]	; 0x28
   26e20:	ldr	r7, [r1, #84]	; 0x54
   26e24:	ldr	r0, [r1, #100]	; 0x64
   26e28:	ldr	r1, [r1, #104]	; 0x68
   26e2c:	mov	r6, r2
   26e30:	cmp	r5, r1
   26e34:	ble	26e54 <ftello64@plt+0x155cc>
   26e38:	str	r6, [r0, r5, lsl #2]
   26e3c:	str	r5, [r4, #104]	; 0x68
   26e40:	cmp	r6, #0
   26e44:	ldrne	r0, [r7, #76]	; 0x4c
   26e48:	cmpne	r0, #0
   26e4c:	beq	26fa4 <ftello64@plt+0x1571c>
   26e50:	b	26fb0 <ftello64@plt+0x15728>
   26e54:	ldr	r1, [r0, r5, lsl #2]
   26e58:	cmp	r1, #0
   26e5c:	beq	26ed4 <ftello64@plt+0x1564c>
   26e60:	ldr	r2, [r1, #40]	; 0x28
   26e64:	cmp	r6, #0
   26e68:	beq	26f1c <ftello64@plt+0x15694>
   26e6c:	ldr	r8, [r6, #40]	; 0x28
   26e70:	mov	r0, sp
   26e74:	mov	r1, r8
   26e78:	bl	27048 <ftello64@plt+0x157c0>
   26e7c:	cmp	r0, #0
   26e80:	str	r0, [r9]
   26e84:	bne	27008 <ftello64@plt+0x15780>
   26e88:	ldr	r0, [r4, #40]	; 0x28
   26e8c:	cmp	r0, #0
   26e90:	ble	26ecc <ftello64@plt+0x15644>
   26e94:	ldr	r1, [r4, #48]	; 0x30
   26e98:	sub	r0, r0, #1
   26e9c:	cmp	r1, r0
   26ea0:	beq	27018 <ftello64@plt+0x15790>
   26ea4:	ldr	r1, [r4, #80]	; 0x50
   26ea8:	cmp	r1, #2
   26eac:	blt	26eec <ftello64@plt+0x15664>
   26eb0:	ldr	r1, [r4, #8]
   26eb4:	ldr	r6, [r1, r0, lsl #2]
   26eb8:	cmn	r6, #1
   26ebc:	bne	26f40 <ftello64@plt+0x156b8>
   26ec0:	sub	r0, r0, #1
   26ec4:	cmn	r0, #1
   26ec8:	bne	26eb4 <ftello64@plt+0x1562c>
   26ecc:	ldr	r3, [r4, #60]	; 0x3c
   26ed0:	b	26f68 <ftello64@plt+0x156e0>
   26ed4:	str	r6, [r0, r5, lsl #2]
   26ed8:	cmp	r6, #0
   26edc:	ldrne	r0, [r7, #76]	; 0x4c
   26ee0:	cmpne	r0, #0
   26ee4:	beq	26fa4 <ftello64@plt+0x1571c>
   26ee8:	b	26fb0 <ftello64@plt+0x15728>
   26eec:	ldr	r1, [r4, #4]
   26ef0:	ldr	r2, [r4, #68]	; 0x44
   26ef4:	mov	r3, #1
   26ef8:	ldrb	r0, [r1, r0]
   26efc:	ubfx	r1, r0, #5, #3
   26f00:	ldr	r1, [r2, r1, lsl #2]
   26f04:	and	r2, r0, #31
   26f08:	tst	r1, r3, lsl r2
   26f0c:	moveq	r3, #0
   26f10:	cmpeq	r0, #10
   26f14:	bne	26f68 <ftello64@plt+0x156e0>
   26f18:	b	26f58 <ftello64@plt+0x156d0>
   26f1c:	vldr	d16, [r2]
   26f20:	ldr	r0, [r2, #8]
   26f24:	mov	r8, #0
   26f28:	str	r0, [sp, #8]
   26f2c:	mov	r0, r5
   26f30:	vstr	d16, [sp]
   26f34:	cmp	r0, #0
   26f38:	bgt	26e94 <ftello64@plt+0x1560c>
   26f3c:	b	26ecc <ftello64@plt+0x15644>
   26f40:	ldrb	r0, [r4, #78]	; 0x4e
   26f44:	cmp	r0, #0
   26f48:	bne	27028 <ftello64@plt+0x157a0>
   26f4c:	mov	r3, #0
   26f50:	cmp	r6, #10
   26f54:	bne	26f68 <ftello64@plt+0x156e0>
   26f58:	ldrb	r0, [r4, #77]	; 0x4d
   26f5c:	cmp	r0, #0
   26f60:	movwne	r0, #1
   26f64:	lsl	r3, r0, #1
   26f68:	mov	r2, sp
   26f6c:	mov	r0, r9
   26f70:	mov	r1, r7
   26f74:	bl	247f8 <ftello64@plt+0x12f70>
   26f78:	mov	r6, r0
   26f7c:	ldr	r0, [r4, #100]	; 0x64
   26f80:	cmp	r8, #0
   26f84:	str	r6, [r0, r5, lsl #2]
   26f88:	beq	26f94 <ftello64@plt+0x1570c>
   26f8c:	ldr	r0, [sp, #8]
   26f90:	bl	15b80 <ftello64@plt+0x42f8>
   26f94:	cmp	r6, #0
   26f98:	ldrne	r0, [r7, #76]	; 0x4c
   26f9c:	cmpne	r0, #0
   26fa0:	bne	26fb0 <ftello64@plt+0x15728>
   26fa4:	mov	r0, r6
   26fa8:	sub	sp, fp, #24
   26fac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26fb0:	add	r7, r6, #4
   26fb4:	mov	r0, r4
   26fb8:	mov	r2, r5
   26fbc:	mov	r1, r7
   26fc0:	bl	26130 <ftello64@plt+0x148a8>
   26fc4:	cmp	r0, #0
   26fc8:	str	r0, [r9]
   26fcc:	bne	27008 <ftello64@plt+0x15780>
   26fd0:	ldrb	r0, [r6, #52]	; 0x34
   26fd4:	tst	r0, #64	; 0x40
   26fd8:	beq	26fa4 <ftello64@plt+0x1571c>
   26fdc:	mov	r0, r4
   26fe0:	mov	r1, r7
   26fe4:	bl	26230 <ftello64@plt+0x149a8>
   26fe8:	str	r0, [r9]
   26fec:	cmp	r0, #0
   26ff0:	mov	r6, #0
   26ff4:	ldreq	r0, [r4, #100]	; 0x64
   26ff8:	ldreq	r6, [r0, r5, lsl #2]
   26ffc:	mov	r0, r6
   27000:	sub	sp, fp, #24
   27004:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27008:	mov	r6, #0
   2700c:	mov	r0, r6
   27010:	sub	sp, fp, #24
   27014:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27018:	ldr	r0, [r4, #88]	; 0x58
   2701c:	and	r0, r0, #2
   27020:	eor	r3, r0, #10
   27024:	b	26f68 <ftello64@plt+0x156e0>
   27028:	mov	r0, r6
   2702c:	bl	11738 <iswalnum@plt>
   27030:	mov	r3, #1
   27034:	cmp	r6, #95	; 0x5f
   27038:	beq	26f68 <ftello64@plt+0x156e0>
   2703c:	cmp	r0, #0
   27040:	beq	26f4c <ftello64@plt+0x156c4>
   27044:	b	26f68 <ftello64@plt+0x156e0>
   27048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2704c:	add	fp, sp, #28
   27050:	sub	sp, sp, #20
   27054:	mov	sl, r2
   27058:	cmp	r1, #0
   2705c:	str	r0, [sp, #16]
   27060:	beq	271d4 <ftello64@plt+0x1594c>
   27064:	ldr	r0, [r1, #4]
   27068:	mov	r8, r1
   2706c:	cmp	sl, #0
   27070:	beq	27190 <ftello64@plt+0x15908>
   27074:	cmp	r0, #1
   27078:	blt	27190 <ftello64@plt+0x15908>
   2707c:	ldr	r1, [sl, #4]
   27080:	cmp	r1, #1
   27084:	blt	27190 <ftello64@plt+0x15908>
   27088:	ldr	r4, [sp, #16]
   2708c:	add	r0, r1, r0
   27090:	str	r0, [r4]
   27094:	lsl	r0, r0, #2
   27098:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2709c:	cmp	r0, #0
   270a0:	str	r0, [r4, #8]
   270a4:	beq	272cc <ftello64@plt+0x15a44>
   270a8:	ldr	r9, [sl, #4]
   270ac:	ldr	lr, [r8, #4]
   270b0:	mov	r7, #0
   270b4:	mov	r1, #0
   270b8:	cmp	r9, #0
   270bc:	movwgt	r1, #1
   270c0:	cmp	lr, #1
   270c4:	blt	27250 <ftello64@plt+0x159c8>
   270c8:	mov	r2, #0
   270cc:	mov	ip, #0
   270d0:	str	r2, [sp, #8]
   270d4:	mov	r2, #0
   270d8:	str	r2, [sp, #12]
   270dc:	mov	r2, #0
   270e0:	ldr	r4, [sp, #12]
   270e4:	mov	r7, ip
   270e8:	tst	r1, #1
   270ec:	beq	27280 <ftello64@plt+0x159f8>
   270f0:	ldr	r1, [sl, #8]
   270f4:	ldr	r5, [r1, r7, lsl #2]
   270f8:	ldr	r1, [r8, #8]
   270fc:	ldr	r3, [r1, r2, lsl #2]
   27100:	cmp	r3, r5
   27104:	ble	2712c <ftello64@plt+0x158a4>
   27108:	add	r7, r7, #1
   2710c:	str	r5, [r0, r4, lsl #2]
   27110:	mov	r1, #0
   27114:	add	r4, r4, #1
   27118:	cmp	r9, r7
   2711c:	movwgt	r1, #1
   27120:	cmp	lr, r2
   27124:	bgt	270e8 <ftello64@plt+0x15860>
   27128:	b	27254 <ftello64@plt+0x159cc>
   2712c:	str	r3, [r0, r4, lsl #2]
   27130:	ldr	r6, [sp, #8]
   27134:	add	r1, r7, #1
   27138:	mov	ip, r7
   2713c:	add	r2, r2, #1
   27140:	ldr	r9, [sl, #4]
   27144:	ldr	lr, [r8, #4]
   27148:	moveq	ip, r1
   2714c:	str	r1, [sp, #4]
   27150:	mov	r1, #0
   27154:	sub	r6, r6, #1
   27158:	cmp	r9, ip
   2715c:	str	r6, [sp, #8]
   27160:	add	r6, r4, #1
   27164:	movwgt	r1, #1
   27168:	cmp	lr, r2
   2716c:	str	r6, [sp, #12]
   27170:	bgt	270e0 <ftello64@plt+0x15858>
   27174:	ldr	r2, [sp, #4]
   27178:	cmp	r3, r5
   2717c:	add	r4, r4, #1
   27180:	moveq	r7, r2
   27184:	cmp	r1, #0
   27188:	bne	2725c <ftello64@plt+0x159d4>
   2718c:	b	272a8 <ftello64@plt+0x15a20>
   27190:	cmp	r0, #1
   27194:	blt	271d4 <ftello64@plt+0x1594c>
   27198:	ldr	r1, [sp, #16]
   2719c:	str	r0, [r1, #4]
   271a0:	ldr	r1, [r8, #4]
   271a4:	cmp	r1, #1
   271a8:	blt	27234 <ftello64@plt+0x159ac>
   271ac:	ldr	r4, [sp, #16]
   271b0:	str	r0, [r4]
   271b4:	lsl	r0, r0, #2
   271b8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   271bc:	cmp	r0, #0
   271c0:	str	r0, [r4, #8]
   271c4:	beq	272bc <ftello64@plt+0x15a34>
   271c8:	ldr	r2, [r8, #4]
   271cc:	ldr	r1, [r8, #8]
   271d0:	b	27220 <ftello64@plt+0x15998>
   271d4:	cmp	sl, #0
   271d8:	beq	27234 <ftello64@plt+0x159ac>
   271dc:	ldr	r0, [sl, #4]
   271e0:	cmp	r0, #1
   271e4:	blt	27234 <ftello64@plt+0x159ac>
   271e8:	ldr	r1, [sp, #16]
   271ec:	str	r0, [r1, #4]
   271f0:	ldr	r1, [sl, #4]
   271f4:	cmp	r1, #1
   271f8:	blt	27234 <ftello64@plt+0x159ac>
   271fc:	ldr	r4, [sp, #16]
   27200:	str	r0, [r4]
   27204:	lsl	r0, r0, #2
   27208:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2720c:	cmp	r0, #0
   27210:	str	r0, [r4, #8]
   27214:	beq	272bc <ftello64@plt+0x15a34>
   27218:	ldr	r2, [sl, #4]
   2721c:	ldr	r1, [sl, #8]
   27220:	lsl	r2, r2, #2
   27224:	bl	1157c <memcpy@plt>
   27228:	mov	r0, #0
   2722c:	sub	sp, fp, #28
   27230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27234:	ldr	r1, [sp, #16]
   27238:	mov	r0, #0
   2723c:	str	r0, [r1]
   27240:	str	r0, [r1, #4]
   27244:	str	r0, [r1, #8]
   27248:	sub	sp, fp, #28
   2724c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27250:	mov	r4, #0
   27254:	cmp	r1, #0
   27258:	beq	272a8 <ftello64@plt+0x15a20>
   2725c:	ldr	r1, [sl, #8]
   27260:	sub	r2, r9, r7
   27264:	add	r0, r0, r4, lsl #2
   27268:	lsl	r2, r2, #2
   2726c:	add	r1, r1, r7, lsl #2
   27270:	bl	1157c <memcpy@plt>
   27274:	sub	r0, r4, r7
   27278:	add	r4, r0, r9
   2727c:	b	272a8 <ftello64@plt+0x15a20>
   27280:	ldr	r1, [r8, #8]
   27284:	add	r0, r0, r4, lsl #2
   27288:	add	r1, r1, r2, lsl #2
   2728c:	sub	r2, lr, r2
   27290:	lsl	r2, r2, #2
   27294:	bl	1157c <memcpy@plt>
   27298:	ldr	r0, [r8, #4]
   2729c:	ldr	r1, [sp, #8]
   272a0:	add	r0, r0, r1
   272a4:	add	r4, r0, r4
   272a8:	ldr	r0, [sp, #16]
   272ac:	str	r4, [r0, #4]
   272b0:	mov	r0, #0
   272b4:	sub	sp, fp, #28
   272b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   272bc:	ldr	r1, [sp, #16]
   272c0:	mov	r0, #0
   272c4:	str	r0, [r1]
   272c8:	str	r0, [r1, #4]
   272cc:	mov	r0, #12
   272d0:	sub	sp, fp, #28
   272d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   272d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   272dc:	add	fp, sp, #28
   272e0:	sub	sp, sp, #12
   272e4:	mov	r6, r2
   272e8:	mov	r7, r3
   272ec:	ldr	r2, [r2]
   272f0:	mov	r4, r0
   272f4:	mov	r0, #8
   272f8:	mov	r8, r1
   272fc:	ldr	r9, [fp, #8]
   27300:	ldr	r3, [r6, #4]
   27304:	str	r0, [sp, #8]
   27308:	add	r1, r6, #8
   2730c:	mov	r0, r4
   27310:	stm	sp, {r7, r9}
   27314:	bl	274b0 <ftello64@plt+0x15c28>
   27318:	mov	r5, r0
   2731c:	cmp	r0, #0
   27320:	beq	27330 <ftello64@plt+0x15aa8>
   27324:	mov	r0, r5
   27328:	sub	sp, fp, #28
   2732c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27330:	ldr	r0, [r4, #108]	; 0x6c
   27334:	ldr	r1, [r4, #112]	; 0x70
   27338:	ldr	sl, [r6, #4]
   2733c:	ldr	r5, [r8]
   27340:	cmp	r0, r1
   27344:	blt	27394 <ftello64@plt+0x15b0c>
   27348:	ldr	r0, [r4, #116]	; 0x74
   2734c:	add	r1, r1, r1, lsl #1
   27350:	lsl	r1, r1, #4
   27354:	bl	2f7f4 <ftello64@plt+0x1df6c>
   27358:	cmp	r0, #0
   2735c:	beq	27498 <ftello64@plt+0x15c10>
   27360:	str	r0, [r4, #116]	; 0x74
   27364:	ldr	r1, [r4, #108]	; 0x6c
   27368:	ldr	r2, [r4, #112]	; 0x70
   2736c:	add	r1, r1, r1, lsl #1
   27370:	add	r0, r0, r1, lsl #3
   27374:	add	r1, r2, r2, lsl #1
   27378:	lsl	r2, r1, #3
   2737c:	mov	r1, #0
   27380:	bl	11768 <memset@plt>
   27384:	ldr	r1, [r4, #112]	; 0x70
   27388:	ldr	r0, [r4, #108]	; 0x6c
   2738c:	lsl	r1, r1, #1
   27390:	str	r1, [r4, #112]	; 0x70
   27394:	ldr	r1, [r4, #116]	; 0x74
   27398:	cmp	r0, #1
   2739c:	blt	273bc <ftello64@plt+0x15b34>
   273a0:	sub	r2, r0, #1
   273a4:	add	r2, r2, r2, lsl #1
   273a8:	add	r2, r1, r2, lsl #3
   273ac:	ldr	r3, [r2, #4]
   273b0:	cmp	r3, r9
   273b4:	moveq	r3, #1
   273b8:	strbeq	r3, [r2, #20]
   273bc:	add	r2, r0, r0, lsl #1
   273c0:	cmp	sl, r5
   273c4:	mov	r3, #0
   273c8:	mov	ip, #0
   273cc:	add	r0, r0, #1
   273d0:	mvneq	r3, #0
   273d4:	str	r7, [r1, r2, lsl #3]!
   273d8:	str	r9, [r1, #4]
   273dc:	str	r5, [r1, #8]
   273e0:	str	sl, [r1, #12]
   273e4:	str	r3, [r1, #16]
   273e8:	str	r0, [r4, #108]	; 0x6c
   273ec:	strb	ip, [r1, #20]
   273f0:	sub	r0, sl, r5
   273f4:	ldr	r1, [r4, #120]	; 0x78
   273f8:	cmp	r1, r0
   273fc:	strlt	r0, [r4, #120]	; 0x78
   27400:	ldr	r0, [r6, #4]
   27404:	ldr	r1, [r8]
   27408:	ldr	r7, [r4, #104]	; 0x68
   2740c:	add	r0, r0, r9
   27410:	sub	r6, r0, r1
   27414:	ldr	r0, [r4, #36]	; 0x24
   27418:	cmp	r0, r6
   2741c:	bgt	2742c <ftello64@plt+0x15ba4>
   27420:	ldr	r1, [r4, #48]	; 0x30
   27424:	cmp	r0, r1
   27428:	blt	27444 <ftello64@plt+0x15bbc>
   2742c:	ldr	r0, [r4, #28]
   27430:	cmp	r0, r6
   27434:	bgt	2745c <ftello64@plt+0x15bd4>
   27438:	ldr	r1, [r4, #48]	; 0x30
   2743c:	cmp	r0, r1
   27440:	bge	2745c <ftello64@plt+0x15bd4>
   27444:	add	r1, r6, #1
   27448:	mov	r0, r4
   2744c:	bl	26c04 <ftello64@plt+0x1537c>
   27450:	mov	r5, r0
   27454:	cmp	r0, #0
   27458:	bne	27324 <ftello64@plt+0x15a9c>
   2745c:	mov	r5, #0
   27460:	cmp	r6, r7
   27464:	ble	27324 <ftello64@plt+0x15a9c>
   27468:	sub	r0, r6, r7
   2746c:	mov	r1, #0
   27470:	mov	r5, #0
   27474:	lsl	r2, r0, #2
   27478:	ldr	r0, [r4, #100]	; 0x64
   2747c:	add	r0, r0, r7, lsl #2
   27480:	add	r0, r0, #4
   27484:	bl	11768 <memset@plt>
   27488:	str	r6, [r4, #104]	; 0x68
   2748c:	mov	r0, r5
   27490:	sub	sp, fp, #28
   27494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27498:	ldr	r0, [r4, #116]	; 0x74
   2749c:	bl	15b80 <ftello64@plt+0x42f8>
   274a0:	mov	r5, #12
   274a4:	mov	r0, r5
   274a8:	sub	sp, fp, #28
   274ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   274b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   274b4:	add	fp, sp, #28
   274b8:	sub	sp, sp, #84	; 0x54
   274bc:	ldr	r7, [r0, #84]	; 0x54
   274c0:	mov	ip, r1
   274c4:	mov	r1, #0
   274c8:	mov	lr, r2
   274cc:	mov	r9, r3
   274d0:	str	r0, [sp, #44]	; 0x2c
   274d4:	str	r1, [fp, #-52]	; 0xffffffcc
   274d8:	ldr	r4, [ip, #4]
   274dc:	ldr	r1, [r7]
   274e0:	str	r7, [sp, #24]
   274e4:	ldr	sl, [r1, r2, lsl #3]
   274e8:	ldr	r1, [r0, #120]	; 0x78
   274ec:	ldr	r2, [fp, #12]
   274f0:	add	r2, r1, r2
   274f4:	cmp	r4, r2
   274f8:	str	sl, [sp, #20]
   274fc:	ble	27e68 <ftello64@plt+0x165e0>
   27500:	ldr	r2, [r0, #100]	; 0x64
   27504:	ldr	r5, [ip]
   27508:	ldr	r4, [r0, #40]	; 0x28
   2750c:	ldr	r1, [r0, #88]	; 0x58
   27510:	str	r2, [sp, #8]
   27514:	ldr	r2, [ip, #8]
   27518:	cmp	r5, #0
   2751c:	str	r4, [sp, #12]
   27520:	moveq	r5, r9
   27524:	cmp	r5, #0
   27528:	str	r2, [r0, #100]	; 0x64
   2752c:	str	r5, [r0, #40]	; 0x28
   27530:	ble	27ed8 <ftello64@plt+0x16650>
   27534:	ldr	r2, [r0, #48]	; 0x30
   27538:	sub	r3, r5, #1
   2753c:	cmp	r2, r3
   27540:	beq	27eec <ftello64@plt+0x16664>
   27544:	ldr	r1, [r0, #80]	; 0x50
   27548:	cmp	r1, #2
   2754c:	blt	275c0 <ftello64@plt+0x15d38>
   27550:	ldr	r1, [r0, #8]
   27554:	ldr	r6, [r1, r3, lsl #2]
   27558:	cmn	r6, #1
   2755c:	bne	275f0 <ftello64@plt+0x15d68>
   27560:	sub	r3, r3, #1
   27564:	cmn	r3, #1
   27568:	bne	27554 <ftello64@plt+0x15ccc>
   2756c:	ldr	r0, [sp, #44]	; 0x2c
   27570:	ldr	r8, [r0, #60]	; 0x3c
   27574:	cmp	r5, r9
   27578:	str	ip, [sp, #16]
   2757c:	beq	2762c <ftello64@plt+0x15da4>
   27580:	ldr	r9, [sp, #44]	; 0x2c
   27584:	ldr	r0, [r9, #100]	; 0x64
   27588:	ldr	r6, [r0, r5, lsl #2]
   2758c:	cmp	r6, #0
   27590:	beq	276f8 <ftello64@plt+0x15e70>
   27594:	ldrb	r0, [r6, #52]	; 0x34
   27598:	tst	r0, #64	; 0x40
   2759c:	bne	27718 <ftello64@plt+0x15e90>
   275a0:	mov	r0, #0
   275a4:	str	r0, [sp, #52]	; 0x34
   275a8:	str	r0, [sp, #48]	; 0x30
   275ac:	str	r0, [sp, #56]	; 0x38
   275b0:	ldr	r4, [fp, #12]
   275b4:	cmp	r5, r4
   275b8:	blt	27770 <ftello64@plt+0x15ee8>
   275bc:	b	27d50 <ftello64@plt+0x164c8>
   275c0:	ldr	r1, [r0, #4]
   275c4:	ldr	r2, [r0, #68]	; 0x44
   275c8:	mov	r8, #1
   275cc:	ldrb	r0, [r1, r3]
   275d0:	ubfx	r1, r0, #5, #3
   275d4:	ldr	r1, [r2, r1, lsl #2]
   275d8:	and	r2, r0, #31
   275dc:	tst	r1, r8, lsl r2
   275e0:	moveq	r8, #0
   275e4:	cmpeq	r0, #10
   275e8:	bne	27620 <ftello64@plt+0x15d98>
   275ec:	b	2760c <ftello64@plt+0x15d84>
   275f0:	ldr	r0, [sp, #44]	; 0x2c
   275f4:	ldrb	r0, [r0, #78]	; 0x4e
   275f8:	cmp	r0, #0
   275fc:	bne	27f3c <ftello64@plt+0x166b4>
   27600:	mov	r8, #0
   27604:	cmp	r6, #10
   27608:	bne	27620 <ftello64@plt+0x15d98>
   2760c:	ldr	r0, [sp, #44]	; 0x2c
   27610:	ldrb	r0, [r0, #77]	; 0x4d
   27614:	cmp	r0, #0
   27618:	movwne	r0, #1
   2761c:	lsl	r8, r0, #1
   27620:	cmp	r5, r9
   27624:	str	ip, [sp, #16]
   27628:	bne	27580 <ftello64@plt+0x15cf8>
   2762c:	mov	r0, #1
   27630:	mov	r6, lr
   27634:	str	r0, [sp, #52]	; 0x34
   27638:	str	r0, [sp, #48]	; 0x30
   2763c:	mov	r0, #4
   27640:	bl	2f7c4 <ftello64@plt+0x1df3c>
   27644:	cmp	r0, #0
   27648:	str	r0, [sp, #56]	; 0x38
   2764c:	beq	27f1c <ftello64@plt+0x16694>
   27650:	ldr	r3, [fp, #16]
   27654:	str	r6, [r0]
   27658:	mov	r0, #0
   2765c:	add	r1, sp, #48	; 0x30
   27660:	mov	r2, sl
   27664:	str	r0, [fp, #-52]	; 0xffffffcc
   27668:	mov	r0, r7
   2766c:	bl	27f84 <ftello64@plt+0x166fc>
   27670:	cmp	r0, #0
   27674:	str	r0, [fp, #-52]	; 0xffffffcc
   27678:	bne	27f04 <ftello64@plt+0x1667c>
   2767c:	ldr	r0, [sp, #52]	; 0x34
   27680:	ldr	r9, [sp, #44]	; 0x2c
   27684:	cmp	r0, #0
   27688:	beq	276b4 <ftello64@plt+0x15e2c>
   2768c:	ldr	r0, [fp, #16]
   27690:	ldr	r3, [sp, #20]
   27694:	add	r1, sp, #48	; 0x30
   27698:	mov	r2, r5
   2769c:	str	r0, [sp]
   276a0:	mov	r0, r9
   276a4:	bl	280cc <ftello64@plt+0x16844>
   276a8:	cmp	r0, #0
   276ac:	str	r0, [fp, #-52]	; 0xffffffcc
   276b0:	bne	27f04 <ftello64@plt+0x1667c>
   276b4:	ldr	r1, [sp, #24]
   276b8:	sub	r0, fp, #52	; 0x34
   276bc:	add	r2, sp, #48	; 0x30
   276c0:	mov	r3, r8
   276c4:	bl	247f8 <ftello64@plt+0x12f70>
   276c8:	mov	r6, r0
   276cc:	cmp	r0, #0
   276d0:	bne	276e0 <ftello64@plt+0x15e58>
   276d4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   276d8:	cmp	r0, #0
   276dc:	bne	27e3c <ftello64@plt+0x165b4>
   276e0:	ldr	r0, [r9, #100]	; 0x64
   276e4:	str	r6, [r0, r5, lsl #2]
   276e8:	ldr	r4, [fp, #12]
   276ec:	cmp	r5, r4
   276f0:	blt	27770 <ftello64@plt+0x15ee8>
   276f4:	b	27d50 <ftello64@plt+0x164c8>
   276f8:	mov	r6, #0
   276fc:	str	r6, [sp, #52]	; 0x34
   27700:	str	r6, [sp, #48]	; 0x30
   27704:	str	r6, [sp, #56]	; 0x38
   27708:	ldr	r4, [fp, #12]
   2770c:	cmp	r5, r4
   27710:	blt	27770 <ftello64@plt+0x15ee8>
   27714:	b	27d50 <ftello64@plt+0x164c8>
   27718:	ldr	r0, [r6, #8]
   2771c:	cmp	r0, #1
   27720:	str	r0, [sp, #52]	; 0x34
   27724:	blt	27e00 <ftello64@plt+0x16578>
   27728:	str	r0, [sp, #48]	; 0x30
   2772c:	lsl	r0, r0, #2
   27730:	bl	2f7c4 <ftello64@plt+0x1df3c>
   27734:	cmp	r0, #0
   27738:	str	r0, [sp, #56]	; 0x38
   2773c:	beq	27f1c <ftello64@plt+0x16694>
   27740:	ldr	r2, [r6, #8]
   27744:	ldr	r1, [r6, #12]
   27748:	lsl	r2, r2, #2
   2774c:	bl	1157c <memcpy@plt>
   27750:	ldrb	r0, [r6, #52]	; 0x34
   27754:	mov	r1, #0
   27758:	str	r1, [fp, #-52]	; 0xffffffcc
   2775c:	tst	r0, #64	; 0x40
   27760:	bne	2768c <ftello64@plt+0x15e04>
   27764:	ldr	r4, [fp, #12]
   27768:	cmp	r5, r4
   2776c:	bge	27d50 <ftello64@plt+0x164c8>
   27770:	ldr	r7, [sp, #24]
   27774:	ldr	sl, [sp, #20]
   27778:	ldr	r4, [fp, #16]
   2777c:	add	r8, sp, #48	; 0x30
   27780:	mov	r0, #0
   27784:	str	r6, [sp, #40]	; 0x28
   27788:	b	277b8 <ftello64@plt+0x15f30>
   2778c:	ldr	r1, [sp, #40]	; 0x28
   27790:	ldr	r0, [r9, #100]	; 0x64
   27794:	ldr	r5, [sp, #28]
   27798:	str	r1, [r0, r5, lsl #2]
   2779c:	cmp	r1, #0
   277a0:	ldr	r1, [sp, #32]
   277a4:	mov	r0, #0
   277a8:	addeq	r0, r1, #1
   277ac:	ldr	r1, [fp, #12]
   277b0:	cmp	r5, r1
   277b4:	beq	27d4c <ftello64@plt+0x164c4>
   277b8:	str	r0, [sp, #32]
   277bc:	ldr	r0, [r9, #120]	; 0x78
   277c0:	ldr	r1, [sp, #32]
   277c4:	cmp	r1, r0
   277c8:	bgt	27d50 <ftello64@plt+0x164c8>
   277cc:	mov	r0, #0
   277d0:	add	r1, r5, #1
   277d4:	str	r0, [sp, #52]	; 0x34
   277d8:	str	r1, [sp, #28]
   277dc:	ldr	r0, [r9, #100]	; 0x64
   277e0:	ldr	r0, [r0, r1, lsl #2]
   277e4:	cmp	r0, #0
   277e8:	beq	27804 <ftello64@plt+0x15f7c>
   277ec:	add	r1, r0, #4
   277f0:	mov	r0, r8
   277f4:	bl	244d8 <ftello64@plt+0x12c50>
   277f8:	cmp	r0, #0
   277fc:	str	r0, [fp, #-52]	; 0xffffffcc
   27800:	bne	27e3c <ftello64@plt+0x165b4>
   27804:	ldr	r1, [sp, #40]	; 0x28
   27808:	cmp	r1, #0
   2780c:	beq	27c04 <ftello64@plt+0x1637c>
   27810:	mov	r0, #0
   27814:	ldr	r8, [r9, #84]	; 0x54
   27818:	str	r0, [fp, #-32]	; 0xffffffe0
   2781c:	str	r0, [fp, #-44]	; 0xffffffd4
   27820:	str	r0, [fp, #-48]	; 0xffffffd0
   27824:	str	r0, [fp, #-40]	; 0xffffffd8
   27828:	ldr	r1, [r1, #20]
   2782c:	cmp	r1, #1
   27830:	blt	27bf0 <ftello64@plt+0x16368>
   27834:	ldr	r7, [sp, #40]	; 0x28
   27838:	mov	r4, #0
   2783c:	b	27870 <ftello64@plt+0x15fe8>
   27840:	ldr	r1, [sp, #52]	; 0x34
   27844:	cmp	r1, #0
   27848:	bne	279fc <ftello64@plt+0x16174>
   2784c:	ldr	r0, [sp, #56]	; 0x38
   27850:	str	r6, [r0]
   27854:	ldr	r0, [sp, #52]	; 0x34
   27858:	add	r0, r0, #1
   2785c:	str	r0, [sp, #52]	; 0x34
   27860:	ldr	r0, [r7, #20]
   27864:	add	r4, r4, #1
   27868:	cmp	r4, r0
   2786c:	bge	27be4 <ftello64@plt+0x1635c>
   27870:	ldr	r0, [r7, #24]
   27874:	ldr	sl, [r0, r4, lsl #2]
   27878:	ldr	r0, [r8]
   2787c:	add	r1, r0, sl, lsl #3
   27880:	ldrb	r1, [r1, #6]
   27884:	tst	r1, #16
   27888:	beq	27998 <ftello64@plt+0x16110>
   2788c:	mov	r0, r8
   27890:	mov	r1, sl
   27894:	mov	r2, r9
   27898:	mov	r3, r5
   2789c:	bl	28af4 <ftello64@plt+0x1726c>
   278a0:	mov	r9, r0
   278a4:	cmp	r0, #2
   278a8:	blt	27984 <ftello64@plt+0x160fc>
   278ac:	ldr	r0, [sp, #44]	; 0x2c
   278b0:	ldr	r1, [r8, #12]
   278b4:	add	r6, r9, r5
   278b8:	ldr	r0, [r0, #100]	; 0x64
   278bc:	ldr	r1, [r1, sl, lsl #2]
   278c0:	ldr	r0, [r0, r6, lsl #2]
   278c4:	str	r1, [sp, #36]	; 0x24
   278c8:	mov	r1, #0
   278cc:	str	r1, [fp, #-44]	; 0xffffffd4
   278d0:	cmp	r0, #0
   278d4:	beq	278f0 <ftello64@plt+0x16068>
   278d8:	add	r1, r0, #4
   278dc:	sub	r0, fp, #48	; 0x30
   278e0:	bl	244d8 <ftello64@plt+0x12c50>
   278e4:	cmp	r0, #0
   278e8:	str	r0, [fp, #-32]	; 0xffffffe0
   278ec:	bne	27e2c <ftello64@plt+0x165a4>
   278f0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   278f4:	cmp	r2, #0
   278f8:	beq	27924 <ftello64@plt+0x1609c>
   278fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   27900:	ldr	r7, [sp, #36]	; 0x24
   27904:	cmp	r1, #0
   27908:	bne	27aec <ftello64@plt+0x16264>
   2790c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27910:	str	r7, [r0]
   27914:	ldr	r0, [fp, #-44]	; 0xffffffd4
   27918:	add	r0, r0, #1
   2791c:	str	r0, [fp, #-44]	; 0xffffffd4
   27920:	b	2794c <ftello64@plt+0x160c4>
   27924:	mov	r0, #1
   27928:	str	r0, [fp, #-44]	; 0xffffffd4
   2792c:	str	r0, [fp, #-48]	; 0xffffffd0
   27930:	mov	r0, #4
   27934:	bl	2f7c4 <ftello64@plt+0x1df3c>
   27938:	ldr	r1, [sp, #36]	; 0x24
   2793c:	cmp	r0, #0
   27940:	str	r0, [fp, #-40]	; 0xffffffd8
   27944:	beq	27e54 <ftello64@plt+0x165cc>
   27948:	str	r1, [r0]
   2794c:	sub	r0, fp, #32
   27950:	mov	r1, r8
   27954:	sub	r2, fp, #48	; 0x30
   27958:	bl	287c4 <ftello64@plt+0x16f3c>
   2795c:	ldr	r2, [sp, #44]	; 0x2c
   27960:	ldr	r1, [r2, #100]	; 0x64
   27964:	str	r0, [r1, r6, lsl #2]
   27968:	ldr	r0, [r2, #100]	; 0x64
   2796c:	ldr	r0, [r0, r6, lsl #2]
   27970:	cmp	r0, #0
   27974:	bne	27984 <ftello64@plt+0x160fc>
   27978:	ldr	r7, [fp, #-32]	; 0xffffffe0
   2797c:	cmp	r7, #0
   27980:	bne	27e30 <ftello64@plt+0x165a8>
   27984:	cmp	r9, #0
   27988:	ldr	r9, [sp, #44]	; 0x2c
   2798c:	ldr	r7, [sp, #40]	; 0x28
   27990:	bne	279b0 <ftello64@plt+0x16128>
   27994:	ldr	r0, [r8]
   27998:	add	r1, r0, sl, lsl #3
   2799c:	mov	r0, r9
   279a0:	mov	r2, r5
   279a4:	bl	28e80 <ftello64@plt+0x175f8>
   279a8:	cmp	r0, #0
   279ac:	beq	27860 <ftello64@plt+0x15fd8>
   279b0:	ldr	r0, [r8, #12]
   279b4:	ldr	r2, [sp, #48]	; 0x30
   279b8:	ldr	r6, [r0, sl, lsl #2]
   279bc:	cmp	r2, #0
   279c0:	bne	27840 <ftello64@plt+0x15fb8>
   279c4:	mov	r0, #1
   279c8:	str	r0, [sp, #52]	; 0x34
   279cc:	str	r0, [sp, #48]	; 0x30
   279d0:	mov	r0, #4
   279d4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   279d8:	cmp	r0, #0
   279dc:	str	r0, [sp, #56]	; 0x38
   279e0:	beq	27e18 <ftello64@plt+0x16590>
   279e4:	str	r6, [r0]
   279e8:	ldr	r0, [r7, #20]
   279ec:	add	r4, r4, #1
   279f0:	cmp	r4, r0
   279f4:	blt	27870 <ftello64@plt+0x15fe8>
   279f8:	b	27be4 <ftello64@plt+0x1635c>
   279fc:	cmp	r2, r1
   27a00:	bne	27a68 <ftello64@plt+0x161e0>
   27a04:	lsl	r0, r2, #1
   27a08:	lsl	r1, r2, #3
   27a0c:	str	r0, [sp, #48]	; 0x30
   27a10:	ldr	r0, [sp, #56]	; 0x38
   27a14:	bl	2f7f4 <ftello64@plt+0x1df6c>
   27a18:	cmp	r0, #0
   27a1c:	beq	27e24 <ftello64@plt+0x1659c>
   27a20:	str	r0, [sp, #56]	; 0x38
   27a24:	ldr	r1, [sp, #52]	; 0x34
   27a28:	ldr	r2, [r0]
   27a2c:	cmp	r2, r6
   27a30:	bgt	27a78 <ftello64@plt+0x161f0>
   27a34:	add	r2, r0, r1, lsl #2
   27a38:	ldr	r3, [r2, #-4]
   27a3c:	cmp	r3, r6
   27a40:	ble	27ae4 <ftello64@plt+0x1625c>
   27a44:	sub	r1, r1, #2
   27a48:	str	r3, [r2]
   27a4c:	sub	r1, r1, #1
   27a50:	ldr	r3, [r2, #-8]
   27a54:	sub	r2, r2, #4
   27a58:	cmp	r3, r6
   27a5c:	bgt	27a48 <ftello64@plt+0x161c0>
   27a60:	add	r1, r1, #2
   27a64:	b	27ae4 <ftello64@plt+0x1625c>
   27a68:	ldr	r0, [sp, #56]	; 0x38
   27a6c:	ldr	r2, [r0]
   27a70:	cmp	r2, r6
   27a74:	ble	27a34 <ftello64@plt+0x161ac>
   27a78:	cmp	r1, #1
   27a7c:	blt	27ae4 <ftello64@plt+0x1625c>
   27a80:	ands	r7, r1, #3
   27a84:	sub	ip, r1, #1
   27a88:	beq	27aac <ftello64@plt+0x16224>
   27a8c:	add	lr, r0, r1, lsl #2
   27a90:	mov	r3, lr
   27a94:	ldr	r2, [r3, #-4]!
   27a98:	subs	r7, r7, #1
   27a9c:	sub	r1, r1, #1
   27aa0:	str	r2, [lr]
   27aa4:	mov	lr, r3
   27aa8:	bne	27a94 <ftello64@plt+0x1620c>
   27aac:	cmp	ip, #3
   27ab0:	bcc	27adc <ftello64@plt+0x16254>
   27ab4:	add	r2, r0, r1, lsl #2
   27ab8:	sub	r2, r2, #8
   27abc:	sub	lr, r2, #8
   27ac0:	sub	r1, r1, #4
   27ac4:	sub	sl, r2, #4
   27ac8:	sub	r2, r2, #16
   27acc:	ldm	lr, {r3, r7, ip, lr}
   27ad0:	cmp	r1, #0
   27ad4:	stm	sl, {r3, r7, ip, lr}
   27ad8:	bgt	27abc <ftello64@plt+0x16234>
   27adc:	ldr	r7, [sp, #40]	; 0x28
   27ae0:	mov	r1, #0
   27ae4:	str	r6, [r0, r1, lsl #2]
   27ae8:	b	27854 <ftello64@plt+0x15fcc>
   27aec:	cmp	r2, r1
   27af0:	bne	27b58 <ftello64@plt+0x162d0>
   27af4:	lsl	r0, r2, #1
   27af8:	lsl	r1, r2, #3
   27afc:	str	r0, [fp, #-48]	; 0xffffffd0
   27b00:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27b04:	bl	2f7f4 <ftello64@plt+0x1df6c>
   27b08:	cmp	r0, #0
   27b0c:	beq	27e24 <ftello64@plt+0x1659c>
   27b10:	str	r0, [fp, #-40]	; 0xffffffd8
   27b14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   27b18:	ldr	r2, [r0]
   27b1c:	cmp	r2, r7
   27b20:	bgt	27b68 <ftello64@plt+0x162e0>
   27b24:	add	r2, r0, r1, lsl #2
   27b28:	ldr	r3, [r2, #-4]
   27b2c:	cmp	r3, r7
   27b30:	ble	27bdc <ftello64@plt+0x16354>
   27b34:	sub	r1, r1, #2
   27b38:	str	r3, [r2]
   27b3c:	sub	r1, r1, #1
   27b40:	ldr	r3, [r2, #-8]
   27b44:	sub	r2, r2, #4
   27b48:	cmp	r3, r7
   27b4c:	bgt	27b38 <ftello64@plt+0x162b0>
   27b50:	add	r1, r1, #2
   27b54:	b	27bdc <ftello64@plt+0x16354>
   27b58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27b5c:	ldr	r2, [r0]
   27b60:	cmp	r2, r7
   27b64:	ble	27b24 <ftello64@plt+0x1629c>
   27b68:	cmp	r1, #1
   27b6c:	blt	27bdc <ftello64@plt+0x16354>
   27b70:	ands	r3, r1, #3
   27b74:	sub	ip, r1, #1
   27b78:	beq	27b9c <ftello64@plt+0x16314>
   27b7c:	add	lr, r0, r1, lsl #2
   27b80:	mov	r7, lr
   27b84:	ldr	r2, [r7, #-4]!
   27b88:	subs	r3, r3, #1
   27b8c:	sub	r1, r1, #1
   27b90:	str	r2, [lr]
   27b94:	mov	lr, r7
   27b98:	bne	27b84 <ftello64@plt+0x162fc>
   27b9c:	cmp	ip, #3
   27ba0:	bcc	27bd4 <ftello64@plt+0x1634c>
   27ba4:	add	r2, r0, r1, lsl #2
   27ba8:	sub	r2, r2, #8
   27bac:	sub	lr, r2, #8
   27bb0:	sub	r1, r1, #4
   27bb4:	ldm	lr, {r3, r7, ip, lr}
   27bb8:	cmp	r1, #0
   27bbc:	str	r3, [r2, #-4]
   27bc0:	str	r7, [r2]
   27bc4:	str	ip, [r2, #4]
   27bc8:	str	lr, [r2, #8]
   27bcc:	sub	r2, r2, #16
   27bd0:	bgt	27bac <ftello64@plt+0x16324>
   27bd4:	ldr	r7, [sp, #36]	; 0x24
   27bd8:	mov	r1, #0
   27bdc:	str	r7, [r0, r1, lsl #2]
   27be0:	b	27914 <ftello64@plt+0x1608c>
   27be4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27be8:	ldr	r7, [sp, #24]
   27bec:	ldr	sl, [sp, #20]
   27bf0:	bl	15b80 <ftello64@plt+0x42f8>
   27bf4:	ldr	r4, [fp, #16]
   27bf8:	mov	r0, #0
   27bfc:	add	r8, sp, #48	; 0x30
   27c00:	str	r0, [fp, #-52]	; 0xffffffcc
   27c04:	ldr	r0, [sp, #52]	; 0x34
   27c08:	cmp	r0, #0
   27c0c:	beq	27c54 <ftello64@plt+0x163cc>
   27c10:	mov	r0, r7
   27c14:	mov	r1, r8
   27c18:	mov	r2, sl
   27c1c:	mov	r3, r4
   27c20:	bl	27f84 <ftello64@plt+0x166fc>
   27c24:	cmp	r0, #0
   27c28:	str	r0, [fp, #-52]	; 0xffffffcc
   27c2c:	bne	27e3c <ftello64@plt+0x165b4>
   27c30:	ldr	r2, [sp, #28]
   27c34:	mov	r0, r9
   27c38:	mov	r1, r8
   27c3c:	mov	r3, sl
   27c40:	str	r4, [sp]
   27c44:	bl	280cc <ftello64@plt+0x16844>
   27c48:	cmp	r0, #0
   27c4c:	str	r0, [fp, #-52]	; 0xffffffcc
   27c50:	bne	27e3c <ftello64@plt+0x165b4>
   27c54:	cmn	r5, #1
   27c58:	ble	27c90 <ftello64@plt+0x16408>
   27c5c:	ldr	r0, [r9, #48]	; 0x30
   27c60:	cmp	r0, r5
   27c64:	beq	27d1c <ftello64@plt+0x16494>
   27c68:	ldr	r0, [r9, #80]	; 0x50
   27c6c:	cmp	r0, #2
   27c70:	blt	27c98 <ftello64@plt+0x16410>
   27c74:	ldr	r0, [r9, #8]
   27c78:	ldr	r6, [r0, r5, lsl #2]
   27c7c:	cmn	r6, #1
   27c80:	bne	27cc8 <ftello64@plt+0x16440>
   27c84:	sub	r5, r5, #1
   27c88:	cmn	r5, #1
   27c8c:	bne	27c78 <ftello64@plt+0x163f0>
   27c90:	ldr	r3, [r9, #60]	; 0x3c
   27c94:	b	27cf0 <ftello64@plt+0x16468>
   27c98:	ldr	r0, [r9, #4]
   27c9c:	ldr	r1, [r9, #68]	; 0x44
   27ca0:	mov	r3, #1
   27ca4:	ldrb	r0, [r0, r5]
   27ca8:	ubfx	r2, r0, #5, #3
   27cac:	ldr	r1, [r1, r2, lsl #2]
   27cb0:	and	r2, r0, #31
   27cb4:	tst	r1, r3, lsl r2
   27cb8:	moveq	r3, #0
   27cbc:	cmpeq	r0, #10
   27cc0:	bne	27cf0 <ftello64@plt+0x16468>
   27cc4:	b	27ce0 <ftello64@plt+0x16458>
   27cc8:	ldrb	r0, [r9, #78]	; 0x4e
   27ccc:	cmp	r0, #0
   27cd0:	bne	27d2c <ftello64@plt+0x164a4>
   27cd4:	mov	r3, #0
   27cd8:	cmp	r6, #10
   27cdc:	bne	27cf0 <ftello64@plt+0x16468>
   27ce0:	ldrb	r0, [r9, #77]	; 0x4d
   27ce4:	cmp	r0, #0
   27ce8:	movwne	r0, #1
   27cec:	lsl	r3, r0, #1
   27cf0:	sub	r0, fp, #52	; 0x34
   27cf4:	mov	r1, r7
   27cf8:	mov	r2, r8
   27cfc:	bl	247f8 <ftello64@plt+0x12f70>
   27d00:	cmp	r0, #0
   27d04:	str	r0, [sp, #40]	; 0x28
   27d08:	bne	2778c <ftello64@plt+0x15f04>
   27d0c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   27d10:	cmp	r0, #0
   27d14:	beq	2778c <ftello64@plt+0x15f04>
   27d18:	b	27e3c <ftello64@plt+0x165b4>
   27d1c:	ldr	r0, [r9, #88]	; 0x58
   27d20:	and	r0, r0, #2
   27d24:	eor	r3, r0, #10
   27d28:	b	27cf0 <ftello64@plt+0x16468>
   27d2c:	mov	r0, r6
   27d30:	bl	11738 <iswalnum@plt>
   27d34:	mov	r3, #1
   27d38:	cmp	r6, #95	; 0x5f
   27d3c:	beq	27cf0 <ftello64@plt+0x16468>
   27d40:	cmp	r0, #0
   27d44:	beq	27cd4 <ftello64@plt+0x1644c>
   27d48:	b	27cf0 <ftello64@plt+0x16468>
   27d4c:	ldr	r5, [fp, #12]
   27d50:	ldr	r0, [sp, #56]	; 0x38
   27d54:	bl	15b80 <ftello64@plt+0x42f8>
   27d58:	ldr	r0, [r9, #100]	; 0x64
   27d5c:	ldr	r1, [fp, #12]
   27d60:	mov	sl, #1
   27d64:	ldr	r1, [r0, r1, lsl #2]
   27d68:	ldr	r0, [sp, #16]
   27d6c:	str	r5, [r0]
   27d70:	ldr	r0, [sp, #12]
   27d74:	cmp	r1, #0
   27d78:	addne	r1, r1, #4
   27d7c:	str	r0, [r9, #40]	; 0x28
   27d80:	ldr	r0, [sp, #8]
   27d84:	str	r0, [r9, #100]	; 0x64
   27d88:	beq	27de4 <ftello64@plt+0x1655c>
   27d8c:	ldr	r2, [r1, #4]
   27d90:	cmp	r2, #1
   27d94:	blt	27df0 <ftello64@plt+0x16568>
   27d98:	ldr	r0, [fp, #8]
   27d9c:	ldr	r1, [r1, #8]
   27da0:	subs	r2, r2, #1
   27da4:	mov	sl, #0
   27da8:	mov	r3, #0
   27dac:	beq	27dd8 <ftello64@plt+0x16550>
   27db0:	mov	r3, #0
   27db4:	mov	r7, #1
   27db8:	add	r5, r3, r2
   27dbc:	lsr	r4, r5, #1
   27dc0:	ldr	r6, [r1, r4, lsl #2]
   27dc4:	cmp	r6, r0
   27dc8:	addlt	r3, r7, r5, lsr #1
   27dcc:	movge	r2, r4
   27dd0:	cmp	r3, r2
   27dd4:	bcc	27db8 <ftello64@plt+0x16530>
   27dd8:	ldr	r1, [r1, r3, lsl #2]
   27ddc:	cmp	r1, r0
   27de0:	movne	sl, #1
   27de4:	mov	r0, sl
   27de8:	sub	sp, fp, #28
   27dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27df0:	mov	sl, #1
   27df4:	mov	r0, sl
   27df8:	sub	sp, fp, #28
   27dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e00:	mov	r0, #0
   27e04:	str	r0, [sp, #52]	; 0x34
   27e08:	str	r0, [sp, #48]	; 0x30
   27e0c:	str	r0, [sp, #56]	; 0x38
   27e10:	str	r0, [fp, #-52]	; 0xffffffcc
   27e14:	b	276b4 <ftello64@plt+0x15e2c>
   27e18:	mov	r0, #0
   27e1c:	str	r0, [sp, #48]	; 0x30
   27e20:	str	r0, [sp, #52]	; 0x34
   27e24:	mov	r7, #12
   27e28:	b	27e30 <ftello64@plt+0x165a8>
   27e2c:	mov	r7, r0
   27e30:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27e34:	bl	15b80 <ftello64@plt+0x42f8>
   27e38:	str	r7, [fp, #-52]	; 0xffffffcc
   27e3c:	ldr	r0, [sp, #56]	; 0x38
   27e40:	bl	15b80 <ftello64@plt+0x42f8>
   27e44:	ldr	sl, [fp, #-52]	; 0xffffffcc
   27e48:	mov	r0, sl
   27e4c:	sub	sp, fp, #28
   27e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e54:	mov	r0, #0
   27e58:	mov	r7, #12
   27e5c:	str	r0, [fp, #-48]	; 0xffffffd0
   27e60:	str	r0, [fp, #-44]	; 0xffffffd4
   27e64:	b	27e34 <ftello64@plt+0x165ac>
   27e68:	mvn	r1, #-2147483648	; 0x80000000
   27e6c:	mov	sl, #12
   27e70:	sub	r1, r1, r4
   27e74:	cmp	r1, r2
   27e78:	ble	27de4 <ftello64@plt+0x1655c>
   27e7c:	add	r8, r2, #1
   27e80:	str	lr, [sp, #40]	; 0x28
   27e84:	add	r5, r8, r4
   27e88:	cmn	r5, #-1073741823	; 0xc0000001
   27e8c:	bhi	27de4 <ftello64@plt+0x1655c>
   27e90:	ldr	r0, [ip, #8]
   27e94:	lsl	r1, r5, #2
   27e98:	mov	r6, ip
   27e9c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   27ea0:	cmp	r0, #0
   27ea4:	beq	27de4 <ftello64@plt+0x1655c>
   27ea8:	str	r5, [r6, #4]
   27eac:	str	r0, [r6, #8]
   27eb0:	add	r0, r0, r4, lsl #2
   27eb4:	lsl	r2, r8, #2
   27eb8:	mov	r1, #0
   27ebc:	bl	11768 <memset@plt>
   27ec0:	ldr	r0, [sp, #44]	; 0x2c
   27ec4:	ldr	r7, [sp, #24]
   27ec8:	ldr	sl, [sp, #20]
   27ecc:	ldr	lr, [sp, #40]	; 0x28
   27ed0:	mov	ip, r6
   27ed4:	b	27500 <ftello64@plt+0x15c78>
   27ed8:	ldr	r8, [r0, #60]	; 0x3c
   27edc:	cmp	r5, r9
   27ee0:	str	ip, [sp, #16]
   27ee4:	beq	2762c <ftello64@plt+0x15da4>
   27ee8:	b	27580 <ftello64@plt+0x15cf8>
   27eec:	and	r0, r1, #2
   27ef0:	eor	r8, r0, #10
   27ef4:	cmp	r5, r9
   27ef8:	str	ip, [sp, #16]
   27efc:	beq	2762c <ftello64@plt+0x15da4>
   27f00:	b	27580 <ftello64@plt+0x15cf8>
   27f04:	mov	sl, r0
   27f08:	ldr	r0, [sp, #56]	; 0x38
   27f0c:	bl	15b80 <ftello64@plt+0x42f8>
   27f10:	mov	r0, sl
   27f14:	sub	sp, fp, #28
   27f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27f1c:	mov	r0, #0
   27f20:	mov	sl, #12
   27f24:	str	r0, [sp, #48]	; 0x30
   27f28:	str	r0, [sp, #52]	; 0x34
   27f2c:	str	sl, [fp, #-52]	; 0xffffffcc
   27f30:	mov	r0, sl
   27f34:	sub	sp, fp, #28
   27f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27f3c:	mov	r0, r6
   27f40:	str	lr, [sp, #40]	; 0x28
   27f44:	mov	r4, ip
   27f48:	bl	11738 <iswalnum@plt>
   27f4c:	mov	r8, #1
   27f50:	cmp	r6, #95	; 0x5f
   27f54:	beq	27f6c <ftello64@plt+0x166e4>
   27f58:	ldr	lr, [sp, #40]	; 0x28
   27f5c:	cmp	r0, #0
   27f60:	mov	ip, r4
   27f64:	beq	27600 <ftello64@plt+0x15d78>
   27f68:	b	27620 <ftello64@plt+0x15d98>
   27f6c:	ldr	lr, [sp, #40]	; 0x28
   27f70:	mov	ip, r4
   27f74:	cmp	r5, r9
   27f78:	str	ip, [sp, #16]
   27f7c:	beq	2762c <ftello64@plt+0x15da4>
   27f80:	b	27580 <ftello64@plt+0x15cf8>
   27f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f88:	add	fp, sp, #28
   27f8c:	sub	sp, sp, #20
   27f90:	str	r0, [sp, #4]
   27f94:	ldr	r0, [r1, #4]
   27f98:	mov	sl, r1
   27f9c:	mov	r1, #0
   27fa0:	mov	r5, r3
   27fa4:	mov	r8, r2
   27fa8:	str	r1, [sp, #12]
   27fac:	str	r0, [sp, #8]
   27fb0:	lsl	r0, r0, #2
   27fb4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   27fb8:	cmp	r0, #0
   27fbc:	str	r0, [sp, #16]
   27fc0:	beq	280bc <ftello64@plt+0x16834>
   27fc4:	ldr	r0, [sl, #4]
   27fc8:	cmp	r0, #1
   27fcc:	blt	2807c <ftello64@plt+0x167f4>
   27fd0:	mov	r9, #0
   27fd4:	ldr	r0, [sl, #8]
   27fd8:	ldr	r1, [sp, #4]
   27fdc:	ldr	r2, [r0, r9, lsl #2]
   27fe0:	ldr	r1, [r1, #24]
   27fe4:	add	r0, r2, r2, lsl #1
   27fe8:	add	r1, r1, r0, lsl #2
   27fec:	ldr	r0, [r1, #4]
   27ff0:	cmp	r0, #1
   27ff4:	blt	2805c <ftello64@plt+0x167d4>
   27ff8:	ldr	r7, [sp, #4]
   27ffc:	ldr	r3, [r1, #8]
   28000:	ldr	r7, [r7]
   28004:	b	28014 <ftello64@plt+0x1678c>
   28008:	add	r3, r3, #4
   2800c:	subs	r0, r0, #1
   28010:	beq	2805c <ftello64@plt+0x167d4>
   28014:	ldr	r6, [r3]
   28018:	add	r4, r7, r6, lsl #3
   2801c:	ldrb	r4, [r4, #4]
   28020:	cmp	r4, r5
   28024:	bne	28008 <ftello64@plt+0x16780>
   28028:	ldr	r4, [r7, r6, lsl #3]
   2802c:	cmp	r4, r8
   28030:	bne	28008 <ftello64@plt+0x16780>
   28034:	cmn	r6, #1
   28038:	beq	2805c <ftello64@plt+0x167d4>
   2803c:	ldr	r0, [sp, #4]
   28040:	add	r1, sp, #8
   28044:	mov	r3, r8
   28048:	str	r5, [sp]
   2804c:	bl	28680 <ftello64@plt+0x16df8>
   28050:	cmp	r0, #0
   28054:	beq	2806c <ftello64@plt+0x167e4>
   28058:	b	280a4 <ftello64@plt+0x1681c>
   2805c:	add	r0, sp, #8
   28060:	bl	244d8 <ftello64@plt+0x12c50>
   28064:	cmp	r0, #0
   28068:	bne	280a4 <ftello64@plt+0x1681c>
   2806c:	ldr	r0, [sl, #4]
   28070:	add	r9, r9, #1
   28074:	cmp	r9, r0
   28078:	blt	27fd4 <ftello64@plt+0x1674c>
   2807c:	ldr	r0, [sl, #8]
   28080:	bl	15b80 <ftello64@plt+0x42f8>
   28084:	vldr	d16, [sp, #8]
   28088:	ldr	r0, [sp, #16]
   2808c:	mov	r7, #0
   28090:	str	r0, [sl, #8]
   28094:	vstr	d16, [sl]
   28098:	mov	r0, r7
   2809c:	sub	sp, fp, #28
   280a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280a4:	mov	r7, r0
   280a8:	ldr	r0, [sp, #16]
   280ac:	bl	15b80 <ftello64@plt+0x42f8>
   280b0:	mov	r0, r7
   280b4:	sub	sp, fp, #28
   280b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280bc:	mov	r7, #12
   280c0:	mov	r0, r7
   280c4:	sub	sp, fp, #28
   280c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   280d0:	add	fp, sp, #28
   280d4:	sub	sp, sp, #52	; 0x34
   280d8:	ldr	ip, [r0, #108]	; 0x6c
   280dc:	mov	lr, r1
   280e0:	ldr	r1, [r0, #84]	; 0x54
   280e4:	str	r0, [sp, #24]
   280e8:	mov	sl, r2
   280ec:	mov	r8, #0
   280f0:	mov	r0, #0
   280f4:	cmp	ip, #1
   280f8:	str	r1, [sp, #28]
   280fc:	blt	28140 <ftello64@plt+0x168b8>
   28100:	ldr	r0, [sp, #24]
   28104:	mov	r7, #1
   28108:	mov	r1, ip
   2810c:	ldr	r2, [r0, #116]	; 0x74
   28110:	mov	r0, #0
   28114:	add	r6, r1, r0
   28118:	add	r6, r6, r6, lsr #31
   2811c:	asr	r4, r6, #1
   28120:	add	r5, r4, r4, lsl #1
   28124:	add	r5, r2, r5, lsl #3
   28128:	ldr	r5, [r5, #4]
   2812c:	cmp	r5, sl
   28130:	addlt	r0, r7, r6, asr #1
   28134:	movge	r1, r4
   28138:	cmp	r0, r1
   2813c:	blt	28114 <ftello64@plt+0x1688c>
   28140:	cmp	r0, ip
   28144:	bge	28664 <ftello64@plt+0x16ddc>
   28148:	cmn	r0, #1
   2814c:	beq	28664 <ftello64@plt+0x16ddc>
   28150:	ldr	r1, [sp, #24]
   28154:	add	r0, r0, r0, lsl #1
   28158:	str	r0, [sp, #8]
   2815c:	ldr	r1, [r1, #116]	; 0x74
   28160:	add	r0, r1, r0, lsl #3
   28164:	ldr	r0, [r0, #4]
   28168:	cmp	r0, sl
   2816c:	bne	28664 <ftello64@plt+0x16ddc>
   28170:	str	r3, [sp, #12]
   28174:	mov	r9, #1
   28178:	str	lr, [sp, #16]
   2817c:	ldr	r0, [sp, #8]
   28180:	add	r0, r1, r0, lsl #3
   28184:	mov	r8, r0
   28188:	ldr	r0, [lr, #4]
   2818c:	cmp	r0, #1
   28190:	bge	28244 <ftello64@plt+0x169bc>
   28194:	b	28224 <ftello64@plt+0x1699c>
   28198:	mov	r0, #4
   2819c:	str	r9, [sp, #36]	; 0x24
   281a0:	mov	r4, r1
   281a4:	str	r9, [sp, #32]
   281a8:	bl	2f7c4 <ftello64@plt+0x1df3c>
   281ac:	cmp	r0, #0
   281b0:	str	r0, [sp, #40]	; 0x28
   281b4:	beq	284d8 <ftello64@plt+0x16c50>
   281b8:	str	r4, [r0]
   281bc:	mov	r0, #0
   281c0:	str	r0, [fp, #-32]	; 0xffffffe0
   281c4:	ldr	r1, [sp, #28]
   281c8:	sub	r0, fp, #32
   281cc:	add	r2, sp, #32
   281d0:	bl	287c4 <ftello64@plt+0x16f3c>
   281d4:	ldr	r4, [sp, #24]
   281d8:	ldr	r1, [r4, #100]	; 0x64
   281dc:	str	r0, [r1, r7, lsl #2]
   281e0:	ldr	r0, [sp, #40]	; 0x28
   281e4:	bl	15b80 <ftello64@plt+0x42f8>
   281e8:	ldr	r0, [r4, #100]	; 0x64
   281ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   281f0:	ldr	r0, [r0, r7, lsl #2]
   281f4:	cmp	r1, #0
   281f8:	mov	r2, r1
   281fc:	movwne	r2, #1
   28200:	clz	r0, r0
   28204:	lsr	r0, r0, #5
   28208:	ands	r0, r0, r2
   2820c:	ldreq	r1, [sp, #20]
   28210:	str	r1, [sp, #20]
   28214:	ldr	lr, [sp, #16]
   28218:	cmp	r0, #0
   2821c:	cmpne	r0, #4
   28220:	bne	2864c <ftello64@plt+0x16dc4>
   28224:	ldrb	r1, [r8, #20]
   28228:	add	r0, r8, #24
   2822c:	cmp	r1, #0
   28230:	beq	28660 <ftello64@plt+0x16dd8>
   28234:	mov	r8, r0
   28238:	ldr	r0, [lr, #4]
   2823c:	cmp	r0, #1
   28240:	blt	28224 <ftello64@plt+0x1699c>
   28244:	subs	r6, r0, #1
   28248:	ldr	r2, [r8]
   2824c:	ldr	r0, [lr, #8]
   28250:	mov	r3, #0
   28254:	beq	2827c <ftello64@plt+0x169f4>
   28258:	mov	r1, r6
   2825c:	add	r7, r3, r1
   28260:	lsr	r5, r7, #1
   28264:	ldr	r4, [r0, r5, lsl #2]
   28268:	cmp	r4, r2
   2826c:	addlt	r3, r9, r7, lsr #1
   28270:	movge	r1, r5
   28274:	cmp	r3, r1
   28278:	bcc	2825c <ftello64@plt+0x169d4>
   2827c:	ldr	r1, [r0, r3, lsl #2]
   28280:	cmp	r1, r2
   28284:	bne	28224 <ftello64@plt+0x1699c>
   28288:	ldr	r3, [r8, #12]
   2828c:	ldr	r1, [r8, #8]
   28290:	add	r3, r3, sl
   28294:	sub	r7, r3, r1
   28298:	cmp	r7, sl
   2829c:	bne	28394 <ftello64@plt+0x16b0c>
   282a0:	ldr	r1, [sp, #28]
   282a4:	add	r2, r2, r2, lsl #1
   282a8:	cmp	r6, #0
   282ac:	ldr	r1, [r1, #20]
   282b0:	add	r1, r1, r2, lsl #2
   282b4:	mov	r2, #0
   282b8:	ldr	r1, [r1, #8]
   282bc:	ldr	r4, [r1]
   282c0:	beq	282e4 <ftello64@plt+0x16a5c>
   282c4:	add	r1, r2, r6
   282c8:	lsr	r3, r1, #1
   282cc:	ldr	r7, [r0, r3, lsl #2]
   282d0:	cmp	r7, r4
   282d4:	addlt	r2, r9, r1, lsr #1
   282d8:	movge	r6, r3
   282dc:	cmp	r2, r6
   282e0:	bcc	282c4 <ftello64@plt+0x16a3c>
   282e4:	ldr	r1, [r0, r2, lsl #2]
   282e8:	mov	r0, #4
   282ec:	cmp	r1, r4
   282f0:	beq	28218 <ftello64@plt+0x16990>
   282f4:	mov	r0, #4
   282f8:	str	r9, [sp, #36]	; 0x24
   282fc:	str	r9, [sp, #32]
   28300:	bl	2f7c4 <ftello64@plt+0x1df3c>
   28304:	cmp	r0, #0
   28308:	str	r0, [sp, #40]	; 0x28
   2830c:	beq	284c4 <ftello64@plt+0x16c3c>
   28310:	mov	r6, #0
   28314:	str	r4, [r0]
   28318:	ldr	r0, [sp, #28]
   2831c:	ldr	r2, [sp, #12]
   28320:	ldr	r3, [fp, #8]
   28324:	add	r4, sp, #32
   28328:	str	r6, [fp, #-32]	; 0xffffffe0
   2832c:	mov	r1, r4
   28330:	bl	27f84 <ftello64@plt+0x166fc>
   28334:	ldr	r5, [sp, #16]
   28338:	mov	r7, r0
   2833c:	mov	r1, r4
   28340:	mov	r0, r5
   28344:	bl	244d8 <ftello64@plt+0x12c50>
   28348:	mov	r4, r0
   2834c:	ldr	r0, [sp, #40]	; 0x28
   28350:	bl	15b80 <ftello64@plt+0x42f8>
   28354:	orr	r0, r7, r6
   28358:	mov	lr, r5
   2835c:	orrs	r0, r0, r4
   28360:	mov	r0, #2
   28364:	beq	28218 <ftello64@plt+0x16990>
   28368:	cmp	r7, #0
   2836c:	mov	r0, #1
   28370:	movne	r4, r7
   28374:	cmp	r6, #0
   28378:	movne	r4, r6
   2837c:	str	r4, [fp, #-32]	; 0xffffffe0
   28380:	str	r4, [sp, #20]
   28384:	cmp	r0, #0
   28388:	cmpne	r0, #4
   2838c:	beq	28224 <ftello64@plt+0x1699c>
   28390:	b	2864c <ftello64@plt+0x16dc4>
   28394:	ldr	r0, [sp, #24]
   28398:	ldr	r0, [r0, #100]	; 0x64
   2839c:	ldr	r5, [r0, r7, lsl #2]
   283a0:	ldr	r0, [sp, #28]
   283a4:	ldr	r0, [r0, #12]
   283a8:	cmp	r5, #0
   283ac:	ldr	r1, [r0, r2, lsl #2]
   283b0:	beq	28198 <ftello64@plt+0x16910>
   283b4:	ldr	ip, [r5, #8]
   283b8:	cmp	ip, #0
   283bc:	ble	2847c <ftello64@plt+0x16bf4>
   283c0:	ldr	r0, [r5, #12]
   283c4:	subs	r3, ip, #1
   283c8:	mov	r2, #0
   283cc:	str	r7, [sp, #4]
   283d0:	beq	283f4 <ftello64@plt+0x16b6c>
   283d4:	add	r6, r2, r3
   283d8:	lsr	r7, r6, #1
   283dc:	ldr	r4, [r0, r7, lsl #2]
   283e0:	cmp	r4, r1
   283e4:	addlt	r2, r9, r6, lsr #1
   283e8:	movge	r3, r7
   283ec:	cmp	r2, r3
   283f0:	bcc	283d4 <ftello64@plt+0x16b4c>
   283f4:	ldr	r2, [r0, r2, lsl #2]
   283f8:	mov	r0, #4
   283fc:	cmp	r2, r1
   28400:	beq	28218 <ftello64@plt+0x16990>
   28404:	ldr	r7, [sp, #4]
   28408:	mov	r4, r1
   2840c:	cmp	ip, #1
   28410:	str	ip, [sp, #36]	; 0x24
   28414:	blt	28484 <ftello64@plt+0x16bfc>
   28418:	lsl	r0, ip, #2
   2841c:	str	ip, [sp, #32]
   28420:	bl	2f7c4 <ftello64@plt+0x1df3c>
   28424:	cmp	r0, #0
   28428:	str	r0, [sp, #40]	; 0x28
   2842c:	beq	2852c <ftello64@plt+0x16ca4>
   28430:	ldr	r2, [r5, #8]
   28434:	ldr	r1, [r5, #12]
   28438:	mov	r5, r0
   2843c:	lsl	r2, r2, #2
   28440:	bl	1157c <memcpy@plt>
   28444:	ldr	r1, [sp, #32]
   28448:	mov	r6, #0
   2844c:	str	r6, [fp, #-32]	; 0xffffffe0
   28450:	cmp	r1, #0
   28454:	beq	28498 <ftello64@plt+0x16c10>
   28458:	ldr	r0, [sp, #36]	; 0x24
   2845c:	cmp	r0, #0
   28460:	bne	28540 <ftello64@plt+0x16cb8>
   28464:	str	r4, [r5]
   28468:	str	r9, [sp, #36]	; 0x24
   2846c:	mov	r6, #0
   28470:	cmp	r6, #0
   28474:	beq	281c4 <ftello64@plt+0x1693c>
   28478:	b	28504 <ftello64@plt+0x16c7c>
   2847c:	mov	r4, r1
   28480:	str	ip, [sp, #36]	; 0x24
   28484:	mov	r6, #0
   28488:	str	r6, [sp, #36]	; 0x24
   2848c:	str	r6, [sp, #32]
   28490:	str	r6, [sp, #40]	; 0x28
   28494:	str	r6, [fp, #-32]	; 0xffffffe0
   28498:	mov	r0, #4
   2849c:	str	r9, [sp, #36]	; 0x24
   284a0:	str	r9, [sp, #32]
   284a4:	bl	2f7c4 <ftello64@plt+0x1df3c>
   284a8:	cmp	r0, #0
   284ac:	str	r0, [sp, #40]	; 0x28
   284b0:	beq	284f8 <ftello64@plt+0x16c70>
   284b4:	str	r4, [r0]
   284b8:	cmp	r6, #0
   284bc:	beq	281c4 <ftello64@plt+0x1693c>
   284c0:	b	28504 <ftello64@plt+0x16c7c>
   284c4:	mov	r0, #0
   284c8:	mov	r6, #12
   284cc:	str	r0, [sp, #32]
   284d0:	str	r0, [sp, #36]	; 0x24
   284d4:	b	28318 <ftello64@plt+0x16a90>
   284d8:	mov	r0, #0
   284dc:	mov	r1, #12
   284e0:	str	r0, [sp, #32]
   284e4:	str	r0, [sp, #36]	; 0x24
   284e8:	mov	r0, #12
   284ec:	str	r1, [fp, #-32]	; 0xffffffe0
   284f0:	str	r0, [sp, #20]
   284f4:	b	28524 <ftello64@plt+0x16c9c>
   284f8:	mov	r0, #0
   284fc:	str	r0, [sp, #32]
   28500:	str	r0, [sp, #36]	; 0x24
   28504:	clz	r0, r6
   28508:	lsr	r4, r0, #5
   2850c:	ldr	r0, [sp, #40]	; 0x28
   28510:	bl	15b80 <ftello64@plt+0x42f8>
   28514:	cmp	r4, #0
   28518:	movwne	r6, #12
   2851c:	str	r6, [sp, #20]
   28520:	str	r6, [fp, #-32]	; 0xffffffe0
   28524:	mov	r0, #1
   28528:	b	28214 <ftello64@plt+0x1698c>
   2852c:	mov	r0, #0
   28530:	mov	r6, #12
   28534:	str	r0, [sp, #32]
   28538:	str	r0, [sp, #36]	; 0x24
   2853c:	b	28494 <ftello64@plt+0x16c0c>
   28540:	cmp	r1, r0
   28544:	bne	28570 <ftello64@plt+0x16ce8>
   28548:	lsl	r0, r1, #1
   2854c:	lsl	r1, r1, #3
   28550:	str	r0, [sp, #32]
   28554:	mov	r0, r5
   28558:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2855c:	cmp	r0, #0
   28560:	beq	28644 <ftello64@plt+0x16dbc>
   28564:	str	r0, [sp, #40]	; 0x28
   28568:	mov	r5, r0
   2856c:	ldr	r0, [sp, #36]	; 0x24
   28570:	ldr	r1, [r5]
   28574:	cmp	r1, r4
   28578:	ble	285ec <ftello64@plt+0x16d64>
   2857c:	cmp	r0, #1
   28580:	blt	28620 <ftello64@plt+0x16d98>
   28584:	ands	r2, r0, #3
   28588:	sub	r1, r0, #1
   2858c:	beq	285b0 <ftello64@plt+0x16d28>
   28590:	add	r6, r5, r0, lsl #2
   28594:	mov	r3, r6
   28598:	ldr	r7, [r3, #-4]!
   2859c:	subs	r2, r2, #1
   285a0:	sub	r0, r0, #1
   285a4:	str	r7, [r6]
   285a8:	mov	r6, r3
   285ac:	bne	28598 <ftello64@plt+0x16d10>
   285b0:	cmp	r1, #3
   285b4:	bcc	285e4 <ftello64@plt+0x16d5c>
   285b8:	add	r1, r5, r0, lsl #2
   285bc:	sub	r1, r1, #8
   285c0:	ldr	r6, [r1, #4]
   285c4:	ldmda	r1, {r2, r3, r7}
   285c8:	sub	ip, r1, #4
   285cc:	sub	r0, r0, #4
   285d0:	cmp	r0, #0
   285d4:	stm	ip, {r2, r3, r7}
   285d8:	str	r6, [r1, #8]
   285dc:	sub	r1, r1, #16
   285e0:	bgt	285c0 <ftello64@plt+0x16d38>
   285e4:	mov	r0, #0
   285e8:	b	28620 <ftello64@plt+0x16d98>
   285ec:	add	r1, r5, r0, lsl #2
   285f0:	ldr	r2, [r1, #-4]
   285f4:	cmp	r2, r4
   285f8:	ble	28620 <ftello64@plt+0x16d98>
   285fc:	sub	r0, r0, #2
   28600:	mov	r3, r4
   28604:	str	r2, [r1]
   28608:	sub	r0, r0, #1
   2860c:	ldr	r2, [r1, #-8]
   28610:	sub	r1, r1, #4
   28614:	cmp	r2, r3
   28618:	bgt	28604 <ftello64@plt+0x16d7c>
   2861c:	add	r0, r0, #2
   28620:	str	r4, [r5, r0, lsl #2]
   28624:	ldr	r7, [sp, #4]
   28628:	mov	r6, #0
   2862c:	ldr	r0, [sp, #36]	; 0x24
   28630:	add	r0, r0, #1
   28634:	str	r0, [sp, #36]	; 0x24
   28638:	cmp	r6, #0
   2863c:	beq	281c4 <ftello64@plt+0x1693c>
   28640:	b	28504 <ftello64@plt+0x16c7c>
   28644:	mov	r6, #0
   28648:	b	28504 <ftello64@plt+0x16c7c>
   2864c:	cmp	r0, #2
   28650:	bne	28670 <ftello64@plt+0x16de8>
   28654:	ldr	r0, [sp, #24]
   28658:	ldr	r1, [r0, #116]	; 0x74
   2865c:	b	2817c <ftello64@plt+0x168f4>
   28660:	mov	r8, #0
   28664:	mov	r0, r8
   28668:	sub	sp, fp, #28
   2866c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28670:	ldr	r8, [sp, #20]
   28674:	mov	r0, r8
   28678:	sub	sp, fp, #28
   2867c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28684:	add	fp, sp, #28
   28688:	sub	sp, sp, #4
   2868c:	ldr	r4, [fp, #8]
   28690:	mov	r9, r3
   28694:	mov	r7, r2
   28698:	mov	r8, r1
   2869c:	mov	sl, r0
   286a0:	mov	r5, #1
   286a4:	ldr	r0, [r8, #4]
   286a8:	cmp	r0, #1
   286ac:	bge	286d4 <ftello64@plt+0x16e4c>
   286b0:	b	28718 <ftello64@plt+0x16e90>
   286b4:	cmp	r2, #0
   286b8:	beq	287ac <ftello64@plt+0x16f24>
   286bc:	add	r0, r0, r7, lsl #2
   286c0:	ldr	r0, [r0, #8]
   286c4:	ldr	r7, [r0]
   286c8:	ldr	r0, [r8, #4]
   286cc:	cmp	r0, #1
   286d0:	blt	28718 <ftello64@plt+0x16e90>
   286d4:	subs	r2, r0, #1
   286d8:	ldr	r0, [r8, #8]
   286dc:	mov	ip, r4
   286e0:	mov	r1, #0
   286e4:	beq	28708 <ftello64@plt+0x16e80>
   286e8:	add	r3, r1, r2
   286ec:	lsr	r6, r3, #1
   286f0:	ldr	r4, [r0, r6, lsl #2]
   286f4:	cmp	r4, r7
   286f8:	addlt	r1, r5, r3, lsr #1
   286fc:	movge	r2, r6
   28700:	cmp	r1, r2
   28704:	bcc	286e8 <ftello64@plt+0x16e60>
   28708:	ldr	r0, [r0, r1, lsl #2]
   2870c:	mov	r4, ip
   28710:	cmp	r0, r7
   28714:	beq	287ac <ftello64@plt+0x16f24>
   28718:	ldr	r0, [sl]
   2871c:	add	r1, r0, r7, lsl #3
   28720:	ldrb	r1, [r1, #4]
   28724:	cmp	r1, r4
   28728:	bne	28738 <ftello64@plt+0x16eb0>
   2872c:	ldr	r0, [r0, r7, lsl #3]
   28730:	cmp	r0, r9
   28734:	beq	28790 <ftello64@plt+0x16f08>
   28738:	mov	r0, r8
   2873c:	mov	r1, r7
   28740:	bl	24678 <ftello64@plt+0x12df0>
   28744:	cmp	r0, #0
   28748:	beq	287b8 <ftello64@plt+0x16f30>
   2874c:	ldr	r0, [sl, #20]
   28750:	add	r7, r7, r7, lsl #1
   28754:	add	r1, r0, r7, lsl #2
   28758:	ldr	r2, [r1, #4]
   2875c:	cmp	r2, #2
   28760:	bne	286b4 <ftello64@plt+0x16e2c>
   28764:	ldr	r0, [r1, #8]
   28768:	mov	r1, r8
   2876c:	mov	r3, r9
   28770:	ldr	r2, [r0, #4]
   28774:	mov	r0, sl
   28778:	str	r4, [sp]
   2877c:	bl	28680 <ftello64@plt+0x16df8>
   28780:	cmp	r0, #0
   28784:	bne	287b0 <ftello64@plt+0x16f28>
   28788:	ldr	r0, [sl, #20]
   2878c:	b	286bc <ftello64@plt+0x16e34>
   28790:	cmp	r4, #9
   28794:	bne	287ac <ftello64@plt+0x16f24>
   28798:	mov	r0, r8
   2879c:	mov	r1, r7
   287a0:	bl	24678 <ftello64@plt+0x12df0>
   287a4:	cmp	r0, #0
   287a8:	beq	287b8 <ftello64@plt+0x16f30>
   287ac:	mov	r0, #0
   287b0:	sub	sp, fp, #28
   287b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287b8:	mov	r0, #12
   287bc:	sub	sp, fp, #28
   287c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   287c8:	add	fp, sp, #28
   287cc:	sub	sp, sp, #4
   287d0:	ldr	r9, [r2, #4]
   287d4:	cmp	r9, #0
   287d8:	beq	28aa4 <ftello64@plt+0x1721c>
   287dc:	mov	r6, r2
   287e0:	mov	r8, r1
   287e4:	cmp	r9, #1
   287e8:	mov	r7, r9
   287ec:	blt	288d8 <ftello64@plt+0x17050>
   287f0:	ldr	ip, [r6, #8]
   287f4:	mov	sl, #0
   287f8:	cmp	r9, #4
   287fc:	mov	r7, r9
   28800:	bcc	288c0 <ftello64@plt+0x17038>
   28804:	mov	r3, #0
   28808:	bic	sl, r9, #3
   2880c:	mov	r1, #1
   28810:	str	r8, [sp]
   28814:	vdup.32	q8, r3
   28818:	sub	r4, sl, #4
   2881c:	add	r1, r1, r4, lsr #2
   28820:	cmp	r4, #12
   28824:	and	lr, r1, #3
   28828:	vmov.32	d16[0], r9
   2882c:	bcc	28880 <ftello64@plt+0x16ff8>
   28830:	sub	r5, r1, lr
   28834:	mov	r3, #0
   28838:	mov	r4, #64	; 0x40
   2883c:	mov	r7, ip
   28840:	mov	r1, ip
   28844:	vld1.32	{d18-d19}, [r1], r4
   28848:	add	r8, r7, #16
   2884c:	add	r2, r7, #32
   28850:	subs	r5, r5, #4
   28854:	add	r3, r3, #16
   28858:	vld1.32	{d20-d21}, [r8]
   2885c:	vadd.i32	q8, q9, q8
   28860:	vld1.32	{d18-d19}, [r2]
   28864:	add	r2, r7, #48	; 0x30
   28868:	mov	r7, r1
   2886c:	vadd.i32	q8, q10, q8
   28870:	vld1.32	{d20-d21}, [r2]
   28874:	vadd.i32	q8, q9, q8
   28878:	vadd.i32	q8, q10, q8
   2887c:	bne	28844 <ftello64@plt+0x16fbc>
   28880:	cmp	lr, #0
   28884:	beq	288a0 <ftello64@plt+0x17018>
   28888:	add	r1, ip, r3, lsl #2
   2888c:	rsb	r3, lr, #0
   28890:	vld1.32	{d18-d19}, [r1]!
   28894:	adds	r3, r3, #1
   28898:	vadd.i32	q8, q9, q8
   2889c:	bcc	28890 <ftello64@plt+0x17008>
   288a0:	vext.8	q9, q8, q8, #8
   288a4:	ldr	r8, [sp]
   288a8:	cmp	r9, sl
   288ac:	vadd.i32	q8, q8, q9
   288b0:	vdup.32	q9, d16[1]
   288b4:	vadd.i32	q8, q8, q9
   288b8:	vmov.32	r7, d16[0]
   288bc:	beq	288d8 <ftello64@plt+0x17050>
   288c0:	add	r1, ip, sl, lsl #2
   288c4:	sub	r2, r9, sl
   288c8:	ldr	r3, [r1], #4
   288cc:	subs	r2, r2, #1
   288d0:	add	r7, r3, r7
   288d4:	bne	288c8 <ftello64@plt+0x17040>
   288d8:	ldr	r1, [r8, #68]	; 0x44
   288dc:	ldr	r2, [r8, #32]
   288e0:	str	r0, [sp]
   288e4:	and	r1, r1, r7
   288e8:	add	r3, r1, r1, lsl #1
   288ec:	ldr	r1, [r2, r3, lsl #2]
   288f0:	cmp	r1, #1
   288f4:	blt	28978 <ftello64@plt+0x170f0>
   288f8:	cmp	r6, #0
   288fc:	beq	28978 <ftello64@plt+0x170f0>
   28900:	add	r2, r2, r3, lsl #2
   28904:	sub	ip, r9, #1
   28908:	mov	r5, #0
   2890c:	ldr	lr, [r2, #8]
   28910:	ldr	r4, [lr, r5, lsl #2]
   28914:	ldr	r3, [r4]
   28918:	cmp	r7, r3
   2891c:	beq	2893c <ftello64@plt+0x170b4>
   28920:	add	r5, r5, #1
   28924:	cmp	r5, r1
   28928:	bge	28978 <ftello64@plt+0x170f0>
   2892c:	ldr	r4, [lr, r5, lsl #2]
   28930:	ldr	r3, [r4]
   28934:	cmp	r7, r3
   28938:	bne	28920 <ftello64@plt+0x17098>
   2893c:	ldr	r3, [r4, #8]
   28940:	cmp	r3, r9
   28944:	bne	28920 <ftello64@plt+0x17098>
   28948:	mov	r3, ip
   2894c:	add	r0, r3, #1
   28950:	cmp	r0, #1
   28954:	blt	28a98 <ftello64@plt+0x17210>
   28958:	ldr	r0, [r6, #8]
   2895c:	ldr	r2, [r4, #12]
   28960:	ldr	r0, [r0, r3, lsl #2]
   28964:	ldr	r2, [r2, r3, lsl #2]
   28968:	sub	r3, r3, #1
   2896c:	cmp	r2, r0
   28970:	beq	2894c <ftello64@plt+0x170c4>
   28974:	b	28920 <ftello64@plt+0x17098>
   28978:	mov	r0, #56	; 0x38
   2897c:	mov	r1, #1
   28980:	bl	2f770 <ftello64@plt+0x1dee8>
   28984:	cmp	r0, #0
   28988:	beq	28ad8 <ftello64@plt+0x17250>
   2898c:	mov	r4, r0
   28990:	ldr	r0, [r6, #4]
   28994:	add	sl, r4, #4
   28998:	cmp	r0, #1
   2899c:	str	r0, [r4, #8]
   289a0:	blt	28a68 <ftello64@plt+0x171e0>
   289a4:	str	r0, [r4, #4]
   289a8:	lsl	r0, r0, #2
   289ac:	bl	2f7c4 <ftello64@plt+0x1df3c>
   289b0:	cmp	r0, #0
   289b4:	str	r0, [r4, #12]
   289b8:	beq	28ac4 <ftello64@plt+0x1723c>
   289bc:	ldmib	r6, {r5, r6}
   289c0:	mov	r1, r6
   289c4:	mov	r9, r8
   289c8:	lsl	r2, r5, #2
   289cc:	bl	1157c <memcpy@plt>
   289d0:	cmp	r5, #1
   289d4:	str	sl, [r4, #40]	; 0x28
   289d8:	blt	28a80 <ftello64@plt+0x171f8>
   289dc:	movw	ip, #65280	; 0xff00
   289e0:	ldr	sl, [r9]
   289e4:	mov	lr, #32
   289e8:	movt	ip, #3
   289ec:	add	r8, ip, #255	; 0xff
   289f0:	b	28a14 <ftello64@plt+0x1718c>
   289f4:	ldr	r0, [r1]
   289f8:	tst	r0, ip
   289fc:	beq	28a08 <ftello64@plt+0x17180>
   28a00:	orr	r0, r3, #128	; 0x80
   28a04:	strb	r0, [r4, #52]	; 0x34
   28a08:	add	r6, r6, #4
   28a0c:	subs	r5, r5, #1
   28a10:	beq	28a80 <ftello64@plt+0x171f8>
   28a14:	ldr	r0, [r6]
   28a18:	add	r1, sl, r0, lsl #3
   28a1c:	ldr	r0, [r1, #4]!
   28a20:	and	r3, r0, r8
   28a24:	cmp	r3, #1
   28a28:	beq	28a08 <ftello64@plt+0x17180>
   28a2c:	ldrb	r2, [r4, #52]	; 0x34
   28a30:	and	r3, lr, r0, lsr #15
   28a34:	uxtb	r0, r0
   28a38:	cmp	r0, #12
   28a3c:	orr	r3, r2, r3
   28a40:	strb	r3, [r4, #52]	; 0x34
   28a44:	beq	28a00 <ftello64@plt+0x17178>
   28a48:	cmp	r0, #4
   28a4c:	beq	28a60 <ftello64@plt+0x171d8>
   28a50:	cmp	r0, #2
   28a54:	bne	289f4 <ftello64@plt+0x1716c>
   28a58:	orr	r0, r3, #16
   28a5c:	b	28a04 <ftello64@plt+0x1717c>
   28a60:	orr	r0, r3, #64	; 0x40
   28a64:	b	28a04 <ftello64@plt+0x1717c>
   28a68:	mov	r0, #0
   28a6c:	mov	r9, r8
   28a70:	str	r0, [sl]
   28a74:	str	r0, [sl, #4]
   28a78:	str	r0, [sl, #8]
   28a7c:	str	sl, [r4, #40]	; 0x28
   28a80:	mov	r0, r9
   28a84:	mov	r1, r4
   28a88:	mov	r2, r7
   28a8c:	bl	25258 <ftello64@plt+0x139d0>
   28a90:	cmp	r0, #0
   28a94:	bne	28ab8 <ftello64@plt+0x17230>
   28a98:	mov	r0, r4
   28a9c:	sub	sp, fp, #28
   28aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28aa4:	mov	r4, #0
   28aa8:	str	r4, [r0]
   28aac:	mov	r0, r4
   28ab0:	sub	sp, fp, #28
   28ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28ab8:	mov	r0, r4
   28abc:	bl	1e250 <ftello64@plt+0xc9c8>
   28ac0:	b	28ad8 <ftello64@plt+0x17250>
   28ac4:	mov	r0, #0
   28ac8:	str	r0, [r4, #4]
   28acc:	str	r0, [r4, #8]
   28ad0:	mov	r0, r4
   28ad4:	bl	15b80 <ftello64@plt+0x42f8>
   28ad8:	ldr	r1, [sp]
   28adc:	mov	r0, #12
   28ae0:	mov	r4, #0
   28ae4:	str	r0, [r1]
   28ae8:	mov	r0, r4
   28aec:	sub	sp, fp, #28
   28af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28af4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28af8:	add	fp, sp, #24
   28afc:	ldr	lr, [r0]
   28b00:	add	r7, lr, r1, lsl #3
   28b04:	ldrb	r9, [r7, #4]
   28b08:	cmp	r9, #7
   28b0c:	beq	28d0c <ftello64@plt+0x17484>
   28b10:	ldr	ip, [r2, #80]	; 0x50
   28b14:	mov	r6, #1
   28b18:	cmp	ip, #1
   28b1c:	beq	28b5c <ftello64@plt+0x172d4>
   28b20:	ldr	r5, [r2, #28]
   28b24:	add	r7, r3, #1
   28b28:	cmp	r7, r5
   28b2c:	bge	28b5c <ftello64@plt+0x172d4>
   28b30:	ldr	r6, [r2, #8]
   28b34:	sub	r5, r5, r3
   28b38:	add	r7, r6, r3, lsl #2
   28b3c:	mov	r6, #1
   28b40:	ldr	r4, [r7, r6, lsl #2]
   28b44:	cmn	r4, #1
   28b48:	bne	28b5c <ftello64@plt+0x172d4>
   28b4c:	add	r6, r6, #1
   28b50:	cmp	r5, r6
   28b54:	bne	28b40 <ftello64@plt+0x172b8>
   28b58:	mov	r6, r5
   28b5c:	mov	r8, #0
   28b60:	cmp	r9, #5
   28b64:	bne	28bac <ftello64@plt+0x17324>
   28b68:	cmp	r6, #2
   28b6c:	blt	28cdc <ftello64@plt+0x17454>
   28b70:	ldr	r0, [r0, #128]	; 0x80
   28b74:	tst	r0, #64	; 0x40
   28b78:	bne	28b8c <ftello64@plt+0x17304>
   28b7c:	ldr	r1, [r2, #4]
   28b80:	ldrb	r1, [r1, r3]
   28b84:	cmp	r1, #10
   28b88:	beq	28cdc <ftello64@plt+0x17454>
   28b8c:	tst	r0, #128	; 0x80
   28b90:	beq	28cd8 <ftello64@plt+0x17450>
   28b94:	ldr	r0, [r2, #4]
   28b98:	ldrb	r0, [r0, r3]
   28b9c:	cmp	r0, #0
   28ba0:	movne	r8, r6
   28ba4:	mov	r0, r8
   28ba8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28bac:	cmp	r9, #6
   28bb0:	bne	28cdc <ftello64@plt+0x17454>
   28bb4:	cmp	r6, #2
   28bb8:	blt	28cdc <ftello64@plt+0x17454>
   28bbc:	ldr	r7, [lr, r1, lsl #3]
   28bc0:	ldr	r0, [r7, #32]
   28bc4:	cmp	r0, #0
   28bc8:	bne	28be4 <ftello64@plt+0x1735c>
   28bcc:	ldr	r1, [r7, #36]	; 0x24
   28bd0:	cmp	r1, #0
   28bd4:	bne	28be4 <ftello64@plt+0x1735c>
   28bd8:	ldr	r1, [r7, #20]
   28bdc:	cmp	r1, #0
   28be0:	beq	28cf8 <ftello64@plt+0x17470>
   28be4:	cmp	ip, #1
   28be8:	bne	28c04 <ftello64@plt+0x1737c>
   28bec:	ldr	r1, [r2, #4]
   28bf0:	ldrb	r5, [r1, r3]
   28bf4:	ldr	r1, [r7, #20]
   28bf8:	cmp	r1, #1
   28bfc:	bge	28c18 <ftello64@plt+0x17390>
   28c00:	b	28c38 <ftello64@plt+0x173b0>
   28c04:	ldr	r1, [r2, #8]
   28c08:	ldr	r5, [r1, r3, lsl #2]
   28c0c:	ldr	r1, [r7, #20]
   28c10:	cmp	r1, #1
   28c14:	blt	28c38 <ftello64@plt+0x173b0>
   28c18:	ldr	r2, [r7]
   28c1c:	mov	r3, #0
   28c20:	ldr	r4, [r2, r3, lsl #2]
   28c24:	cmp	r5, r4
   28c28:	beq	28cb8 <ftello64@plt+0x17430>
   28c2c:	add	r3, r3, #1
   28c30:	cmp	r3, r1
   28c34:	blt	28c20 <ftello64@plt+0x17398>
   28c38:	ldr	r1, [r7, #36]	; 0x24
   28c3c:	cmp	r1, #1
   28c40:	blt	28c74 <ftello64@plt+0x173ec>
   28c44:	mov	r4, #0
   28c48:	ldr	r0, [r7, #12]
   28c4c:	ldr	r1, [r0, r4, lsl #2]
   28c50:	mov	r0, r5
   28c54:	bl	114f8 <iswctype@plt>
   28c58:	cmp	r0, #0
   28c5c:	bne	28cb8 <ftello64@plt+0x17430>
   28c60:	ldr	r0, [r7, #36]	; 0x24
   28c64:	add	r4, r4, #1
   28c68:	cmp	r4, r0
   28c6c:	blt	28c48 <ftello64@plt+0x173c0>
   28c70:	ldr	r0, [r7, #32]
   28c74:	cmp	r0, #1
   28c78:	blt	28ce4 <ftello64@plt+0x1745c>
   28c7c:	ldr	r1, [r7, #4]
   28c80:	mov	r2, #0
   28c84:	ldr	r3, [r1, r2, lsl #2]
   28c88:	cmp	r3, r5
   28c8c:	bls	28ca8 <ftello64@plt+0x17420>
   28c90:	add	r2, r2, #1
   28c94:	cmp	r2, r0
   28c98:	bge	28ce4 <ftello64@plt+0x1745c>
   28c9c:	ldr	r3, [r1, r2, lsl #2]
   28ca0:	cmp	r3, r5
   28ca4:	bhi	28c90 <ftello64@plt+0x17408>
   28ca8:	ldr	r3, [r7, #8]
   28cac:	ldr	r3, [r3, r2, lsl #2]
   28cb0:	cmp	r5, r3
   28cb4:	bhi	28c90 <ftello64@plt+0x17408>
   28cb8:	mov	r0, r6
   28cbc:	ldrb	r1, [r7, #16]
   28cc0:	tst	r1, #1
   28cc4:	beq	28cf4 <ftello64@plt+0x1746c>
   28cc8:	cmp	r0, #0
   28ccc:	bgt	28cdc <ftello64@plt+0x17454>
   28cd0:	cmp	r6, #1
   28cd4:	movle	r6, #1
   28cd8:	mov	r8, r6
   28cdc:	mov	r0, r8
   28ce0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28ce4:	mov	r0, #0
   28ce8:	ldrb	r1, [r7, #16]
   28cec:	tst	r1, #1
   28cf0:	bne	28cc8 <ftello64@plt+0x17440>
   28cf4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28cf8:	mov	r5, #0
   28cfc:	ldr	r1, [r7, #20]
   28d00:	cmp	r1, #1
   28d04:	bge	28c18 <ftello64@plt+0x17390>
   28d08:	b	28c38 <ftello64@plt+0x173b0>
   28d0c:	ldr	r0, [r2, #4]
   28d10:	mov	r8, #0
   28d14:	ldrb	r6, [r0, r3]
   28d18:	cmp	r6, #194	; 0xc2
   28d1c:	bcc	28cdc <ftello64@plt+0x17454>
   28d20:	ldr	r2, [r2, #48]	; 0x30
   28d24:	add	r1, r3, #2
   28d28:	cmp	r1, r2
   28d2c:	bgt	28cdc <ftello64@plt+0x17454>
   28d30:	add	r1, r3, r0
   28d34:	cmp	r6, #223	; 0xdf
   28d38:	ldrb	r7, [r1, #1]
   28d3c:	bhi	28d64 <ftello64@plt+0x174dc>
   28d40:	cmp	r7, #192	; 0xc0
   28d44:	mov	r0, #0
   28d48:	movwcc	r0, #1
   28d4c:	lsl	r8, r0, #1
   28d50:	sxtb	r0, r7
   28d54:	cmn	r0, #1
   28d58:	movwgt	r8, #0
   28d5c:	mov	r0, r8
   28d60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28d64:	cmp	r6, #239	; 0xef
   28d68:	bhi	28d84 <ftello64@plt+0x174fc>
   28d6c:	mov	r0, #3
   28d70:	cmp	r6, #224	; 0xe0
   28d74:	bne	28de0 <ftello64@plt+0x17558>
   28d78:	cmp	r7, #160	; 0xa0
   28d7c:	bcc	28cdc <ftello64@plt+0x17454>
   28d80:	b	28de0 <ftello64@plt+0x17558>
   28d84:	cmp	r6, #247	; 0xf7
   28d88:	bhi	28da4 <ftello64@plt+0x1751c>
   28d8c:	mov	r0, #4
   28d90:	cmp	r6, #240	; 0xf0
   28d94:	bne	28de0 <ftello64@plt+0x17558>
   28d98:	cmp	r7, #144	; 0x90
   28d9c:	bcc	28cdc <ftello64@plt+0x17454>
   28da0:	b	28de0 <ftello64@plt+0x17558>
   28da4:	cmp	r6, #251	; 0xfb
   28da8:	bhi	28dc4 <ftello64@plt+0x1753c>
   28dac:	mov	r0, #5
   28db0:	cmp	r6, #248	; 0xf8
   28db4:	bne	28de0 <ftello64@plt+0x17558>
   28db8:	cmp	r7, #136	; 0x88
   28dbc:	bcc	28cdc <ftello64@plt+0x17454>
   28dc0:	b	28de0 <ftello64@plt+0x17558>
   28dc4:	cmp	r6, #253	; 0xfd
   28dc8:	bhi	28cdc <ftello64@plt+0x17454>
   28dcc:	mov	r0, #6
   28dd0:	cmp	r6, #252	; 0xfc
   28dd4:	bne	28de0 <ftello64@plt+0x17558>
   28dd8:	cmp	r7, #132	; 0x84
   28ddc:	bcc	28cdc <ftello64@plt+0x17454>
   28de0:	add	r3, r0, r3
   28de4:	cmp	r3, r2
   28de8:	bgt	28cdc <ftello64@plt+0x17454>
   28dec:	ldrb	r2, [r1, #1]
   28df0:	sxtb	r3, r2
   28df4:	cmn	r3, #1
   28df8:	bgt	28cdc <ftello64@plt+0x17454>
   28dfc:	cmp	r2, #191	; 0xbf
   28e00:	bhi	28cdc <ftello64@plt+0x17454>
   28e04:	ldrb	r2, [r1, #2]
   28e08:	sxtb	r3, r2
   28e0c:	cmn	r3, #1
   28e10:	bgt	28cdc <ftello64@plt+0x17454>
   28e14:	cmp	r2, #191	; 0xbf
   28e18:	bhi	28cdc <ftello64@plt+0x17454>
   28e1c:	cmp	r0, #3
   28e20:	beq	28cf4 <ftello64@plt+0x1746c>
   28e24:	ldrb	r2, [r1, #3]
   28e28:	sxtb	r3, r2
   28e2c:	cmn	r3, #1
   28e30:	bgt	28cdc <ftello64@plt+0x17454>
   28e34:	cmp	r2, #191	; 0xbf
   28e38:	bhi	28cdc <ftello64@plt+0x17454>
   28e3c:	cmp	r0, #4
   28e40:	beq	28cf4 <ftello64@plt+0x1746c>
   28e44:	ldrb	r2, [r1, #4]
   28e48:	sxtb	r3, r2
   28e4c:	cmn	r3, #1
   28e50:	bgt	28cdc <ftello64@plt+0x17454>
   28e54:	cmp	r2, #191	; 0xbf
   28e58:	bhi	28cdc <ftello64@plt+0x17454>
   28e5c:	cmp	r0, #5
   28e60:	beq	28cf4 <ftello64@plt+0x1746c>
   28e64:	ldrsb	r1, [r1, #5]
   28e68:	uxtb	r2, r1
   28e6c:	cmp	r2, #191	; 0xbf
   28e70:	movwhi	r0, #0
   28e74:	cmn	r1, #1
   28e78:	movwgt	r0, #0
   28e7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28e80:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28e84:	add	fp, sp, #24
   28e88:	ldr	r4, [r1, #4]
   28e8c:	mov	r6, r0
   28e90:	mvn	r0, #0
   28e94:	mov	r8, #0
   28e98:	uxtab	r3, r0, r4
   28e9c:	cmp	r3, #6
   28ea0:	bhi	2904c <ftello64@plt+0x177c4>
   28ea4:	ldr	r0, [r6, #4]
   28ea8:	mov	r9, r1
   28eac:	ldrb	r1, [r0, r2]
   28eb0:	add	r7, pc, #4
   28eb4:	sxtb	r0, r1
   28eb8:	ldr	pc, [r7, r3, lsl #2]
   28ebc:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   28ec0:	andeq	r9, r2, ip, asr #32
   28ec4:	andeq	r8, r2, ip, ror #29
   28ec8:	andeq	r9, r2, ip, asr #32
   28ecc:	andeq	r8, r2, r4, lsl pc
   28ed0:	andeq	r9, r2, ip, asr #32
   28ed4:	andeq	r8, r2, ip, lsl #30
   28ed8:	ldrb	r3, [r9]
   28edc:	uxtb	r7, r0
   28ee0:	cmp	r3, r7
   28ee4:	beq	28f34 <ftello64@plt+0x176ac>
   28ee8:	b	2904c <ftello64@plt+0x177c4>
   28eec:	ldr	r3, [r9]
   28ef0:	ubfx	r7, r1, #5, #3
   28ef4:	mov	r5, #1
   28ef8:	ldr	r3, [r3, r7, lsl #2]
   28efc:	and	r7, r1, #31
   28f00:	tst	r3, r5, lsl r7
   28f04:	bne	28f34 <ftello64@plt+0x176ac>
   28f08:	b	2904c <ftello64@plt+0x177c4>
   28f0c:	cmp	r0, #0
   28f10:	bmi	2904c <ftello64@plt+0x177c4>
   28f14:	cmp	r1, #0
   28f18:	beq	28fdc <ftello64@plt+0x17754>
   28f1c:	cmp	r1, #10
   28f20:	bne	28f34 <ftello64@plt+0x176ac>
   28f24:	ldr	r3, [r6, #84]	; 0x54
   28f28:	ldrb	r3, [r3, #128]	; 0x80
   28f2c:	tst	r3, #64	; 0x40
   28f30:	beq	2904c <ftello64@plt+0x177c4>
   28f34:	movw	r3, #65280	; 0xff00
   28f38:	movt	r3, #3
   28f3c:	tst	r4, r3
   28f40:	beq	28fa0 <ftello64@plt+0x17718>
   28f44:	cmn	r2, #1
   28f48:	ble	28f80 <ftello64@plt+0x176f8>
   28f4c:	ldr	r3, [r6, #48]	; 0x30
   28f50:	cmp	r3, r2
   28f54:	beq	2906c <ftello64@plt+0x177e4>
   28f58:	ldr	r3, [r6, #80]	; 0x50
   28f5c:	cmp	r3, #2
   28f60:	blt	28fac <ftello64@plt+0x17724>
   28f64:	ldr	r0, [r6, #8]
   28f68:	ldr	r7, [r0, r2, lsl #2]
   28f6c:	cmn	r7, #1
   28f70:	bne	28ff0 <ftello64@plt+0x17768>
   28f74:	sub	r2, r2, #1
   28f78:	cmn	r2, #1
   28f7c:	bne	28f68 <ftello64@plt+0x176e0>
   28f80:	ldr	r1, [r6, #60]	; 0x3c
   28f84:	and	r0, r1, #1
   28f88:	tst	r4, #1024	; 0x400
   28f8c:	eor	r2, r0, #1
   28f90:	beq	29028 <ftello64@plt+0x177a0>
   28f94:	cmp	r0, #0
   28f98:	beq	2904c <ftello64@plt+0x177c4>
   28f9c:	b	29028 <ftello64@plt+0x177a0>
   28fa0:	mov	r8, #1
   28fa4:	mov	r0, r8
   28fa8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28fac:	ldr	r2, [r6, #68]	; 0x44
   28fb0:	ubfx	r3, r1, #5, #3
   28fb4:	and	r7, r1, #31
   28fb8:	mov	r1, #1
   28fbc:	ldr	r3, [r2, r3, lsl #2]
   28fc0:	mov	r2, #0
   28fc4:	tst	r3, r1, lsl r7
   28fc8:	bne	29028 <ftello64@plt+0x177a0>
   28fcc:	mov	r1, #0
   28fd0:	cmp	r0, #10
   28fd4:	beq	29008 <ftello64@plt+0x17780>
   28fd8:	b	29018 <ftello64@plt+0x17790>
   28fdc:	ldr	r3, [r6, #84]	; 0x54
   28fe0:	ldrb	r3, [r3, #128]	; 0x80
   28fe4:	tst	r3, #128	; 0x80
   28fe8:	bne	2904c <ftello64@plt+0x177c4>
   28fec:	b	28f34 <ftello64@plt+0x176ac>
   28ff0:	ldrb	r0, [r6, #78]	; 0x4e
   28ff4:	cmp	r0, #0
   28ff8:	bne	2908c <ftello64@plt+0x17804>
   28ffc:	mov	r1, #0
   29000:	cmp	r7, #10
   29004:	bne	29018 <ftello64@plt+0x17790>
   29008:	ldrb	r0, [r6, #77]	; 0x4d
   2900c:	cmp	r0, #0
   29010:	movwne	r0, #1
   29014:	lsl	r1, r0, #1
   29018:	and	r0, r1, #1
   2901c:	tst	r4, #1024	; 0x400
   29020:	eor	r2, r0, #1
   29024:	bne	28f94 <ftello64@plt+0x1770c>
   29028:	ldr	r0, [r9, #4]
   2902c:	cmp	r2, #0
   29030:	bne	2903c <ftello64@plt+0x177b4>
   29034:	ands	r2, r0, #2048	; 0x800
   29038:	bne	2904c <ftello64@plt+0x177c4>
   2903c:	tst	r1, #2
   29040:	bne	29054 <ftello64@plt+0x177cc>
   29044:	ands	r2, r0, #8192	; 0x2000
   29048:	beq	29054 <ftello64@plt+0x177cc>
   2904c:	mov	r0, r8
   29050:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   29054:	uxth	r0, r0
   29058:	mov	r2, #1
   2905c:	and	r1, r1, #8
   29060:	eor	r0, r2, r0, lsr #15
   29064:	orr	r0, r0, r1, lsr #3
   29068:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2906c:	ldr	r0, [r6, #88]	; 0x58
   29070:	and	r0, r0, #2
   29074:	eor	r1, r0, #10
   29078:	and	r0, r1, #1
   2907c:	tst	r4, #1024	; 0x400
   29080:	eor	r2, r0, #1
   29084:	bne	28f94 <ftello64@plt+0x1770c>
   29088:	b	29028 <ftello64@plt+0x177a0>
   2908c:	mov	r0, r7
   29090:	bl	11738 <iswalnum@plt>
   29094:	mov	r1, #1
   29098:	mov	r2, #0
   2909c:	cmp	r7, #95	; 0x5f
   290a0:	beq	29028 <ftello64@plt+0x177a0>
   290a4:	cmp	r0, #0
   290a8:	beq	28ffc <ftello64@plt+0x17774>
   290ac:	b	29028 <ftello64@plt+0x177a0>
   290b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   290b4:	add	fp, sp, #28
   290b8:	sub	sp, sp, #4
   290bc:	vpush	{d8-d9}
   290c0:	sub	sp, sp, #2272	; 0x8e0
   290c4:	sub	sp, sp, #12288	; 0x3000
   290c8:	sub	lr, fp, #1024	; 0x400
   290cc:	vmov.i32	q4, #0	; 0x00000000
   290d0:	mov	r8, r0
   290d4:	mov	r0, #0
   290d8:	str	r1, [sp, #104]	; 0x68
   290dc:	sub	r3, lr, #56	; 0x38
   290e0:	str	r0, [r1, #44]	; 0x2c
   290e4:	str	r0, [r1, #48]	; 0x30
   290e8:	mov	r0, r3
   290ec:	vst1.64	{d8-d9}, [r0]!
   290f0:	vst1.64	{d8-d9}, [r0]
   290f4:	ldr	r0, [r1, #8]
   290f8:	cmp	r0, #0
   290fc:	ble	2a854 <ftello64@plt+0x18fcc>
   29100:	add	r0, sp, #168	; 0xa8
   29104:	add	r2, r8, #96	; 0x60
   29108:	mov	r1, #0
   2910c:	str	r8, [sp, #96]	; 0x60
   29110:	add	r0, r0, #28
   29114:	str	r2, [sp]
   29118:	str	r0, [sp, #12]
   2911c:	add	r0, r2, #16
   29120:	str	r0, [sp, #4]
   29124:	add	r0, r3, #16
   29128:	str	r0, [sp, #8]
   2912c:	mov	r0, #0
   29130:	str	r0, [sp, #164]	; 0xa4
   29134:	b	29164 <ftello64@plt+0x178dc>
   29138:	sub	lr, fp, #1024	; 0x400
   2913c:	sub	r0, lr, #56	; 0x38
   29140:	vst1.64	{d8-d9}, [r0]!
   29144:	vst1.64	{d8-d9}, [r0]
   29148:	ldr	r8, [sp, #96]	; 0x60
   2914c:	ldr	r1, [sp, #100]	; 0x64
   29150:	ldr	r0, [sp, #104]	; 0x68
   29154:	add	r1, r1, #1
   29158:	ldr	r0, [r0, #8]
   2915c:	cmp	r1, r0
   29160:	bge	29ec8 <ftello64@plt+0x18640>
   29164:	ldr	r0, [sp, #104]	; 0x68
   29168:	ldr	r9, [r8]
   2916c:	str	r1, [sp, #100]	; 0x64
   29170:	ldr	r0, [r0, #12]
   29174:	ldr	ip, [r0, r1, lsl #2]
   29178:	add	r0, r9, ip, lsl #3
   2917c:	ldr	r0, [r0, #4]
   29180:	uxtb	r6, r0
   29184:	cmp	r6, #1
   29188:	bne	2927c <ftello64@plt+0x179f4>
   2918c:	ldrb	r1, [r9, ip, lsl #3]
   29190:	sub	lr, fp, #1024	; 0x400
   29194:	mov	r5, #1
   29198:	sub	r3, lr, #56	; 0x38
   2919c:	add	lr, sp, #168	; 0xa8
   291a0:	mov	r7, r3
   291a4:	ubfx	r2, r1, #5, #3
   291a8:	and	r1, r1, #31
   291ac:	ldr	r3, [r3, r2, lsl #2]
   291b0:	orr	r1, r3, r5, lsl r1
   291b4:	str	r1, [r7, r2, lsl #2]
   291b8:	movw	r1, #65280	; 0xff00
   291bc:	ldr	r7, [sp, #12]
   291c0:	movt	r1, #3
   291c4:	ands	r1, r0, r1
   291c8:	beq	295c8 <ftello64@plt+0x17d40>
   291cc:	tst	r0, #8192	; 0x2000
   291d0:	beq	291fc <ftello64@plt+0x17974>
   291d4:	ldr	r1, [fp, #-1080]	; 0xfffffbc8
   291d8:	sub	r2, fp, #1024	; 0x400
   291dc:	sub	r2, r2, #56	; 0x38
   291e0:	vst1.64	{d8-d9}, [r2]!
   291e4:	vst1.64	{d8-d9}, [r2]
   291e8:	tst	r1, #1024	; 0x400
   291ec:	beq	29148 <ftello64@plt+0x178c0>
   291f0:	ldr	r7, [sp, #12]
   291f4:	mov	r1, #1024	; 0x400
   291f8:	str	r1, [fp, #-1080]	; 0xfffffbc8
   291fc:	tst	r0, #32768	; 0x8000
   29200:	bne	29138 <ftello64@plt+0x178b0>
   29204:	tst	r0, #1024	; 0x400
   29208:	bne	2936c <ftello64@plt+0x17ae4>
   2920c:	tst	r0, #2048	; 0x800
   29210:	beq	295c8 <ftello64@plt+0x17d40>
   29214:	tst	r0, #4194304	; 0x400000
   29218:	beq	29224 <ftello64@plt+0x1799c>
   2921c:	cmp	r6, #1
   29220:	beq	29138 <ftello64@plt+0x178b0>
   29224:	ldr	r1, [sp, #96]	; 0x60
   29228:	ldr	r0, [r1, #92]	; 0x5c
   2922c:	cmp	r0, #1
   29230:	ble	29550 <ftello64@plt+0x17cc8>
   29234:	ldr	r0, [r1, #60]	; 0x3c
   29238:	ldr	r1, [sp]
   2923c:	vld1.32	{d16-d17}, [r1]
   29240:	vld1.32	{d18-d19}, [r0]!
   29244:	sub	r1, fp, #1024	; 0x400
   29248:	sub	r1, r1, #56	; 0x38
   2924c:	vld1.64	{d20-d21}, [r1]
   29250:	vand	q8, q9, q8
   29254:	vbic	q9, q10, q8
   29258:	vst1.64	{d18-d19}, [r1]
   2925c:	ldr	r1, [sp, #4]
   29260:	vld1.32	{d20-d21}, [r0]
   29264:	ldr	r0, [sp, #8]
   29268:	vld1.32	{d16-d17}, [r1]
   2926c:	vld1.32	{d22-d23}, [r0]
   29270:	vand	q8, q10, q8
   29274:	vbic	q8, q11, q8
   29278:	b	29580 <ftello64@plt+0x17cf8>
   2927c:	cmp	r6, #7
   29280:	add	lr, sp, #168	; 0xa8
   29284:	beq	292cc <ftello64@plt+0x17a44>
   29288:	cmp	r6, #5
   2928c:	beq	2931c <ftello64@plt+0x17a94>
   29290:	cmp	r6, #3
   29294:	bne	29364 <ftello64@plt+0x17adc>
   29298:	ldr	r1, [r9, ip, lsl #3]
   2929c:	sub	r2, fp, #1024	; 0x400
   292a0:	sub	r2, r2, #56	; 0x38
   292a4:	vld1.64	{d16-d17}, [r2]
   292a8:	vld1.32	{d18-d19}, [r1]!
   292ac:	vorr	q8, q8, q9
   292b0:	vst1.64	{d16-d17}, [r2]
   292b4:	vld1.32	{d16-d17}, [r1]
   292b8:	ldr	r1, [sp, #8]
   292bc:	vld1.32	{d18-d19}, [r1]
   292c0:	vorr	q8, q9, q8
   292c4:	vst1.32	{d16-d17}, [r1]
   292c8:	b	291b8 <ftello64@plt+0x17930>
   292cc:	mvn	r1, #0
   292d0:	str	r1, [fp, #-1068]	; 0xfffffbd4
   292d4:	str	r1, [fp, #-1072]	; 0xfffffbd0
   292d8:	str	r1, [fp, #-1076]	; 0xfffffbcc
   292dc:	str	r1, [fp, #-1080]	; 0xfffffbc8
   292e0:	ldr	r1, [sp, #96]	; 0x60
   292e4:	ldr	r2, [r1, #128]	; 0x80
   292e8:	and	r1, r2, #128	; 0x80
   292ec:	ands	r2, r2, #64	; 0x40
   292f0:	beq	292fc <ftello64@plt+0x17a74>
   292f4:	cmp	r1, #0
   292f8:	beq	291b8 <ftello64@plt+0x17930>
   292fc:	cmp	r2, #0
   29300:	mvn	r2, #1
   29304:	movweq	r2, #64510	; 0xfbfe
   29308:	movteq	r2, #65535	; 0xffff
   2930c:	cmp	r1, #0
   29310:	mvneq	r2, #1024	; 0x400
   29314:	str	r2, [fp, #-1080]	; 0xfffffbc8
   29318:	b	291b8 <ftello64@plt+0x17930>
   2931c:	ldr	r3, [sp, #96]	; 0x60
   29320:	ldr	r1, [r3, #92]	; 0x5c
   29324:	cmp	r1, #2
   29328:	blt	29424 <ftello64@plt+0x17b9c>
   2932c:	ldr	r1, [r3, #60]	; 0x3c
   29330:	sub	r2, fp, #1024	; 0x400
   29334:	sub	r2, r2, #56	; 0x38
   29338:	vld1.64	{d16-d17}, [r2]
   2933c:	vld1.32	{d18-d19}, [r1]!
   29340:	vorr	q8, q8, q9
   29344:	vst1.64	{d16-d17}, [r2]
   29348:	vld1.32	{d18-d19}, [r1]
   2934c:	ldr	r1, [sp, #8]
   29350:	vld1.32	{d20-d21}, [r1]
   29354:	vorr	q9, q10, q9
   29358:	vst1.32	{d18-d19}, [r1]
   2935c:	vmov.32	r1, d16[0]
   29360:	b	29448 <ftello64@plt+0x17bc0>
   29364:	ldr	r8, [sp, #96]	; 0x60
   29368:	b	29150 <ftello64@plt+0x178c8>
   2936c:	movw	r1, #255	; 0xff
   29370:	movt	r1, #64	; 0x40
   29374:	and	r1, r0, r1
   29378:	cmp	r1, #1
   2937c:	beq	29138 <ftello64@plt+0x178b0>
   29380:	ldr	r7, [sp, #96]	; 0x60
   29384:	ldr	r1, [r7, #92]	; 0x5c
   29388:	cmp	r1, #1
   2938c:	ble	29474 <ftello64@plt+0x17bec>
   29390:	ldr	r1, [r7, #60]	; 0x3c
   29394:	ldr	r2, [sp]
   29398:	vld1.32	{d16-d17}, [r2]
   2939c:	vld1.32	{d18-d19}, [r1]!
   293a0:	sub	r2, fp, #1024	; 0x400
   293a4:	sub	r2, r2, #56	; 0x38
   293a8:	vld1.64	{d20-d21}, [r2]
   293ac:	vorn	q8, q8, q9
   293b0:	vand	q8, q10, q8
   293b4:	vst1.64	{d16-d17}, [r2]
   293b8:	vmov.32	r2, d16[1]
   293bc:	vld1.32	{d18-d19}, [r1]
   293c0:	ldr	r1, [sp, #4]
   293c4:	vld1.32	{d20-d21}, [r1]
   293c8:	ldr	r1, [sp, #8]
   293cc:	vld1.32	{d22-d23}, [r1]
   293d0:	vorn	q9, q10, q9
   293d4:	vand	q9, q11, q9
   293d8:	vst1.32	{d18-d19}, [r1]
   293dc:	vmov.32	r1, d16[0]
   293e0:	orr	r1, r2, r1
   293e4:	vmov.32	r2, d17[0]
   293e8:	orr	r1, r1, r2
   293ec:	vmov.32	r2, d17[1]
   293f0:	orr	r1, r1, r2
   293f4:	vmov.32	r2, d18[0]
   293f8:	orr	r1, r1, r2
   293fc:	vmov.32	r2, d18[1]
   29400:	orr	r1, r1, r2
   29404:	vmov.32	r2, d19[0]
   29408:	orr	r1, r1, r2
   2940c:	vmov.32	r2, d19[1]
   29410:	orr	r1, r1, r2
   29414:	ldr	r7, [sp, #12]
   29418:	cmp	r1, #0
   2941c:	bne	2920c <ftello64@plt+0x17984>
   29420:	b	29148 <ftello64@plt+0x178c0>
   29424:	mvn	r1, #0
   29428:	str	r1, [fp, #-1052]	; 0xfffffbe4
   2942c:	str	r1, [fp, #-1056]	; 0xfffffbe0
   29430:	str	r1, [fp, #-1060]	; 0xfffffbdc
   29434:	str	r1, [fp, #-1064]	; 0xfffffbd8
   29438:	str	r1, [fp, #-1068]	; 0xfffffbd4
   2943c:	str	r1, [fp, #-1072]	; 0xfffffbd0
   29440:	str	r1, [fp, #-1076]	; 0xfffffbcc
   29444:	str	r1, [fp, #-1080]	; 0xfffffbc8
   29448:	ldr	r2, [r3, #128]	; 0x80
   2944c:	ands	r3, r2, #64	; 0x40
   29450:	and	r2, r2, #128	; 0x80
   29454:	biceq	r1, r1, #1024	; 0x400
   29458:	beq	29464 <ftello64@plt+0x17bdc>
   2945c:	cmp	r2, #0
   29460:	beq	291b8 <ftello64@plt+0x17930>
   29464:	cmp	r2, #0
   29468:	bicne	r1, r1, #1
   2946c:	str	r1, [fp, #-1080]	; 0xfffffbc8
   29470:	b	291b8 <ftello64@plt+0x17930>
   29474:	ldr	r1, [r7, #112]	; 0x70
   29478:	add	sl, r7, #96	; 0x60
   2947c:	ldr	r4, [fp, #-1080]	; 0xfffffbc8
   29480:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   29484:	ldm	sl, {r2, r3, r8, sl}
   29488:	str	ip, [sp, #28]
   2948c:	str	r9, [sp, #24]
   29490:	ldr	r9, [sp, #24]
   29494:	str	r1, [sp, #148]	; 0x94
   29498:	ldr	r1, [r7, #116]	; 0x74
   2949c:	and	ip, r5, r3
   294a0:	and	lr, r4, r2
   294a4:	ldr	r2, [sp, #148]	; 0x94
   294a8:	str	r1, [sp, #152]	; 0x98
   294ac:	ldr	r1, [r7, #120]	; 0x78
   294b0:	str	r1, [sp, #156]	; 0x9c
   294b4:	ldr	r1, [r7, #124]	; 0x7c
   294b8:	ldr	r7, [fp, #-1072]	; 0xfffffbd0
   294bc:	ldr	r3, [sp, #156]	; 0x9c
   294c0:	str	r1, [sp, #160]	; 0xa0
   294c4:	ldr	r1, [fp, #-1068]	; 0xfffffbd4
   294c8:	and	r8, r7, r8
   294cc:	str	lr, [fp, #-1080]	; 0xfffffbc8
   294d0:	str	ip, [fp, #-1076]	; 0xfffffbcc
   294d4:	str	r8, [fp, #-1072]	; 0xfffffbd0
   294d8:	ldr	r7, [sp, #160]	; 0xa0
   294dc:	and	r1, r1, sl
   294e0:	add	sl, sp, #168	; 0xa8
   294e4:	str	r1, [fp, #-1068]	; 0xfffffbd4
   294e8:	ldr	r5, [fp, #-1064]	; 0xfffffbd8
   294ec:	and	r5, r5, r2
   294f0:	ldr	r2, [sp, #152]	; 0x98
   294f4:	str	r5, [fp, #-1064]	; 0xfffffbd8
   294f8:	ldr	r4, [fp, #-1060]	; 0xfffffbdc
   294fc:	and	r4, r4, r2
   29500:	str	r4, [fp, #-1060]	; 0xfffffbdc
   29504:	ldr	r2, [fp, #-1056]	; 0xfffffbe0
   29508:	and	r2, r2, r3
   2950c:	str	r2, [fp, #-1056]	; 0xfffffbe0
   29510:	ldr	r3, [fp, #-1052]	; 0xfffffbe4
   29514:	and	r3, r3, r7
   29518:	orr	r7, ip, lr
   2951c:	ldr	ip, [sp, #28]
   29520:	mov	lr, sl
   29524:	orr	r7, r7, r8
   29528:	str	r3, [fp, #-1052]	; 0xfffffbe4
   2952c:	orr	r1, r7, r1
   29530:	orr	r1, r1, r5
   29534:	orr	r1, r1, r4
   29538:	orr	r1, r1, r2
   2953c:	orr	r1, r1, r3
   29540:	ldr	r7, [sp, #12]
   29544:	cmp	r1, #0
   29548:	bne	2920c <ftello64@plt+0x17984>
   2954c:	b	29148 <ftello64@plt+0x178c0>
   29550:	ldr	r0, [sp]
   29554:	vld1.32	{d16-d17}, [r0]
   29558:	sub	r0, fp, #1024	; 0x400
   2955c:	sub	r0, r0, #56	; 0x38
   29560:	vld1.64	{d18-d19}, [r0]
   29564:	vbic	q9, q9, q8
   29568:	vst1.64	{d18-d19}, [r0]
   2956c:	ldr	r0, [sp, #4]
   29570:	vld1.32	{d16-d17}, [r0]
   29574:	ldr	r0, [sp, #8]
   29578:	vld1.32	{d20-d21}, [r0]
   2957c:	vbic	q8, q10, q8
   29580:	vst1.32	{d16-d17}, [r0]
   29584:	vmov.32	r0, d18[0]
   29588:	vmov.32	r1, d18[1]
   2958c:	ldr	r7, [sp, #12]
   29590:	orr	r0, r1, r0
   29594:	vmov.32	r1, d19[0]
   29598:	orr	r0, r0, r1
   2959c:	vmov.32	r1, d19[1]
   295a0:	orr	r0, r0, r1
   295a4:	vmov.32	r1, d16[0]
   295a8:	orr	r0, r0, r1
   295ac:	vmov.32	r1, d16[1]
   295b0:	orr	r0, r0, r1
   295b4:	vmov.32	r1, d17[0]
   295b8:	orr	r0, r0, r1
   295bc:	vmov.32	r1, d17[1]
   295c0:	orrs	r0, r0, r1
   295c4:	beq	29148 <ftello64@plt+0x178c0>
   295c8:	ldr	r0, [sp, #164]	; 0xa4
   295cc:	cmp	r0, #1
   295d0:	blt	29a3c <ftello64@plt+0x181b4>
   295d4:	ldr	r0, [fp, #-1060]	; 0xfffffbdc
   295d8:	ldr	r2, [fp, #-1052]	; 0xfffffbe4
   295dc:	ldr	r3, [fp, #-1056]	; 0xfffffbe0
   295e0:	ldr	r1, [fp, #-1080]	; 0xfffffbc8
   295e4:	cmp	r6, #1
   295e8:	mov	r4, #0
   295ec:	str	r0, [sp, #140]	; 0x8c
   295f0:	ldr	r0, [fp, #-1064]	; 0xfffffbd8
   295f4:	str	r1, [sp, #120]	; 0x78
   295f8:	str	r2, [sp, #144]	; 0x90
   295fc:	str	r3, [sp, #152]	; 0x98
   29600:	str	r0, [sp, #160]	; 0xa0
   29604:	ldr	r0, [fp, #-1076]	; 0xfffffbcc
   29608:	str	r0, [sp, #156]	; 0x9c
   2960c:	ldr	r0, [fp, #-1072]	; 0xfffffbd0
   29610:	str	r0, [sp, #132]	; 0x84
   29614:	ldr	r0, [fp, #-1068]	; 0xfffffbd4
   29618:	str	r0, [sp, #148]	; 0x94
   2961c:	bne	29a58 <ftello64@plt+0x181d0>
   29620:	ldr	r3, [sp, #148]	; 0x94
   29624:	sub	r0, fp, #6144	; 0x1800
   29628:	str	r7, [sp, #128]	; 0x80
   2962c:	str	ip, [sp, #28]
   29630:	str	r9, [sp, #24]
   29634:	sub	r6, r0, #104	; 0x68
   29638:	str	r6, [sp, #124]	; 0x7c
   2963c:	b	29670 <ftello64@plt+0x17de8>
   29640:	mov	r8, ip
   29644:	ldr	r0, [sp, #128]	; 0x80
   29648:	add	r4, r4, #1
   2964c:	mov	ip, r8
   29650:	add	r0, r0, #32
   29654:	str	r0, [sp, #128]	; 0x80
   29658:	ldr	r0, [sp, #124]	; 0x7c
   2965c:	add	r0, r0, #12
   29660:	str	r0, [sp, #124]	; 0x7c
   29664:	ldr	r0, [sp, #164]	; 0xa4
   29668:	cmp	r4, r0
   2966c:	bge	29a04 <ftello64@plt+0x1817c>
   29670:	ldrb	r0, [r9, ip, lsl #3]
   29674:	mov	r2, #1
   29678:	ubfx	r1, r0, #5, #3
   2967c:	and	r0, r0, #31
   29680:	add	r1, lr, r1, lsl #2
   29684:	ldr	r1, [r1, r4, lsl #5]
   29688:	tst	r1, r2, lsl r0
   2968c:	beq	29640 <ftello64@plt+0x17db8>
   29690:	add	r9, lr, r4, lsl #5
   29694:	ldr	r2, [sp, #132]	; 0x84
   29698:	str	r4, [sp, #136]	; 0x88
   2969c:	ldr	r4, [sp, #120]	; 0x78
   296a0:	ldr	sl, [sp, #156]	; 0x9c
   296a4:	str	r3, [sp, #148]	; 0x94
   296a8:	ldr	ip, [sp, #152]	; 0x98
   296ac:	ldr	r0, [r9, #8]
   296b0:	ldr	r6, [r9, #4]
   296b4:	ldr	r7, [r9, #12]
   296b8:	ldr	r5, [r9, #16]
   296bc:	and	r1, r0, r2
   296c0:	str	r0, [sp, #88]	; 0x58
   296c4:	ldr	r0, [sp, #128]	; 0x80
   296c8:	str	r6, [sp, #108]	; 0x6c
   296cc:	and	r6, r6, sl
   296d0:	str	r7, [sp, #112]	; 0x70
   296d4:	str	r5, [sp, #92]	; 0x5c
   296d8:	str	r1, [sp, #84]	; 0x54
   296dc:	str	r6, [sp, #76]	; 0x4c
   296e0:	ldr	lr, [r0, #-28]	; 0xffffffe4
   296e4:	ldr	r8, [r0]
   296e8:	and	r0, lr, r4
   296ec:	str	r8, [sp, #116]	; 0x74
   296f0:	str	r0, [sp, #80]	; 0x50
   296f4:	orr	r0, r6, r0
   296f8:	orr	r0, r0, r1
   296fc:	and	r1, r7, r3
   29700:	ldr	r7, [sp, #160]	; 0xa0
   29704:	ldr	r3, [sp, #140]	; 0x8c
   29708:	str	r1, [sp, #72]	; 0x48
   2970c:	orr	r0, r0, r1
   29710:	and	r1, r5, r7
   29714:	str	r1, [sp, #68]	; 0x44
   29718:	orr	r0, r0, r1
   2971c:	ldr	r1, [r9, #20]
   29720:	and	r6, r1, r3
   29724:	ldr	r3, [r9, #24]
   29728:	str	r6, [sp, #64]	; 0x40
   2972c:	orr	r0, r0, r6
   29730:	ldr	r6, [sp, #144]	; 0x90
   29734:	and	r5, r3, ip
   29738:	orr	r0, r0, r5
   2973c:	and	r6, r8, r6
   29740:	orrs	r0, r0, r6
   29744:	beq	298f0 <ftello64@plt+0x18068>
   29748:	bic	r0, r4, lr
   2974c:	ldr	ip, [sp, #88]	; 0x58
   29750:	str	r5, [sp, #20]
   29754:	ldr	r5, [sp, #148]	; 0x94
   29758:	str	r6, [sp, #16]
   2975c:	ldr	r6, [sp, #92]	; 0x5c
   29760:	ldr	r8, [sp, #140]	; 0x8c
   29764:	bic	lr, lr, r4
   29768:	ldr	r4, [sp, #148]	; 0x94
   2976c:	str	r0, [sp, #60]	; 0x3c
   29770:	ldr	r0, [sp, #108]	; 0x6c
   29774:	bic	r0, sl, r0
   29778:	str	r0, [sp, #56]	; 0x38
   2977c:	bic	r0, r2, ip
   29780:	bic	r2, ip, r2
   29784:	str	r0, [sp, #52]	; 0x34
   29788:	ldr	r0, [sp, #112]	; 0x70
   2978c:	str	r2, [sp, #156]	; 0x9c
   29790:	bic	r0, r5, r0
   29794:	ldr	r5, [sp, #144]	; 0x90
   29798:	str	r0, [sp, #48]	; 0x30
   2979c:	bic	r0, r7, r6
   297a0:	str	r0, [sp, #44]	; 0x2c
   297a4:	bic	r0, r8, r1
   297a8:	bic	r1, r1, r8
   297ac:	str	r0, [sp, #40]	; 0x28
   297b0:	ldr	r0, [sp, #152]	; 0x98
   297b4:	bic	r0, r0, r3
   297b8:	str	r0, [sp, #36]	; 0x24
   297bc:	ldr	r0, [sp, #116]	; 0x74
   297c0:	bic	r0, r5, r0
   297c4:	str	r0, [sp, #32]
   297c8:	ldr	r0, [sp, #108]	; 0x6c
   297cc:	bic	sl, r0, sl
   297d0:	orr	r0, sl, lr
   297d4:	orr	r0, r0, r2
   297d8:	ldr	r2, [sp, #112]	; 0x70
   297dc:	bic	ip, r2, r4
   297e0:	ldr	r4, [sp, #152]	; 0x98
   297e4:	bic	r2, r6, r7
   297e8:	orr	r0, r0, ip
   297ec:	orr	r0, r0, r2
   297f0:	orr	r0, r0, r1
   297f4:	bic	r3, r3, r4
   297f8:	orr	r4, r0, r3
   297fc:	ldr	r0, [sp, #116]	; 0x74
   29800:	bic	r0, r0, r5
   29804:	orrs	r4, r4, r0
   29808:	beq	29908 <ftello64@plt+0x18080>
   2980c:	ldr	r5, [sp, #164]	; 0xa4
   29810:	ldr	r7, [sp, #156]	; 0x9c
   29814:	mov	r6, sl
   29818:	add	sl, sp, #168	; 0xa8
   2981c:	add	r4, sl, r5, lsl #5
   29820:	str	lr, [sl, r5, lsl #5]
   29824:	sub	lr, fp, #6144	; 0x1800
   29828:	str	r5, [sp, #164]	; 0xa4
   2982c:	str	r6, [r4, #4]
   29830:	str	r7, [r4, #8]
   29834:	str	ip, [r4, #12]
   29838:	str	r2, [r4, #16]
   2983c:	str	r1, [r4, #20]
   29840:	str	r3, [r4, #24]
   29844:	str	r0, [r4, #28]
   29848:	ldr	r0, [sp, #128]	; 0x80
   2984c:	ldr	r1, [sp, #80]	; 0x50
   29850:	ldr	r6, [sp, #124]	; 0x7c
   29854:	mov	ip, r5
   29858:	str	r1, [r0, #-28]	; 0xffffffe4
   2985c:	ldr	r1, [sp, #76]	; 0x4c
   29860:	str	r1, [r9, #4]
   29864:	ldr	r1, [sp, #84]	; 0x54
   29868:	str	r1, [r9, #8]
   2986c:	ldr	r1, [sp, #72]	; 0x48
   29870:	str	r1, [r9, #12]
   29874:	ldr	r1, [sp, #68]	; 0x44
   29878:	str	r1, [r9, #16]
   2987c:	ldr	r1, [sp, #64]	; 0x40
   29880:	str	r1, [r9, #20]
   29884:	ldr	r1, [sp, #20]
   29888:	str	r1, [r9, #24]
   2988c:	ldr	r1, [sp, #16]
   29890:	str	r1, [r0]
   29894:	add	r0, r5, r5, lsl #1
   29898:	sub	r1, lr, #104	; 0x68
   2989c:	add	r5, r1, r0, lsl #2
   298a0:	ldr	r0, [r6, #4]
   298a4:	mov	r4, r5
   298a8:	str	r0, [r4, #4]!
   298ac:	ldr	r8, [r6, #4]
   298b0:	cmp	r8, #0
   298b4:	ble	2992c <ftello64@plt+0x180a4>
   298b8:	str	r0, [r5]
   298bc:	lsl	r0, r0, #2
   298c0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   298c4:	ldr	r9, [sp, #44]	; 0x2c
   298c8:	ldr	r7, [sp, #40]	; 0x28
   298cc:	ldr	sl, [sp, #32]
   298d0:	cmp	r0, #0
   298d4:	str	r0, [r5, #8]
   298d8:	beq	2a798 <ftello64@plt+0x18f10>
   298dc:	ldr	r1, [r6, #8]
   298e0:	lsl	r2, r8, #2
   298e4:	bl	1157c <memcpy@plt>
   298e8:	ldr	r4, [sp, #136]	; 0x88
   298ec:	b	2994c <ftello64@plt+0x180c4>
   298f0:	ldr	r4, [sp, #136]	; 0x88
   298f4:	ldr	r8, [sp, #28]
   298f8:	ldr	r9, [sp, #24]
   298fc:	ldr	r3, [sp, #148]	; 0x94
   29900:	add	lr, sp, #168	; 0xa8
   29904:	b	29644 <ftello64@plt+0x17dbc>
   29908:	add	sl, sp, #168	; 0xa8
   2990c:	ldr	r4, [sp, #136]	; 0x88
   29910:	ldr	r6, [sp, #124]	; 0x7c
   29914:	ldr	r5, [sp, #48]	; 0x30
   29918:	ldr	r9, [sp, #44]	; 0x2c
   2991c:	ldr	r7, [sp, #40]	; 0x28
   29920:	mov	r8, sl
   29924:	ldr	sl, [sp, #32]
   29928:	b	29960 <ftello64@plt+0x180d8>
   2992c:	mov	r0, #0
   29930:	ldr	r4, [sp, #136]	; 0x88
   29934:	ldr	r9, [sp, #44]	; 0x2c
   29938:	ldr	r7, [sp, #40]	; 0x28
   2993c:	ldr	sl, [sp, #32]
   29940:	str	r0, [r5]
   29944:	str	r0, [r5, #4]
   29948:	str	r0, [r5, #8]
   2994c:	ldr	r5, [sp, #48]	; 0x30
   29950:	ldr	r0, [sp, #164]	; 0xa4
   29954:	add	r8, sp, #168	; 0xa8
   29958:	add	r0, r0, #1
   2995c:	str	r0, [sp, #164]	; 0xa4
   29960:	ldr	r0, [sp, #104]	; 0x68
   29964:	ldr	r1, [sp, #100]	; 0x64
   29968:	ldr	r0, [r0, #12]
   2996c:	ldr	r1, [r0, r1, lsl #2]
   29970:	mov	r0, r6
   29974:	bl	24678 <ftello64@plt+0x12df0>
   29978:	cmp	r0, #0
   2997c:	beq	2a71c <ftello64@plt+0x18e94>
   29980:	ldr	r1, [sp, #60]	; 0x3c
   29984:	ldr	r2, [sp, #56]	; 0x38
   29988:	ldr	r3, [sp, #52]	; 0x34
   2998c:	ldr	ip, [sp, #36]	; 0x24
   29990:	mov	lr, r8
   29994:	mov	r6, r9
   29998:	str	r9, [sp, #160]	; 0xa0
   2999c:	ldr	r8, [sp, #28]
   299a0:	str	sl, [sp, #144]	; 0x90
   299a4:	str	r7, [sp, #140]	; 0x8c
   299a8:	orr	r0, r2, r1
   299ac:	str	ip, [sp, #152]	; 0x98
   299b0:	str	r2, [sp, #156]	; 0x9c
   299b4:	str	r1, [sp, #120]	; 0x78
   299b8:	orr	r0, r0, r3
   299bc:	orr	r0, r0, r5
   299c0:	orr	r0, r0, r9
   299c4:	ldr	r9, [sp, #24]
   299c8:	orr	r0, r0, r7
   299cc:	orr	r0, r0, ip
   299d0:	orrs	r0, r0, sl
   299d4:	mov	r0, r3
   299d8:	mov	r3, r5
   299dc:	str	r0, [sp, #132]	; 0x84
   299e0:	bne	29644 <ftello64@plt+0x17dbc>
   299e4:	str	sl, [sp, #144]	; 0x90
   299e8:	str	ip, [sp, #152]	; 0x98
   299ec:	str	r7, [sp, #140]	; 0x8c
   299f0:	str	r6, [sp, #160]	; 0xa0
   299f4:	mov	r3, r5
   299f8:	str	r0, [sp, #132]	; 0x84
   299fc:	str	r2, [sp, #156]	; 0x9c
   29a00:	str	r1, [sp, #120]	; 0x78
   29a04:	ldr	r0, [sp, #144]	; 0x90
   29a08:	ldr	r8, [sp, #96]	; 0x60
   29a0c:	str	r0, [fp, #-1052]	; 0xfffffbe4
   29a10:	ldr	r0, [sp, #152]	; 0x98
   29a14:	str	r0, [fp, #-1056]	; 0xfffffbe0
   29a18:	ldr	r0, [sp, #140]	; 0x8c
   29a1c:	str	r0, [fp, #-1060]	; 0xfffffbdc
   29a20:	ldr	r0, [sp, #160]	; 0xa0
   29a24:	str	r0, [fp, #-1064]	; 0xfffffbd8
   29a28:	ldr	r0, [sp, #132]	; 0x84
   29a2c:	str	r3, [fp, #-1068]	; 0xfffffbd4
   29a30:	str	r0, [fp, #-1072]	; 0xfffffbd0
   29a34:	ldr	r0, [sp, #156]	; 0x9c
   29a38:	b	29e28 <ftello64@plt+0x185a0>
   29a3c:	ldr	r8, [sp, #96]	; 0x60
   29a40:	mov	r4, #0
   29a44:	ldr	r0, [sp, #164]	; 0xa4
   29a48:	ldr	r1, [sp, #100]	; 0x64
   29a4c:	cmp	r4, r0
   29a50:	bne	29150 <ftello64@plt+0x178c8>
   29a54:	b	29e44 <ftello64@plt+0x185bc>
   29a58:	ldr	r0, [fp, #-1076]	; 0xfffffbcc
   29a5c:	sub	lr, fp, #6144	; 0x1800
   29a60:	ldr	ip, [sp, #164]	; 0xa4
   29a64:	ldr	sl, [sp, #132]	; 0x84
   29a68:	str	r0, [sp, #48]	; 0x30
   29a6c:	ldr	r0, [fp, #-1072]	; 0xfffffbd0
   29a70:	str	r0, [sp, #44]	; 0x2c
   29a74:	ldr	r0, [fp, #-1068]	; 0xfffffbd4
   29a78:	str	r0, [sp, #40]	; 0x28
   29a7c:	sub	r0, lr, #104	; 0x68
   29a80:	mov	lr, r1
   29a84:	str	r0, [sp, #128]	; 0x80
   29a88:	ldr	r0, [sp, #156]	; 0x9c
   29a8c:	b	29ac8 <ftello64@plt+0x18240>
   29a90:	ldr	r4, [sp, #136]	; 0x88
   29a94:	ldr	ip, [sp, #164]	; 0xa4
   29a98:	ldr	r8, [sp, #96]	; 0x60
   29a9c:	ldr	r0, [sp, #156]	; 0x9c
   29aa0:	ldr	sl, [sp, #132]	; 0x84
   29aa4:	ldr	lr, [sp, #124]	; 0x7c
   29aa8:	ldr	r7, [sp, #116]	; 0x74
   29aac:	ldr	r1, [sp, #128]	; 0x80
   29ab0:	add	r4, r4, #1
   29ab4:	cmp	r4, ip
   29ab8:	add	r7, r7, #32
   29abc:	add	r1, r1, #12
   29ac0:	str	r1, [sp, #128]	; 0x80
   29ac4:	bge	29df0 <ftello64@plt+0x18568>
   29ac8:	add	r1, sp, #168	; 0xa8
   29acc:	str	r4, [sp, #136]	; 0x88
   29ad0:	str	lr, [sp, #124]	; 0x7c
   29ad4:	str	ip, [sp, #164]	; 0xa4
   29ad8:	ldr	ip, [sp, #160]	; 0xa0
   29adc:	str	sl, [sp, #132]	; 0x84
   29ae0:	str	r7, [sp, #116]	; 0x74
   29ae4:	ldr	r3, [r7]
   29ae8:	str	r0, [sp, #156]	; 0x9c
   29aec:	add	r8, r1, r4, lsl #5
   29af0:	ldr	r4, [r7, #-28]	; 0xffffffe4
   29af4:	ldr	r7, [sp, #140]	; 0x8c
   29af8:	ldr	r5, [r8, #4]
   29afc:	ldr	r1, [r8, #8]
   29b00:	ldr	r2, [r8, #12]
   29b04:	ldr	r9, [r8, #16]
   29b08:	str	r4, [sp, #108]	; 0x6c
   29b0c:	and	r4, r4, lr
   29b10:	ldr	lr, [sp, #148]	; 0x94
   29b14:	str	r4, [sp, #72]	; 0x48
   29b18:	and	r6, r5, r0
   29b1c:	str	r1, [sp, #80]	; 0x50
   29b20:	and	r1, r1, sl
   29b24:	ldr	sl, [r8, #20]
   29b28:	str	r9, [sp, #84]	; 0x54
   29b2c:	str	r5, [sp, #112]	; 0x70
   29b30:	str	r2, [sp, #88]	; 0x58
   29b34:	orr	r0, r6, r4
   29b38:	str	r1, [sp, #76]	; 0x4c
   29b3c:	str	r6, [sp, #68]	; 0x44
   29b40:	ldr	r6, [sp, #152]	; 0x98
   29b44:	orr	r0, r0, r1
   29b48:	and	r1, r2, lr
   29b4c:	str	r1, [sp, #64]	; 0x40
   29b50:	orr	r0, r0, r1
   29b54:	and	r1, r9, ip
   29b58:	ldr	r9, [sp, #144]	; 0x90
   29b5c:	and	r4, sl, r7
   29b60:	orr	r0, r0, r1
   29b64:	str	r1, [sp, #60]	; 0x3c
   29b68:	str	r4, [sp, #56]	; 0x38
   29b6c:	orr	r0, r0, r4
   29b70:	ldr	r4, [r8, #24]
   29b74:	and	r5, r4, r6
   29b78:	str	r5, [sp, #52]	; 0x34
   29b7c:	orr	r0, r0, r5
   29b80:	and	r5, r3, r9
   29b84:	orrs	r0, r0, r5
   29b88:	beq	29a90 <ftello64@plt+0x18208>
   29b8c:	ldr	r0, [sp, #124]	; 0x7c
   29b90:	ldr	r1, [sp, #108]	; 0x6c
   29b94:	ldr	r2, [sp, #156]	; 0x9c
   29b98:	str	r5, [sp, #20]
   29b9c:	ldr	r5, [sp, #132]	; 0x84
   29ba0:	ldr	ip, [sp, #84]	; 0x54
   29ba4:	str	r3, [sp, #92]	; 0x5c
   29ba8:	ldr	r3, [sp, #108]	; 0x6c
   29bac:	bic	r0, r0, r1
   29bb0:	ldr	r1, [sp, #88]	; 0x58
   29bb4:	str	r0, [sp, #120]	; 0x78
   29bb8:	ldr	r0, [sp, #112]	; 0x70
   29bbc:	bic	r0, r2, r0
   29bc0:	ldr	r2, [sp, #80]	; 0x50
   29bc4:	str	r0, [sp, #48]	; 0x30
   29bc8:	bic	r0, r5, r2
   29bcc:	bic	r2, r2, r5
   29bd0:	ldr	r5, [sp, #156]	; 0x9c
   29bd4:	str	r0, [sp, #44]	; 0x2c
   29bd8:	bic	r0, lr, r1
   29bdc:	str	r2, [sp, #156]	; 0x9c
   29be0:	str	r0, [sp, #40]	; 0x28
   29be4:	ldr	r0, [sp, #160]	; 0xa0
   29be8:	bic	r0, r0, ip
   29bec:	str	r0, [sp, #32]
   29bf0:	bic	r0, r7, sl
   29bf4:	str	r0, [sp, #28]
   29bf8:	bic	r0, r6, r4
   29bfc:	bic	r4, r4, r6
   29c00:	str	r0, [sp, #24]
   29c04:	ldr	r0, [sp, #92]	; 0x5c
   29c08:	bic	r0, r9, r0
   29c0c:	str	r0, [sp, #36]	; 0x24
   29c10:	ldr	r0, [sp, #124]	; 0x7c
   29c14:	bic	r0, r3, r0
   29c18:	ldr	r3, [sp, #112]	; 0x70
   29c1c:	bic	r3, r3, r5
   29c20:	orr	r5, r3, r0
   29c24:	str	r3, [sp, #132]	; 0x84
   29c28:	orr	r3, r5, r2
   29c2c:	bic	r5, r1, lr
   29c30:	ldr	r1, [sp, #160]	; 0xa0
   29c34:	orr	r2, r3, r5
   29c38:	bic	r3, ip, r1
   29c3c:	bic	r1, sl, r7
   29c40:	orr	r2, r2, r3
   29c44:	orr	r7, r2, r1
   29c48:	orr	r2, r7, r4
   29c4c:	ldr	r7, [sp, #92]	; 0x5c
   29c50:	bic	r7, r7, r9
   29c54:	orrs	r2, r2, r7
   29c58:	beq	29d28 <ftello64@plt+0x184a0>
   29c5c:	ldr	r2, [sp, #164]	; 0xa4
   29c60:	ldr	r6, [sp, #132]	; 0x84
   29c64:	add	sl, sp, #168	; 0xa8
   29c68:	sub	lr, fp, #6144	; 0x1800
   29c6c:	str	r0, [sl, r2, lsl #5]
   29c70:	add	r0, sl, r2, lsl #5
   29c74:	str	r6, [r0, #4]
   29c78:	ldr	r6, [sp, #156]	; 0x9c
   29c7c:	str	r6, [r0, #8]
   29c80:	str	r5, [r0, #12]
   29c84:	str	r3, [r0, #16]
   29c88:	add	r0, r0, #20
   29c8c:	stm	r0, {r1, r4, r7}
   29c90:	ldr	r0, [sp, #116]	; 0x74
   29c94:	ldr	r1, [sp, #72]	; 0x48
   29c98:	ldr	r7, [sp, #128]	; 0x80
   29c9c:	str	r1, [r0, #-28]	; 0xffffffe4
   29ca0:	ldr	r1, [sp, #68]	; 0x44
   29ca4:	str	r1, [r8, #4]
   29ca8:	ldr	r1, [sp, #76]	; 0x4c
   29cac:	str	r1, [r8, #8]
   29cb0:	ldr	r1, [sp, #64]	; 0x40
   29cb4:	str	r1, [r8, #12]
   29cb8:	ldr	r1, [sp, #60]	; 0x3c
   29cbc:	str	r1, [r8, #16]
   29cc0:	ldr	r1, [sp, #56]	; 0x38
   29cc4:	str	r1, [r8, #20]
   29cc8:	ldr	r1, [sp, #52]	; 0x34
   29ccc:	str	r1, [r8, #24]
   29cd0:	ldr	r1, [sp, #20]
   29cd4:	str	r1, [r0]
   29cd8:	add	r0, r2, r2, lsl #1
   29cdc:	sub	r1, lr, #104	; 0x68
   29ce0:	add	r6, r1, r0, lsl #2
   29ce4:	ldr	r0, [r7, #4]
   29ce8:	mov	r4, r6
   29cec:	str	r0, [r4, #4]!
   29cf0:	ldr	r5, [r7, #4]
   29cf4:	cmp	r5, #1
   29cf8:	blt	29d40 <ftello64@plt+0x184b8>
   29cfc:	str	r0, [r6]
   29d00:	lsl	r0, r0, #2
   29d04:	bl	2f7c4 <ftello64@plt+0x1df3c>
   29d08:	ldr	r9, [sp, #36]	; 0x24
   29d0c:	cmp	r0, #0
   29d10:	str	r0, [r6, #8]
   29d14:	beq	2a75c <ftello64@plt+0x18ed4>
   29d18:	ldr	r1, [r7, #8]
   29d1c:	lsl	r2, r5, #2
   29d20:	bl	1157c <memcpy@plt>
   29d24:	b	29d54 <ftello64@plt+0x184cc>
   29d28:	ldr	r8, [sp, #96]	; 0x60
   29d2c:	ldr	r5, [sp, #100]	; 0x64
   29d30:	ldr	r4, [sp, #136]	; 0x88
   29d34:	ldr	r7, [sp, #128]	; 0x80
   29d38:	ldr	r9, [sp, #36]	; 0x24
   29d3c:	b	29d6c <ftello64@plt+0x184e4>
   29d40:	ldr	r9, [sp, #36]	; 0x24
   29d44:	mov	r0, #0
   29d48:	str	r0, [r6]
   29d4c:	str	r0, [r6, #4]
   29d50:	str	r0, [r6, #8]
   29d54:	ldr	r0, [sp, #164]	; 0xa4
   29d58:	ldr	r8, [sp, #96]	; 0x60
   29d5c:	ldr	r5, [sp, #100]	; 0x64
   29d60:	ldr	r4, [sp, #136]	; 0x88
   29d64:	add	r0, r0, #1
   29d68:	str	r0, [sp, #164]	; 0xa4
   29d6c:	ldr	r0, [sp, #104]	; 0x68
   29d70:	ldr	r0, [r0, #12]
   29d74:	ldr	r1, [r0, r5, lsl #2]
   29d78:	mov	r0, r7
   29d7c:	bl	24678 <ftello64@plt+0x12df0>
   29d80:	cmp	r0, #0
   29d84:	beq	2a6e0 <ftello64@plt+0x18e58>
   29d88:	ldr	lr, [sp, #120]	; 0x78
   29d8c:	ldr	r2, [sp, #48]	; 0x30
   29d90:	ldr	sl, [sp, #44]	; 0x2c
   29d94:	ldr	r5, [sp, #40]	; 0x28
   29d98:	ldr	r7, [sp, #32]
   29d9c:	ldr	r6, [sp, #28]
   29da0:	ldr	r1, [sp, #24]
   29da4:	ldr	ip, [sp, #164]	; 0xa4
   29da8:	str	r9, [sp, #144]	; 0x90
   29dac:	orr	r0, r2, lr
   29db0:	str	r1, [sp, #152]	; 0x98
   29db4:	str	r6, [sp, #140]	; 0x8c
   29db8:	str	r7, [sp, #160]	; 0xa0
   29dbc:	str	r5, [sp, #148]	; 0x94
   29dc0:	orr	r0, r0, sl
   29dc4:	orr	r0, r0, r5
   29dc8:	orr	r0, r0, r7
   29dcc:	orr	r0, r0, r6
   29dd0:	orr	r0, r0, r1
   29dd4:	orrs	r0, r0, r9
   29dd8:	mov	r0, r2
   29ddc:	bne	29aa8 <ftello64@plt+0x18220>
   29de0:	str	r9, [sp, #144]	; 0x90
   29de4:	str	r1, [sp, #152]	; 0x98
   29de8:	str	r6, [sp, #140]	; 0x8c
   29dec:	str	r7, [sp, #160]	; 0xa0
   29df0:	ldr	r0, [sp, #144]	; 0x90
   29df4:	str	ip, [sp, #164]	; 0xa4
   29df8:	str	r0, [fp, #-1052]	; 0xfffffbe4
   29dfc:	ldr	r0, [sp, #152]	; 0x98
   29e00:	str	r0, [fp, #-1056]	; 0xfffffbe0
   29e04:	ldr	r0, [sp, #140]	; 0x8c
   29e08:	str	r0, [fp, #-1060]	; 0xfffffbdc
   29e0c:	ldr	r0, [sp, #160]	; 0xa0
   29e10:	str	r0, [fp, #-1064]	; 0xfffffbd8
   29e14:	ldr	r0, [sp, #40]	; 0x28
   29e18:	str	r0, [fp, #-1068]	; 0xfffffbd4
   29e1c:	ldr	r0, [sp, #44]	; 0x2c
   29e20:	str	r0, [fp, #-1072]	; 0xfffffbd0
   29e24:	ldr	r0, [sp, #48]	; 0x30
   29e28:	str	r0, [fp, #-1076]	; 0xfffffbcc
   29e2c:	ldr	r0, [sp, #120]	; 0x78
   29e30:	str	r0, [fp, #-1080]	; 0xfffffbc8
   29e34:	ldr	r0, [sp, #164]	; 0xa4
   29e38:	ldr	r1, [sp, #100]	; 0x64
   29e3c:	cmp	r4, r0
   29e40:	bne	29150 <ftello64@plt+0x178c8>
   29e44:	sub	lr, fp, #1024	; 0x400
   29e48:	sub	r7, lr, #56	; 0x38
   29e4c:	sub	lr, fp, #6144	; 0x1800
   29e50:	mov	r0, r7
   29e54:	mov	r8, r7
   29e58:	sub	r2, lr, #104	; 0x68
   29e5c:	vld1.32	{d16-d17}, [r0]!
   29e60:	vld1.64	{d18-d19}, [r0]
   29e64:	add	r0, sp, #168	; 0xa8
   29e68:	add	r0, r0, r4, lsl #5
   29e6c:	vst1.32	{d16-d17}, [r0]!
   29e70:	vst1.32	{d18-d19}, [r0]
   29e74:	ldr	r0, [sp, #104]	; 0x68
   29e78:	ldr	r0, [r0, #12]
   29e7c:	ldr	r7, [r0, r1, lsl #2]
   29e80:	add	r0, r4, r4, lsl #1
   29e84:	mov	r1, #1
   29e88:	add	r5, r2, r0, lsl #2
   29e8c:	str	r1, [r2, r0, lsl #2]
   29e90:	mov	r0, #4
   29e94:	mov	r6, r5
   29e98:	str	r1, [r6, #4]!
   29e9c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   29ea0:	cmp	r0, #0
   29ea4:	str	r0, [r5, #8]
   29ea8:	beq	2a82c <ftello64@plt+0x18fa4>
   29eac:	str	r7, [r0]
   29eb0:	mov	r0, r8
   29eb4:	vst1.64	{d8-d9}, [r0]!
   29eb8:	vst1.64	{d8-d9}, [r0]
   29ebc:	add	r0, r4, #1
   29ec0:	str	r0, [sp, #164]	; 0xa4
   29ec4:	b	29148 <ftello64@plt+0x178c0>
   29ec8:	ldr	r0, [sp, #164]	; 0xa4
   29ecc:	cmp	r0, #0
   29ed0:	ble	2a84c <ftello64@plt+0x18fc4>
   29ed4:	ldr	r0, [sp, #164]	; 0xa4
   29ed8:	mov	r4, #0
   29edc:	str	r4, [fp, #-3136]	; 0xfffff3c0
   29ee0:	add	r0, r0, #1
   29ee4:	str	r0, [fp, #-3140]	; 0xfffff3bc
   29ee8:	lsl	r0, r0, #2
   29eec:	bl	2f7c4 <ftello64@plt+0x1df3c>
   29ef0:	cmp	r0, #0
   29ef4:	str	r0, [fp, #-3132]	; 0xfffff3c4
   29ef8:	moveq	r4, #12
   29efc:	cmp	r0, #0
   29f00:	str	r4, [fp, #-56]	; 0xffffffc8
   29f04:	beq	2a880 <ftello64@plt+0x18ff8>
   29f08:	vmov.i32	q8, #0	; 0x00000000
   29f0c:	sub	lr, fp, #3072	; 0xc00
   29f10:	mov	r1, #0
   29f14:	mov	r7, #0
   29f18:	mov	r2, #0
   29f1c:	mov	r6, #0
   29f20:	mov	r5, #0
   29f24:	mov	r9, #0
   29f28:	sub	r0, lr, #104	; 0x68
   29f2c:	sub	lr, fp, #3072	; 0xc00
   29f30:	vst1.64	{d16-d17}, [r0]!
   29f34:	vst1.64	{d16-d17}, [r0]
   29f38:	sub	r0, lr, #56	; 0x38
   29f3c:	str	r0, [sp, #128]	; 0x80
   29f40:	mov	r0, #0
   29f44:	str	r0, [sp, #148]	; 0x94
   29f48:	mov	r0, #0
   29f4c:	str	r0, [sp, #152]	; 0x98
   29f50:	mov	r0, #0
   29f54:	str	r0, [sp, #156]	; 0x9c
   29f58:	mov	r0, #0
   29f5c:	str	r0, [sp, #160]	; 0xa0
   29f60:	mov	r0, #0
   29f64:	str	r0, [sp, #132]	; 0x84
   29f68:	b	2a034 <ftello64@plt+0x187ac>
   29f6c:	ldrsb	r0, [r7, #52]	; 0x34
   29f70:	cmn	r0, #1
   29f74:	ble	2a10c <ftello64@plt+0x18884>
   29f78:	sub	lr, fp, #3072	; 0xc00
   29f7c:	sub	r0, lr, #56	; 0x38
   29f80:	sub	lr, fp, #2048	; 0x800
   29f84:	str	r7, [r0, r9, lsl #2]
   29f88:	sub	r0, lr, #56	; 0x38
   29f8c:	str	r7, [r0, r9, lsl #2]
   29f90:	add	r0, sp, #168	; 0xa8
   29f94:	ldr	r3, [sp, #148]	; 0x94
   29f98:	ldr	sl, [sp, #164]	; 0xa4
   29f9c:	ldr	r8, [sp, #96]	; 0x60
   29fa0:	mov	r2, r0
   29fa4:	ldr	r0, [r0, r9, lsl #5]
   29fa8:	orr	r5, r5, r0
   29fac:	add	r0, r2, r9, lsl #5
   29fb0:	add	r9, r9, #1
   29fb4:	mov	ip, r5
   29fb8:	cmp	r9, sl
   29fbc:	ldr	r2, [r0, #4]
   29fc0:	ldr	lr, [r0, #8]
   29fc4:	ldr	r7, [r0, #12]
   29fc8:	ldr	r5, [r0, #16]
   29fcc:	ldr	r4, [r0, #20]
   29fd0:	str	r2, [sp, #136]	; 0x88
   29fd4:	mov	r2, r6
   29fd8:	ldr	r6, [r0, #24]
   29fdc:	ldr	r0, [r0, #28]
   29fe0:	orr	r3, r3, r0
   29fe4:	ldr	r0, [sp, #152]	; 0x98
   29fe8:	str	r3, [sp, #148]	; 0x94
   29fec:	orr	r0, r0, r6
   29ff0:	mov	r6, r2
   29ff4:	ldr	r2, [sp, #144]	; 0x90
   29ff8:	str	r0, [sp, #152]	; 0x98
   29ffc:	ldr	r0, [sp, #156]	; 0x9c
   2a000:	orr	r2, r2, lr
   2a004:	orr	r0, r0, r4
   2a008:	str	r0, [sp, #156]	; 0x9c
   2a00c:	ldr	r0, [sp, #160]	; 0xa0
   2a010:	orr	r0, r0, r5
   2a014:	mov	r5, ip
   2a018:	str	r0, [sp, #160]	; 0xa0
   2a01c:	ldr	r0, [sp, #140]	; 0x8c
   2a020:	orr	r0, r0, r7
   2a024:	mov	r7, r0
   2a028:	ldr	r0, [sp, #136]	; 0x88
   2a02c:	orr	r6, r6, r0
   2a030:	beq	2a1d4 <ftello64@plt+0x1894c>
   2a034:	mov	r0, #0
   2a038:	sub	lr, fp, #6144	; 0x1800
   2a03c:	str	r2, [sp, #144]	; 0x90
   2a040:	str	r7, [sp, #140]	; 0x8c
   2a044:	str	r0, [fp, #-3136]	; 0xfffff3c0
   2a048:	add	r0, r9, r9, lsl #1
   2a04c:	sub	r2, lr, #104	; 0x68
   2a050:	add	r2, r2, r0, lsl #2
   2a054:	mov	r7, r2
   2a058:	ldr	r0, [r7, #4]!
   2a05c:	cmp	r0, #1
   2a060:	blt	2a0cc <ftello64@plt+0x18844>
   2a064:	mov	r4, r9
   2a068:	add	sl, r2, #8
   2a06c:	mov	r9, #0
   2a070:	b	2a088 <ftello64@plt+0x18800>
   2a074:	ldr	r0, [r7]
   2a078:	mov	r1, #0
   2a07c:	add	r9, r9, #1
   2a080:	cmp	r9, r0
   2a084:	bge	2a0c4 <ftello64@plt+0x1883c>
   2a088:	ldr	r2, [sl]
   2a08c:	ldr	r3, [r8, #12]
   2a090:	ldr	r2, [r2, r9, lsl #2]
   2a094:	ldr	r2, [r3, r2, lsl #2]
   2a098:	cmn	r2, #1
   2a09c:	beq	2a07c <ftello64@plt+0x187f4>
   2a0a0:	ldr	r0, [r8, #24]
   2a0a4:	add	r1, r2, r2, lsl #1
   2a0a8:	sub	lr, fp, #3072	; 0xc00
   2a0ac:	add	r1, r0, r1, lsl #2
   2a0b0:	sub	r0, lr, #68	; 0x44
   2a0b4:	bl	244d8 <ftello64@plt+0x12c50>
   2a0b8:	cmp	r0, #0
   2a0bc:	beq	2a074 <ftello64@plt+0x187ec>
   2a0c0:	b	2a668 <ftello64@plt+0x18de0>
   2a0c4:	mov	r9, r4
   2a0c8:	str	r1, [fp, #-56]	; 0xffffffc8
   2a0cc:	sub	lr, fp, #3072	; 0xc00
   2a0d0:	sub	r0, fp, #56	; 0x38
   2a0d4:	mov	r1, r8
   2a0d8:	mov	r3, #0
   2a0dc:	sub	r2, lr, #68	; 0x44
   2a0e0:	bl	247f8 <ftello64@plt+0x12f70>
   2a0e4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2a0e8:	mov	r7, r0
   2a0ec:	sub	lr, fp, #1024	; 0x400
   2a0f0:	sub	r0, lr, #56	; 0x38
   2a0f4:	cmp	r7, #0
   2a0f8:	str	r7, [r0, r9, lsl #2]
   2a0fc:	bne	29f6c <ftello64@plt+0x186e4>
   2a100:	cmp	r1, #0
   2a104:	beq	29f6c <ftello64@plt+0x186e4>
   2a108:	b	2a1a0 <ftello64@plt+0x18918>
   2a10c:	sub	lr, fp, #3072	; 0xc00
   2a110:	sub	r0, fp, #56	; 0x38
   2a114:	mov	r1, r8
   2a118:	mov	r3, #1
   2a11c:	sub	r2, lr, #68	; 0x44
   2a120:	bl	247f8 <ftello64@plt+0x12f70>
   2a124:	sub	lr, fp, #2048	; 0x800
   2a128:	cmp	r0, #0
   2a12c:	sub	r1, lr, #56	; 0x38
   2a130:	str	r0, [r1, r9, lsl #2]
   2a134:	bne	2a144 <ftello64@plt+0x188bc>
   2a138:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2a13c:	cmp	r1, #0
   2a140:	bne	2a1a0 <ftello64@plt+0x18918>
   2a144:	cmp	r7, r0
   2a148:	beq	2a168 <ftello64@plt+0x188e0>
   2a14c:	ldr	r0, [r8, #92]	; 0x5c
   2a150:	ldr	r1, [sp, #132]	; 0x84
   2a154:	cmp	r0, #1
   2a158:	mov	r0, #0
   2a15c:	movwgt	r0, #1
   2a160:	orr	r1, r1, r0
   2a164:	str	r1, [sp, #132]	; 0x84
   2a168:	sub	lr, fp, #3072	; 0xc00
   2a16c:	sub	r0, fp, #56	; 0x38
   2a170:	mov	r1, r8
   2a174:	mov	r3, #2
   2a178:	sub	r2, lr, #68	; 0x44
   2a17c:	bl	247f8 <ftello64@plt+0x12f70>
   2a180:	sub	lr, fp, #3072	; 0xc00
   2a184:	cmp	r0, #0
   2a188:	sub	r1, lr, #56	; 0x38
   2a18c:	str	r0, [r1, r9, lsl #2]
   2a190:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2a194:	bne	29f90 <ftello64@plt+0x18708>
   2a198:	cmp	r1, #0
   2a19c:	beq	29f90 <ftello64@plt+0x18708>
   2a1a0:	ldr	r0, [sp, #148]	; 0x94
   2a1a4:	str	r0, [fp, #-3148]	; 0xfffff3b4
   2a1a8:	ldr	r0, [sp, #152]	; 0x98
   2a1ac:	str	r0, [fp, #-3152]	; 0xfffff3b0
   2a1b0:	ldr	r0, [sp, #156]	; 0x9c
   2a1b4:	str	r0, [fp, #-3156]	; 0xfffff3ac
   2a1b8:	ldr	r0, [sp, #160]	; 0xa0
   2a1bc:	str	r0, [fp, #-3160]	; 0xfffff3a8
   2a1c0:	ldr	r0, [sp, #140]	; 0x8c
   2a1c4:	str	r0, [fp, #-3164]	; 0xfffff3a4
   2a1c8:	ldr	r0, [sp, #144]	; 0x90
   2a1cc:	str	r0, [fp, #-3168]	; 0xfffff3a0
   2a1d0:	b	2a69c <ftello64@plt+0x18e14>
   2a1d4:	ldr	r0, [sp, #148]	; 0x94
   2a1d8:	ldr	r8, [sp, #132]	; 0x84
   2a1dc:	ldr	r4, [sp, #104]	; 0x68
   2a1e0:	str	r0, [fp, #-3148]	; 0xfffff3b4
   2a1e4:	ldr	r0, [sp, #152]	; 0x98
   2a1e8:	tst	r8, #1
   2a1ec:	str	r0, [fp, #-3152]	; 0xfffff3b0
   2a1f0:	ldr	r0, [sp, #156]	; 0x9c
   2a1f4:	str	r0, [fp, #-3156]	; 0xfffff3ac
   2a1f8:	ldr	r0, [sp, #160]	; 0xa0
   2a1fc:	str	r0, [fp, #-3160]	; 0xfffff3a8
   2a200:	mov	r0, #4
   2a204:	str	r7, [fp, #-3164]	; 0xfffff3a4
   2a208:	str	r2, [fp, #-3168]	; 0xfffff3a0
   2a20c:	str	r6, [fp, #-3172]	; 0xfffff39c
   2a210:	str	r5, [fp, #-3176]	; 0xfffff398
   2a214:	bne	2a88c <ftello64@plt+0x19004>
   2a218:	mov	r1, #256	; 0x100
   2a21c:	bl	2f770 <ftello64@plt+0x1dee8>
   2a220:	cmp	r0, #0
   2a224:	str	r0, [r4, #44]	; 0x2c
   2a228:	beq	2a6a4 <ftello64@plt+0x18e1c>
   2a22c:	ldr	ip, [fp, #-3176]	; 0xfffff398
   2a230:	cmp	ip, #0
   2a234:	beq	2a2b4 <ftello64@plt+0x18a2c>
   2a238:	mov	r2, #0
   2a23c:	mov	r3, #1
   2a240:	mov	r1, ip
   2a244:	mov	r7, #0
   2a248:	tst	r1, #1
   2a24c:	bne	2a26c <ftello64@plt+0x189e4>
   2a250:	lsr	r6, r1, #1
   2a254:	cmp	r2, r1, lsr #1
   2a258:	add	r7, r7, #1
   2a25c:	lsl	r3, r3, #1
   2a260:	mov	r1, r6
   2a264:	bne	2a248 <ftello64@plt+0x189c0>
   2a268:	b	2a2b4 <ftello64@plt+0x18a2c>
   2a26c:	mov	r6, #0
   2a270:	add	r4, sp, #168	; 0xa8
   2a274:	ldr	r5, [r4, r6, lsl #3]
   2a278:	add	r6, r6, #4
   2a27c:	tst	r5, r3
   2a280:	beq	2a274 <ftello64@plt+0x189ec>
   2a284:	ldr	r5, [sp]
   2a288:	sub	lr, fp, #2048	; 0x800
   2a28c:	ldr	r5, [r5]
   2a290:	tst	r5, r3
   2a294:	sub	r5, lr, #56	; 0x38
   2a298:	sub	lr, fp, #1024	; 0x400
   2a29c:	sub	r4, lr, #56	; 0x38
   2a2a0:	moveq	r5, r4
   2a2a4:	add	r6, r5, r6
   2a2a8:	ldr	r6, [r6, #-4]
   2a2ac:	str	r6, [r0, r7, lsl #2]
   2a2b0:	b	2a250 <ftello64@plt+0x189c8>
   2a2b4:	ldr	r2, [fp, #-3172]	; 0xfffff39c
   2a2b8:	cmp	r2, #0
   2a2bc:	beq	2a33c <ftello64@plt+0x18ab4>
   2a2c0:	add	r1, sp, #168	; 0xa8
   2a2c4:	mov	r7, #32
   2a2c8:	mov	r6, #1
   2a2cc:	mov	r5, #0
   2a2d0:	add	lr, r1, #4
   2a2d4:	tst	r2, #1
   2a2d8:	bne	2a2f8 <ftello64@plt+0x18a70>
   2a2dc:	lsr	r1, r2, #1
   2a2e0:	cmp	r5, r2, lsr #1
   2a2e4:	add	r7, r7, #1
   2a2e8:	lsl	r6, r6, #1
   2a2ec:	mov	r2, r1
   2a2f0:	bne	2a2d4 <ftello64@plt+0x18a4c>
   2a2f4:	b	2a33c <ftello64@plt+0x18ab4>
   2a2f8:	mov	r1, #0
   2a2fc:	ldr	r4, [lr, r1, lsl #3]
   2a300:	add	r1, r1, #4
   2a304:	tst	r4, r6
   2a308:	beq	2a2fc <ftello64@plt+0x18a74>
   2a30c:	ldr	r3, [sp, #96]	; 0x60
   2a310:	ldr	r4, [r3, #100]	; 0x64
   2a314:	sub	r3, fp, #2048	; 0x800
   2a318:	tst	r4, r6
   2a31c:	sub	r4, r3, #56	; 0x38
   2a320:	sub	r3, fp, #1024	; 0x400
   2a324:	sub	r3, r3, #56	; 0x38
   2a328:	moveq	r4, r3
   2a32c:	add	r1, r4, r1
   2a330:	ldr	r1, [r1, #-4]
   2a334:	str	r1, [r0, r7, lsl #2]
   2a338:	b	2a2dc <ftello64@plt+0x18a54>
   2a33c:	ldr	r2, [fp, #-3168]	; 0xfffff3a0
   2a340:	cmp	r2, #0
   2a344:	beq	2a3c4 <ftello64@plt+0x18b3c>
   2a348:	add	r1, sp, #168	; 0xa8
   2a34c:	mov	r7, #64	; 0x40
   2a350:	mov	r6, #1
   2a354:	mov	r5, #0
   2a358:	add	lr, r1, #8
   2a35c:	tst	r2, #1
   2a360:	bne	2a380 <ftello64@plt+0x18af8>
   2a364:	lsr	r1, r2, #1
   2a368:	cmp	r5, r2, lsr #1
   2a36c:	add	r7, r7, #1
   2a370:	lsl	r6, r6, #1
   2a374:	mov	r2, r1
   2a378:	bne	2a35c <ftello64@plt+0x18ad4>
   2a37c:	b	2a3c4 <ftello64@plt+0x18b3c>
   2a380:	mov	r1, #0
   2a384:	ldr	r4, [lr, r1, lsl #3]
   2a388:	add	r1, r1, #4
   2a38c:	tst	r4, r6
   2a390:	beq	2a384 <ftello64@plt+0x18afc>
   2a394:	ldr	r3, [sp, #96]	; 0x60
   2a398:	ldr	r4, [r3, #104]	; 0x68
   2a39c:	sub	r3, fp, #2048	; 0x800
   2a3a0:	tst	r4, r6
   2a3a4:	sub	r4, r3, #56	; 0x38
   2a3a8:	sub	r3, fp, #1024	; 0x400
   2a3ac:	sub	r3, r3, #56	; 0x38
   2a3b0:	moveq	r4, r3
   2a3b4:	add	r1, r4, r1
   2a3b8:	ldr	r1, [r1, #-4]
   2a3bc:	str	r1, [r0, r7, lsl #2]
   2a3c0:	b	2a364 <ftello64@plt+0x18adc>
   2a3c4:	ldr	r2, [fp, #-3164]	; 0xfffff3a4
   2a3c8:	cmp	r2, #0
   2a3cc:	beq	2a44c <ftello64@plt+0x18bc4>
   2a3d0:	add	r1, sp, #168	; 0xa8
   2a3d4:	mov	r7, #96	; 0x60
   2a3d8:	mov	r6, #1
   2a3dc:	mov	r5, #0
   2a3e0:	add	lr, r1, #12
   2a3e4:	tst	r2, #1
   2a3e8:	bne	2a408 <ftello64@plt+0x18b80>
   2a3ec:	lsr	r1, r2, #1
   2a3f0:	cmp	r5, r2, lsr #1
   2a3f4:	add	r7, r7, #1
   2a3f8:	lsl	r6, r6, #1
   2a3fc:	mov	r2, r1
   2a400:	bne	2a3e4 <ftello64@plt+0x18b5c>
   2a404:	b	2a44c <ftello64@plt+0x18bc4>
   2a408:	mov	r1, #0
   2a40c:	ldr	r4, [lr, r1, lsl #3]
   2a410:	add	r1, r1, #4
   2a414:	tst	r4, r6
   2a418:	beq	2a40c <ftello64@plt+0x18b84>
   2a41c:	ldr	r3, [sp, #96]	; 0x60
   2a420:	ldr	r4, [r3, #108]	; 0x6c
   2a424:	sub	r3, fp, #2048	; 0x800
   2a428:	tst	r4, r6
   2a42c:	sub	r4, r3, #56	; 0x38
   2a430:	sub	r3, fp, #1024	; 0x400
   2a434:	sub	r3, r3, #56	; 0x38
   2a438:	moveq	r4, r3
   2a43c:	add	r1, r4, r1
   2a440:	ldr	r1, [r1, #-4]
   2a444:	str	r1, [r0, r7, lsl #2]
   2a448:	b	2a3ec <ftello64@plt+0x18b64>
   2a44c:	ldr	r2, [fp, #-3160]	; 0xfffff3a8
   2a450:	cmp	r2, #0
   2a454:	beq	2a4d4 <ftello64@plt+0x18c4c>
   2a458:	add	r1, sp, #168	; 0xa8
   2a45c:	mov	r7, #128	; 0x80
   2a460:	mov	r6, #1
   2a464:	mov	r5, #0
   2a468:	add	lr, r1, #16
   2a46c:	tst	r2, #1
   2a470:	bne	2a490 <ftello64@plt+0x18c08>
   2a474:	lsr	r1, r2, #1
   2a478:	cmp	r5, r2, lsr #1
   2a47c:	add	r7, r7, #1
   2a480:	lsl	r6, r6, #1
   2a484:	mov	r2, r1
   2a488:	bne	2a46c <ftello64@plt+0x18be4>
   2a48c:	b	2a4d4 <ftello64@plt+0x18c4c>
   2a490:	mov	r1, #0
   2a494:	ldr	r4, [lr, r1, lsl #3]
   2a498:	add	r1, r1, #4
   2a49c:	tst	r4, r6
   2a4a0:	beq	2a494 <ftello64@plt+0x18c0c>
   2a4a4:	ldr	r3, [sp, #4]
   2a4a8:	ldr	r4, [r3]
   2a4ac:	sub	r3, fp, #2048	; 0x800
   2a4b0:	tst	r4, r6
   2a4b4:	sub	r4, r3, #56	; 0x38
   2a4b8:	sub	r3, fp, #1024	; 0x400
   2a4bc:	sub	r3, r3, #56	; 0x38
   2a4c0:	moveq	r4, r3
   2a4c4:	add	r1, r4, r1
   2a4c8:	ldr	r1, [r1, #-4]
   2a4cc:	str	r1, [r0, r7, lsl #2]
   2a4d0:	b	2a474 <ftello64@plt+0x18bec>
   2a4d4:	ldr	r2, [fp, #-3156]	; 0xfffff3ac
   2a4d8:	cmp	r2, #0
   2a4dc:	beq	2a55c <ftello64@plt+0x18cd4>
   2a4e0:	add	r1, sp, #168	; 0xa8
   2a4e4:	mov	r7, #160	; 0xa0
   2a4e8:	mov	r6, #1
   2a4ec:	mov	r5, #0
   2a4f0:	add	lr, r1, #20
   2a4f4:	tst	r2, #1
   2a4f8:	bne	2a518 <ftello64@plt+0x18c90>
   2a4fc:	lsr	r1, r2, #1
   2a500:	cmp	r5, r2, lsr #1
   2a504:	add	r7, r7, #1
   2a508:	lsl	r6, r6, #1
   2a50c:	mov	r2, r1
   2a510:	bne	2a4f4 <ftello64@plt+0x18c6c>
   2a514:	b	2a55c <ftello64@plt+0x18cd4>
   2a518:	mov	r1, #0
   2a51c:	ldr	r4, [lr, r1, lsl #3]
   2a520:	add	r1, r1, #4
   2a524:	tst	r4, r6
   2a528:	beq	2a51c <ftello64@plt+0x18c94>
   2a52c:	ldr	r3, [sp, #96]	; 0x60
   2a530:	ldr	r4, [r3, #116]	; 0x74
   2a534:	sub	r3, fp, #2048	; 0x800
   2a538:	tst	r4, r6
   2a53c:	sub	r4, r3, #56	; 0x38
   2a540:	sub	r3, fp, #1024	; 0x400
   2a544:	sub	r3, r3, #56	; 0x38
   2a548:	moveq	r4, r3
   2a54c:	add	r1, r4, r1
   2a550:	ldr	r1, [r1, #-4]
   2a554:	str	r1, [r0, r7, lsl #2]
   2a558:	b	2a4fc <ftello64@plt+0x18c74>
   2a55c:	ldr	r2, [fp, #-3152]	; 0xfffff3b0
   2a560:	cmp	r2, #0
   2a564:	beq	2a5e4 <ftello64@plt+0x18d5c>
   2a568:	add	r1, sp, #168	; 0xa8
   2a56c:	mov	r7, #192	; 0xc0
   2a570:	mov	r6, #1
   2a574:	mov	r5, #0
   2a578:	add	lr, r1, #24
   2a57c:	tst	r2, #1
   2a580:	bne	2a5a0 <ftello64@plt+0x18d18>
   2a584:	lsr	r1, r2, #1
   2a588:	cmp	r5, r2, lsr #1
   2a58c:	add	r7, r7, #1
   2a590:	lsl	r6, r6, #1
   2a594:	mov	r2, r1
   2a598:	bne	2a57c <ftello64@plt+0x18cf4>
   2a59c:	b	2a5e4 <ftello64@plt+0x18d5c>
   2a5a0:	mov	r1, #0
   2a5a4:	ldr	r4, [lr, r1, lsl #3]
   2a5a8:	add	r1, r1, #4
   2a5ac:	tst	r4, r6
   2a5b0:	beq	2a5a4 <ftello64@plt+0x18d1c>
   2a5b4:	ldr	r3, [sp, #96]	; 0x60
   2a5b8:	ldr	r4, [r3, #120]	; 0x78
   2a5bc:	sub	r3, fp, #2048	; 0x800
   2a5c0:	tst	r4, r6
   2a5c4:	sub	r4, r3, #56	; 0x38
   2a5c8:	sub	r3, fp, #1024	; 0x400
   2a5cc:	sub	r3, r3, #56	; 0x38
   2a5d0:	moveq	r4, r3
   2a5d4:	add	r1, r4, r1
   2a5d8:	ldr	r1, [r1, #-4]
   2a5dc:	str	r1, [r0, r7, lsl #2]
   2a5e0:	b	2a584 <ftello64@plt+0x18cfc>
   2a5e4:	ldr	r2, [fp, #-3148]	; 0xfffff3b4
   2a5e8:	cmp	r2, #0
   2a5ec:	beq	2ad44 <ftello64@plt+0x194bc>
   2a5f0:	mov	r3, #224	; 0xe0
   2a5f4:	mov	r7, #1
   2a5f8:	mov	r6, #0
   2a5fc:	tst	r2, #1
   2a600:	bne	2a620 <ftello64@plt+0x18d98>
   2a604:	lsr	r1, r2, #1
   2a608:	cmp	r6, r2, lsr #1
   2a60c:	add	r3, r3, #1
   2a610:	lsl	r7, r7, #1
   2a614:	mov	r2, r1
   2a618:	bne	2a5fc <ftello64@plt+0x18d74>
   2a61c:	b	2ad44 <ftello64@plt+0x194bc>
   2a620:	ldr	r4, [sp, #12]
   2a624:	mov	r1, #0
   2a628:	ldr	r5, [r4, r1, lsl #3]
   2a62c:	add	r1, r1, #4
   2a630:	tst	r5, r7
   2a634:	beq	2a628 <ftello64@plt+0x18da0>
   2a638:	ldr	r5, [sp, #96]	; 0x60
   2a63c:	sub	lr, fp, #2048	; 0x800
   2a640:	ldr	r5, [r5, #124]	; 0x7c
   2a644:	tst	r5, r7
   2a648:	sub	r5, lr, #56	; 0x38
   2a64c:	sub	lr, fp, #1024	; 0x400
   2a650:	sub	r4, lr, #56	; 0x38
   2a654:	moveq	r5, r4
   2a658:	add	r1, r5, r1
   2a65c:	ldr	r1, [r1, #-4]
   2a660:	str	r1, [r0, r3, lsl #2]
   2a664:	b	2a604 <ftello64@plt+0x18d7c>
   2a668:	ldr	r1, [sp, #148]	; 0x94
   2a66c:	str	r0, [fp, #-56]	; 0xffffffc8
   2a670:	str	r1, [fp, #-3148]	; 0xfffff3b4
   2a674:	ldr	r1, [sp, #152]	; 0x98
   2a678:	str	r1, [fp, #-3152]	; 0xfffff3b0
   2a67c:	ldr	r1, [sp, #156]	; 0x9c
   2a680:	str	r1, [fp, #-3156]	; 0xfffff3ac
   2a684:	ldr	r1, [sp, #160]	; 0xa0
   2a688:	str	r1, [fp, #-3160]	; 0xfffff3a8
   2a68c:	ldr	r1, [sp, #140]	; 0x8c
   2a690:	str	r1, [fp, #-3164]	; 0xfffff3a4
   2a694:	ldr	r1, [sp, #144]	; 0x90
   2a698:	str	r1, [fp, #-3168]	; 0xfffff3a0
   2a69c:	str	r6, [fp, #-3172]	; 0xfffff39c
   2a6a0:	str	r5, [fp, #-3176]	; 0xfffff398
   2a6a4:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2a6a8:	bl	15b80 <ftello64@plt+0x42f8>
   2a6ac:	ldr	r0, [sp, #164]	; 0xa4
   2a6b0:	cmp	r0, #1
   2a6b4:	blt	2a818 <ftello64@plt+0x18f90>
   2a6b8:	sub	lr, fp, #6144	; 0x1800
   2a6bc:	sub	r0, lr, #104	; 0x68
   2a6c0:	add	r4, r0, #8
   2a6c4:	ldr	r0, [r4], #12
   2a6c8:	bl	15b80 <ftello64@plt+0x42f8>
   2a6cc:	ldr	r0, [sp, #164]	; 0xa4
   2a6d0:	subs	r0, r0, #1
   2a6d4:	str	r0, [sp, #164]	; 0xa4
   2a6d8:	bne	2a6c4 <ftello64@plt+0x18e3c>
   2a6dc:	b	2a818 <ftello64@plt+0x18f90>
   2a6e0:	ldr	r0, [sp, #24]
   2a6e4:	str	r9, [fp, #-1052]	; 0xfffffbe4
   2a6e8:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2a6ec:	ldr	r0, [sp, #28]
   2a6f0:	str	r0, [fp, #-1060]	; 0xfffffbdc
   2a6f4:	ldr	r0, [sp, #32]
   2a6f8:	str	r0, [fp, #-1064]	; 0xfffffbd8
   2a6fc:	ldr	r0, [sp, #40]	; 0x28
   2a700:	str	r0, [fp, #-1068]	; 0xfffffbd4
   2a704:	ldr	r0, [sp, #44]	; 0x2c
   2a708:	str	r0, [fp, #-1072]	; 0xfffffbd0
   2a70c:	ldr	r0, [sp, #48]	; 0x30
   2a710:	str	r0, [fp, #-1076]	; 0xfffffbcc
   2a714:	ldr	r0, [sp, #120]	; 0x78
   2a718:	b	2a748 <ftello64@plt+0x18ec0>
   2a71c:	ldr	r0, [sp, #36]	; 0x24
   2a720:	str	sl, [fp, #-1052]	; 0xfffffbe4
   2a724:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2a728:	ldr	r0, [sp, #52]	; 0x34
   2a72c:	str	r7, [fp, #-1060]	; 0xfffffbdc
   2a730:	str	r9, [fp, #-1064]	; 0xfffffbd8
   2a734:	str	r5, [fp, #-1068]	; 0xfffffbd4
   2a738:	str	r0, [fp, #-1072]	; 0xfffffbd0
   2a73c:	ldr	r0, [sp, #56]	; 0x38
   2a740:	str	r0, [fp, #-1076]	; 0xfffffbcc
   2a744:	ldr	r0, [sp, #60]	; 0x3c
   2a748:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2a74c:	ldr	r0, [sp, #164]	; 0xa4
   2a750:	cmp	r0, #1
   2a754:	bge	2a7f4 <ftello64@plt+0x18f6c>
   2a758:	b	2a818 <ftello64@plt+0x18f90>
   2a75c:	ldr	r0, [sp, #24]
   2a760:	str	r9, [fp, #-1052]	; 0xfffffbe4
   2a764:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2a768:	ldr	r0, [sp, #28]
   2a76c:	str	r0, [fp, #-1060]	; 0xfffffbdc
   2a770:	ldr	r0, [sp, #32]
   2a774:	str	r0, [fp, #-1064]	; 0xfffffbd8
   2a778:	ldr	r0, [sp, #40]	; 0x28
   2a77c:	str	r0, [fp, #-1068]	; 0xfffffbd4
   2a780:	ldr	r0, [sp, #44]	; 0x2c
   2a784:	str	r0, [fp, #-1072]	; 0xfffffbd0
   2a788:	ldr	r0, [sp, #48]	; 0x30
   2a78c:	str	r0, [fp, #-1076]	; 0xfffffbcc
   2a790:	ldr	r0, [sp, #120]	; 0x78
   2a794:	b	2a7c8 <ftello64@plt+0x18f40>
   2a798:	ldr	r0, [sp, #36]	; 0x24
   2a79c:	str	sl, [fp, #-1052]	; 0xfffffbe4
   2a7a0:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2a7a4:	ldr	r0, [sp, #48]	; 0x30
   2a7a8:	str	r7, [fp, #-1060]	; 0xfffffbdc
   2a7ac:	str	r9, [fp, #-1064]	; 0xfffffbd8
   2a7b0:	str	r0, [fp, #-1068]	; 0xfffffbd4
   2a7b4:	ldr	r0, [sp, #52]	; 0x34
   2a7b8:	str	r0, [fp, #-1072]	; 0xfffffbd0
   2a7bc:	ldr	r0, [sp, #56]	; 0x38
   2a7c0:	str	r0, [fp, #-1076]	; 0xfffffbcc
   2a7c4:	ldr	r0, [sp, #60]	; 0x3c
   2a7c8:	ldr	r1, [sp, #164]	; 0xa4
   2a7cc:	sub	lr, fp, #6144	; 0x1800
   2a7d0:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2a7d4:	mov	r0, #0
   2a7d8:	sub	r2, lr, #104	; 0x68
   2a7dc:	str	r0, [r4]
   2a7e0:	add	r1, r1, r1, lsl #1
   2a7e4:	str	r0, [r2, r1, lsl #2]
   2a7e8:	ldr	r0, [sp, #164]	; 0xa4
   2a7ec:	cmp	r0, #1
   2a7f0:	blt	2a818 <ftello64@plt+0x18f90>
   2a7f4:	sub	lr, fp, #6144	; 0x1800
   2a7f8:	sub	r0, lr, #104	; 0x68
   2a7fc:	add	r4, r0, #8
   2a800:	ldr	r0, [r4], #12
   2a804:	bl	15b80 <ftello64@plt+0x42f8>
   2a808:	ldr	r0, [sp, #164]	; 0xa4
   2a80c:	subs	r0, r0, #1
   2a810:	str	r0, [sp, #164]	; 0xa4
   2a814:	bne	2a800 <ftello64@plt+0x18f78>
   2a818:	mov	r0, #0
   2a81c:	sub	sp, fp, #48	; 0x30
   2a820:	vpop	{d8-d9}
   2a824:	add	sp, sp, #4
   2a828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a82c:	mov	r0, #0
   2a830:	str	r4, [sp, #164]	; 0xa4
   2a834:	str	r0, [r6]
   2a838:	str	r0, [r5]
   2a83c:	ldr	r0, [sp, #164]	; 0xa4
   2a840:	cmp	r0, #1
   2a844:	bge	2a7f4 <ftello64@plt+0x18f6c>
   2a848:	b	2a818 <ftello64@plt+0x18f90>
   2a84c:	mov	r0, #0
   2a850:	bne	2a870 <ftello64@plt+0x18fe8>
   2a854:	mov	r0, #4
   2a858:	mov	r1, #256	; 0x100
   2a85c:	bl	2f770 <ftello64@plt+0x1dee8>
   2a860:	ldr	r1, [sp, #104]	; 0x68
   2a864:	cmp	r0, #0
   2a868:	str	r0, [r1, #44]	; 0x2c
   2a86c:	movwne	r0, #1
   2a870:	sub	sp, fp, #48	; 0x30
   2a874:	vpop	{d8-d9}
   2a878:	add	sp, sp, #4
   2a87c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a880:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2a884:	bl	15b80 <ftello64@plt+0x42f8>
   2a888:	b	2a6b8 <ftello64@plt+0x18e30>
   2a88c:	mov	r1, #512	; 0x200
   2a890:	bl	2f770 <ftello64@plt+0x1dee8>
   2a894:	cmp	r0, #0
   2a898:	str	r0, [r4, #48]	; 0x30
   2a89c:	beq	2a6a4 <ftello64@plt+0x18e1c>
   2a8a0:	ldr	ip, [fp, #-3176]	; 0xfffff398
   2a8a4:	cmp	ip, #0
   2a8a8:	beq	2a934 <ftello64@plt+0x190ac>
   2a8ac:	sub	lr, fp, #1024	; 0x400
   2a8b0:	mov	r7, #0
   2a8b4:	mov	r6, #1
   2a8b8:	add	r4, sp, #168	; 0xa8
   2a8bc:	mov	r5, ip
   2a8c0:	sub	r1, lr, #56	; 0x38
   2a8c4:	sub	lr, r1, #4
   2a8c8:	sub	r1, fp, #2048	; 0x800
   2a8cc:	sub	r1, r1, #56	; 0x38
   2a8d0:	sub	r8, r1, #4
   2a8d4:	mov	r1, #0
   2a8d8:	tst	r5, #1
   2a8dc:	bne	2a8fc <ftello64@plt+0x19074>
   2a8e0:	lsr	r2, r5, #1
   2a8e4:	cmp	r7, r5, lsr #1
   2a8e8:	add	r1, r1, #1
   2a8ec:	lsl	r6, r6, #1
   2a8f0:	mov	r5, r2
   2a8f4:	bne	2a8d8 <ftello64@plt+0x19050>
   2a8f8:	b	2a934 <ftello64@plt+0x190ac>
   2a8fc:	mov	r3, r4
   2a900:	mov	sl, lr
   2a904:	mov	r9, r8
   2a908:	ldr	r2, [r3], #32
   2a90c:	add	sl, sl, #4
   2a910:	add	r9, r9, #4
   2a914:	tst	r2, r6
   2a918:	beq	2a908 <ftello64@plt+0x19080>
   2a91c:	ldr	r2, [sl]
   2a920:	mov	r3, r0
   2a924:	str	r2, [r3, r1, lsl #2]!
   2a928:	ldr	r2, [r9]
   2a92c:	str	r2, [r3, #1024]	; 0x400
   2a930:	b	2a8e0 <ftello64@plt+0x19058>
   2a934:	ldr	r2, [fp, #-3172]	; 0xfffff39c
   2a938:	cmp	r2, #0
   2a93c:	beq	2a9c8 <ftello64@plt+0x19140>
   2a940:	add	r1, sp, #168	; 0xa8
   2a944:	sub	lr, fp, #2048	; 0x800
   2a948:	mov	r5, #32
   2a94c:	mov	r3, #0
   2a950:	add	r4, r1, #4
   2a954:	sub	r1, lr, #56	; 0x38
   2a958:	sub	lr, r1, #4
   2a95c:	sub	r1, fp, #1024	; 0x400
   2a960:	sub	r1, r1, #56	; 0x38
   2a964:	sub	r8, r1, #4
   2a968:	mov	r1, #1
   2a96c:	tst	r2, #1
   2a970:	bne	2a990 <ftello64@plt+0x19108>
   2a974:	lsr	r6, r2, #1
   2a978:	cmp	r3, r2, lsr #1
   2a97c:	add	r5, r5, #1
   2a980:	lsl	r1, r1, #1
   2a984:	mov	r2, r6
   2a988:	bne	2a96c <ftello64@plt+0x190e4>
   2a98c:	b	2a9c8 <ftello64@plt+0x19140>
   2a990:	mov	r7, r4
   2a994:	mov	r9, lr
   2a998:	mov	sl, r8
   2a99c:	ldr	r6, [r7], #32
   2a9a0:	add	r9, r9, #4
   2a9a4:	add	sl, sl, #4
   2a9a8:	tst	r6, r1
   2a9ac:	beq	2a99c <ftello64@plt+0x19114>
   2a9b0:	ldr	r6, [sl]
   2a9b4:	mov	r7, r0
   2a9b8:	str	r6, [r7, r5, lsl #2]!
   2a9bc:	ldr	r6, [r9]
   2a9c0:	str	r6, [r7, #1024]	; 0x400
   2a9c4:	b	2a974 <ftello64@plt+0x190ec>
   2a9c8:	ldr	r2, [fp, #-3168]	; 0xfffff3a0
   2a9cc:	cmp	r2, #0
   2a9d0:	beq	2aa5c <ftello64@plt+0x191d4>
   2a9d4:	add	r1, sp, #168	; 0xa8
   2a9d8:	sub	lr, fp, #2048	; 0x800
   2a9dc:	mov	r5, #64	; 0x40
   2a9e0:	mov	r3, #0
   2a9e4:	add	r4, r1, #8
   2a9e8:	sub	r1, lr, #56	; 0x38
   2a9ec:	sub	lr, r1, #4
   2a9f0:	sub	r1, fp, #1024	; 0x400
   2a9f4:	sub	r1, r1, #56	; 0x38
   2a9f8:	sub	r8, r1, #4
   2a9fc:	mov	r1, #1
   2aa00:	tst	r2, #1
   2aa04:	bne	2aa24 <ftello64@plt+0x1919c>
   2aa08:	lsr	r6, r2, #1
   2aa0c:	cmp	r3, r2, lsr #1
   2aa10:	add	r5, r5, #1
   2aa14:	lsl	r1, r1, #1
   2aa18:	mov	r2, r6
   2aa1c:	bne	2aa00 <ftello64@plt+0x19178>
   2aa20:	b	2aa5c <ftello64@plt+0x191d4>
   2aa24:	mov	r7, r4
   2aa28:	mov	r9, lr
   2aa2c:	mov	sl, r8
   2aa30:	ldr	r6, [r7], #32
   2aa34:	add	r9, r9, #4
   2aa38:	add	sl, sl, #4
   2aa3c:	tst	r6, r1
   2aa40:	beq	2aa30 <ftello64@plt+0x191a8>
   2aa44:	ldr	r6, [sl]
   2aa48:	mov	r7, r0
   2aa4c:	str	r6, [r7, r5, lsl #2]!
   2aa50:	ldr	r6, [r9]
   2aa54:	str	r6, [r7, #1024]	; 0x400
   2aa58:	b	2aa08 <ftello64@plt+0x19180>
   2aa5c:	ldr	r2, [fp, #-3164]	; 0xfffff3a4
   2aa60:	cmp	r2, #0
   2aa64:	beq	2aaf0 <ftello64@plt+0x19268>
   2aa68:	add	r1, sp, #168	; 0xa8
   2aa6c:	sub	lr, fp, #2048	; 0x800
   2aa70:	mov	r5, #96	; 0x60
   2aa74:	mov	r3, #0
   2aa78:	add	r4, r1, #12
   2aa7c:	sub	r1, lr, #56	; 0x38
   2aa80:	sub	lr, r1, #4
   2aa84:	sub	r1, fp, #1024	; 0x400
   2aa88:	sub	r1, r1, #56	; 0x38
   2aa8c:	sub	r8, r1, #4
   2aa90:	mov	r1, #1
   2aa94:	tst	r2, #1
   2aa98:	bne	2aab8 <ftello64@plt+0x19230>
   2aa9c:	lsr	r6, r2, #1
   2aaa0:	cmp	r3, r2, lsr #1
   2aaa4:	add	r5, r5, #1
   2aaa8:	lsl	r1, r1, #1
   2aaac:	mov	r2, r6
   2aab0:	bne	2aa94 <ftello64@plt+0x1920c>
   2aab4:	b	2aaf0 <ftello64@plt+0x19268>
   2aab8:	mov	r7, r4
   2aabc:	mov	r9, lr
   2aac0:	mov	sl, r8
   2aac4:	ldr	r6, [r7], #32
   2aac8:	add	r9, r9, #4
   2aacc:	add	sl, sl, #4
   2aad0:	tst	r6, r1
   2aad4:	beq	2aac4 <ftello64@plt+0x1923c>
   2aad8:	ldr	r6, [sl]
   2aadc:	mov	r7, r0
   2aae0:	str	r6, [r7, r5, lsl #2]!
   2aae4:	ldr	r6, [r9]
   2aae8:	str	r6, [r7, #1024]	; 0x400
   2aaec:	b	2aa9c <ftello64@plt+0x19214>
   2aaf0:	ldr	r2, [fp, #-3160]	; 0xfffff3a8
   2aaf4:	cmp	r2, #0
   2aaf8:	beq	2ab84 <ftello64@plt+0x192fc>
   2aafc:	add	r1, sp, #168	; 0xa8
   2ab00:	sub	lr, fp, #2048	; 0x800
   2ab04:	mov	r5, #128	; 0x80
   2ab08:	mov	r3, #0
   2ab0c:	add	r4, r1, #16
   2ab10:	sub	r1, lr, #56	; 0x38
   2ab14:	sub	lr, r1, #4
   2ab18:	sub	r1, fp, #1024	; 0x400
   2ab1c:	sub	r1, r1, #56	; 0x38
   2ab20:	sub	r8, r1, #4
   2ab24:	mov	r1, #1
   2ab28:	tst	r2, #1
   2ab2c:	bne	2ab4c <ftello64@plt+0x192c4>
   2ab30:	lsr	r6, r2, #1
   2ab34:	cmp	r3, r2, lsr #1
   2ab38:	add	r5, r5, #1
   2ab3c:	lsl	r1, r1, #1
   2ab40:	mov	r2, r6
   2ab44:	bne	2ab28 <ftello64@plt+0x192a0>
   2ab48:	b	2ab84 <ftello64@plt+0x192fc>
   2ab4c:	mov	r7, r4
   2ab50:	mov	r9, lr
   2ab54:	mov	sl, r8
   2ab58:	ldr	r6, [r7], #32
   2ab5c:	add	r9, r9, #4
   2ab60:	add	sl, sl, #4
   2ab64:	tst	r6, r1
   2ab68:	beq	2ab58 <ftello64@plt+0x192d0>
   2ab6c:	ldr	r6, [sl]
   2ab70:	mov	r7, r0
   2ab74:	str	r6, [r7, r5, lsl #2]!
   2ab78:	ldr	r6, [r9]
   2ab7c:	str	r6, [r7, #1024]	; 0x400
   2ab80:	b	2ab30 <ftello64@plt+0x192a8>
   2ab84:	ldr	r2, [fp, #-3156]	; 0xfffff3ac
   2ab88:	cmp	r2, #0
   2ab8c:	beq	2ac18 <ftello64@plt+0x19390>
   2ab90:	add	r1, sp, #168	; 0xa8
   2ab94:	sub	lr, fp, #2048	; 0x800
   2ab98:	mov	r5, #160	; 0xa0
   2ab9c:	mov	r3, #0
   2aba0:	add	r4, r1, #20
   2aba4:	sub	r1, lr, #56	; 0x38
   2aba8:	sub	lr, r1, #4
   2abac:	sub	r1, fp, #1024	; 0x400
   2abb0:	sub	r1, r1, #56	; 0x38
   2abb4:	sub	r8, r1, #4
   2abb8:	mov	r1, #1
   2abbc:	tst	r2, #1
   2abc0:	bne	2abe0 <ftello64@plt+0x19358>
   2abc4:	lsr	r6, r2, #1
   2abc8:	cmp	r3, r2, lsr #1
   2abcc:	add	r5, r5, #1
   2abd0:	lsl	r1, r1, #1
   2abd4:	mov	r2, r6
   2abd8:	bne	2abbc <ftello64@plt+0x19334>
   2abdc:	b	2ac18 <ftello64@plt+0x19390>
   2abe0:	mov	r7, r4
   2abe4:	mov	r9, lr
   2abe8:	mov	sl, r8
   2abec:	ldr	r6, [r7], #32
   2abf0:	add	r9, r9, #4
   2abf4:	add	sl, sl, #4
   2abf8:	tst	r6, r1
   2abfc:	beq	2abec <ftello64@plt+0x19364>
   2ac00:	ldr	r6, [sl]
   2ac04:	mov	r7, r0
   2ac08:	str	r6, [r7, r5, lsl #2]!
   2ac0c:	ldr	r6, [r9]
   2ac10:	str	r6, [r7, #1024]	; 0x400
   2ac14:	b	2abc4 <ftello64@plt+0x1933c>
   2ac18:	ldr	r2, [fp, #-3152]	; 0xfffff3b0
   2ac1c:	cmp	r2, #0
   2ac20:	beq	2acac <ftello64@plt+0x19424>
   2ac24:	add	r1, sp, #168	; 0xa8
   2ac28:	sub	lr, fp, #2048	; 0x800
   2ac2c:	mov	r5, #192	; 0xc0
   2ac30:	mov	r3, #0
   2ac34:	add	r4, r1, #24
   2ac38:	sub	r1, lr, #56	; 0x38
   2ac3c:	sub	lr, r1, #4
   2ac40:	sub	r1, fp, #1024	; 0x400
   2ac44:	sub	r1, r1, #56	; 0x38
   2ac48:	sub	r8, r1, #4
   2ac4c:	mov	r1, #1
   2ac50:	tst	r2, #1
   2ac54:	bne	2ac74 <ftello64@plt+0x193ec>
   2ac58:	lsr	r6, r2, #1
   2ac5c:	cmp	r3, r2, lsr #1
   2ac60:	add	r5, r5, #1
   2ac64:	lsl	r1, r1, #1
   2ac68:	mov	r2, r6
   2ac6c:	bne	2ac50 <ftello64@plt+0x193c8>
   2ac70:	b	2acac <ftello64@plt+0x19424>
   2ac74:	mov	r7, r4
   2ac78:	mov	r9, lr
   2ac7c:	mov	sl, r8
   2ac80:	ldr	r6, [r7], #32
   2ac84:	add	r9, r9, #4
   2ac88:	add	sl, sl, #4
   2ac8c:	tst	r6, r1
   2ac90:	beq	2ac80 <ftello64@plt+0x193f8>
   2ac94:	ldr	r6, [sl]
   2ac98:	mov	r7, r0
   2ac9c:	str	r6, [r7, r5, lsl #2]!
   2aca0:	ldr	r6, [r9]
   2aca4:	str	r6, [r7, #1024]	; 0x400
   2aca8:	b	2ac58 <ftello64@plt+0x193d0>
   2acac:	ldr	r2, [fp, #-3148]	; 0xfffff3b4
   2acb0:	cmp	r2, #0
   2acb4:	beq	2ad40 <ftello64@plt+0x194b8>
   2acb8:	add	r1, sp, #168	; 0xa8
   2acbc:	sub	lr, fp, #2048	; 0x800
   2acc0:	mov	r5, #224	; 0xe0
   2acc4:	mov	r3, #0
   2acc8:	add	r4, r1, #28
   2accc:	sub	r1, lr, #56	; 0x38
   2acd0:	sub	lr, r1, #4
   2acd4:	sub	r1, fp, #1024	; 0x400
   2acd8:	sub	r1, r1, #56	; 0x38
   2acdc:	sub	r8, r1, #4
   2ace0:	mov	r1, #1
   2ace4:	tst	r2, #1
   2ace8:	bne	2ad08 <ftello64@plt+0x19480>
   2acec:	lsr	r6, r2, #1
   2acf0:	cmp	r3, r2, lsr #1
   2acf4:	add	r5, r5, #1
   2acf8:	lsl	r1, r1, #1
   2acfc:	mov	r2, r6
   2ad00:	bne	2ace4 <ftello64@plt+0x1945c>
   2ad04:	b	2ad40 <ftello64@plt+0x194b8>
   2ad08:	mov	r7, r4
   2ad0c:	mov	r9, lr
   2ad10:	mov	sl, r8
   2ad14:	ldr	r6, [r7], #32
   2ad18:	add	r9, r9, #4
   2ad1c:	add	sl, sl, #4
   2ad20:	tst	r6, r1
   2ad24:	beq	2ad14 <ftello64@plt+0x1948c>
   2ad28:	ldr	r6, [sl]
   2ad2c:	mov	r7, r0
   2ad30:	str	r6, [r7, r5, lsl #2]!
   2ad34:	ldr	r6, [r9]
   2ad38:	str	r6, [r7, #1024]	; 0x400
   2ad3c:	b	2acec <ftello64@plt+0x19464>
   2ad40:	ldr	r8, [sp, #132]	; 0x84
   2ad44:	tst	ip, #1024	; 0x400
   2ad48:	add	r3, sp, #168	; 0xa8
   2ad4c:	beq	2ad90 <ftello64@plt+0x19508>
   2ad50:	ldr	r1, [sp, #164]	; 0xa4
   2ad54:	ldrb	r2, [r3, #1]
   2ad58:	tst	r2, #4
   2ad5c:	bne	2ad7c <ftello64@plt+0x194f4>
   2ad60:	ldr	r2, [sp, #128]	; 0x80
   2ad64:	add	r3, r3, #32
   2ad68:	subs	r1, r1, #1
   2ad6c:	add	r2, r2, #4
   2ad70:	str	r2, [sp, #128]	; 0x80
   2ad74:	bne	2ad54 <ftello64@plt+0x194cc>
   2ad78:	b	2ad90 <ftello64@plt+0x19508>
   2ad7c:	ldr	r1, [sp, #128]	; 0x80
   2ad80:	tst	r8, #1
   2ad84:	ldr	r1, [r1]
   2ad88:	str	r1, [r0, #40]	; 0x28
   2ad8c:	strne	r1, [r0, #1064]	; 0x428
   2ad90:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2ad94:	bl	15b80 <ftello64@plt+0x42f8>
   2ad98:	sub	lr, fp, #6144	; 0x1800
   2ad9c:	sub	r0, lr, #104	; 0x68
   2ada0:	add	r4, r0, #8
   2ada4:	ldr	r0, [r4], #12
   2ada8:	bl	15b80 <ftello64@plt+0x42f8>
   2adac:	ldr	r0, [sp, #164]	; 0xa4
   2adb0:	subs	r0, r0, #1
   2adb4:	str	r0, [sp, #164]	; 0xa4
   2adb8:	bne	2ada4 <ftello64@plt+0x1951c>
   2adbc:	mov	r0, #1
   2adc0:	sub	sp, fp, #48	; 0x30
   2adc4:	vpop	{d8-d9}
   2adc8:	add	sp, sp, #4
   2adcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2add0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2add4:	add	fp, sp, #28
   2add8:	sub	sp, sp, #68	; 0x44
   2addc:	ldr	r4, [r1, #8]
   2ade0:	ldr	r6, [r1, #12]
   2ade4:	mov	r8, r0
   2ade8:	mov	r0, #1
   2adec:	mov	r5, r1
   2adf0:	str	r0, [fp, #-36]	; 0xffffffdc
   2adf4:	str	r0, [fp, #-40]	; 0xffffffd8
   2adf8:	mov	r0, #4
   2adfc:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2ae00:	cmp	r0, #0
   2ae04:	str	r0, [fp, #-32]	; 0xffffffe0
   2ae08:	beq	2b4e8 <ftello64@plt+0x19c60>
   2ae0c:	str	r4, [r0]
   2ae10:	sub	r3, fp, #40	; 0x28
   2ae14:	mov	r0, r8
   2ae18:	mov	r1, r5
   2ae1c:	mov	r2, r6
   2ae20:	str	r5, [sp, #28]
   2ae24:	bl	2b50c <ftello64@plt+0x19c84>
   2ae28:	cmp	r0, #0
   2ae2c:	bne	2b4e0 <ftello64@plt+0x19c58>
   2ae30:	mov	r4, r6
   2ae34:	mov	r9, #1
   2ae38:	mov	r1, #0
   2ae3c:	str	r8, [sp, #48]	; 0x30
   2ae40:	cmp	r4, #1
   2ae44:	bge	2ae74 <ftello64@plt+0x195ec>
   2ae48:	b	2b4a0 <ftello64@plt+0x19c18>
   2ae4c:	mov	r0, r8
   2ae50:	mov	r1, lr
   2ae54:	mov	r2, r4
   2ae58:	sub	r3, fp, #40	; 0x28
   2ae5c:	bl	2b50c <ftello64@plt+0x19c84>
   2ae60:	ldr	r1, [sp, #4]
   2ae64:	cmp	r0, #0
   2ae68:	bne	2b4e0 <ftello64@plt+0x19c58>
   2ae6c:	cmp	r4, #1
   2ae70:	blt	2b4a0 <ftello64@plt+0x19c18>
   2ae74:	ldr	lr, [sp, #28]
   2ae78:	ldr	r0, [lr]
   2ae7c:	ldr	r2, [r0, r4, lsl #2]
   2ae80:	cmp	r2, #0
   2ae84:	mov	r2, #0
   2ae88:	addeq	r2, r1, #1
   2ae8c:	ldr	r1, [r8, #120]	; 0x78
   2ae90:	cmp	r2, r1
   2ae94:	bgt	2b4a8 <ftello64@plt+0x19c20>
   2ae98:	mov	r0, #0
   2ae9c:	str	r4, [sp, #36]	; 0x24
   2aea0:	sub	r4, r4, #1
   2aea4:	str	r2, [sp, #4]
   2aea8:	str	r0, [fp, #-36]	; 0xffffffdc
   2aeac:	ldr	r0, [r8, #100]	; 0x64
   2aeb0:	ldr	r1, [r0, r4, lsl #2]
   2aeb4:	cmp	r1, #0
   2aeb8:	beq	2ae4c <ftello64@plt+0x195c4>
   2aebc:	ldr	r0, [r1, #20]
   2aec0:	cmp	r0, #1
   2aec4:	blt	2ae4c <ftello64@plt+0x195c4>
   2aec8:	ldr	r0, [r8, #84]	; 0x54
   2aecc:	mov	r2, #0
   2aed0:	str	r4, [sp, #32]
   2aed4:	str	r1, [sp, #16]
   2aed8:	str	r0, [sp, #24]
   2aedc:	b	2af28 <ftello64@plt+0x196a0>
   2aee0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2aee4:	cmp	r2, #0
   2aee8:	beq	2b170 <ftello64@plt+0x198e8>
   2aeec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2aef0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   2aef4:	cmp	r1, #0
   2aef8:	bne	2b3a8 <ftello64@plt+0x19b20>
   2aefc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2af00:	str	r6, [r0]
   2af04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2af08:	add	r0, r0, #1
   2af0c:	str	r0, [fp, #-36]	; 0xffffffdc
   2af10:	ldr	r1, [sp, #16]
   2af14:	ldr	r2, [sp, #20]
   2af18:	ldr	r0, [r1, #20]
   2af1c:	add	r2, r2, #1
   2af20:	cmp	r2, r0
   2af24:	bge	2ae4c <ftello64@plt+0x195c4>
   2af28:	ldr	r0, [r1, #24]
   2af2c:	str	r2, [sp, #20]
   2af30:	ldr	r2, [r0, r2, lsl #2]
   2af34:	ldr	r0, [sp, #24]
   2af38:	ldr	r0, [r0]
   2af3c:	mov	r1, r2
   2af40:	str	r2, [fp, #-44]	; 0xffffffd4
   2af44:	add	r0, r0, r2, lsl #3
   2af48:	ldrb	r0, [r0, #6]
   2af4c:	tst	r0, #16
   2af50:	bne	2aff0 <ftello64@plt+0x19768>
   2af54:	ldr	r0, [sp, #24]
   2af58:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2af5c:	mov	r2, r4
   2af60:	ldr	r0, [r0]
   2af64:	add	r1, r0, r1, lsl #3
   2af68:	mov	r0, r8
   2af6c:	bl	28e80 <ftello64@plt+0x175f8>
   2af70:	ldr	lr, [sp, #28]
   2af74:	cmp	r0, #0
   2af78:	beq	2af10 <ftello64@plt+0x19688>
   2af7c:	ldr	r0, [lr]
   2af80:	ldr	r1, [sp, #36]	; 0x24
   2af84:	ldr	r0, [r0, r1, lsl #2]
   2af88:	cmp	r0, #0
   2af8c:	beq	2af10 <ftello64@plt+0x19688>
   2af90:	ldr	r2, [r0, #8]
   2af94:	cmp	r2, #1
   2af98:	blt	2af10 <ftello64@plt+0x19688>
   2af9c:	ldr	r1, [sp, #24]
   2afa0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2afa4:	ldr	r0, [r0, #12]
   2afa8:	ldr	r1, [r1, #12]
   2afac:	ldr	r1, [r1, r3, lsl #2]
   2afb0:	subs	r3, r2, #1
   2afb4:	mov	r2, #0
   2afb8:	beq	2afdc <ftello64@plt+0x19754>
   2afbc:	add	r7, r2, r3
   2afc0:	lsr	r6, r7, #1
   2afc4:	ldr	r5, [r0, r6, lsl #2]
   2afc8:	cmp	r5, r1
   2afcc:	addlt	r2, r9, r7, lsr #1
   2afd0:	movge	r3, r6
   2afd4:	cmp	r2, r3
   2afd8:	bcc	2afbc <ftello64@plt+0x19734>
   2afdc:	ldr	r2, [r0, r2, lsl #2]
   2afe0:	mov	r0, #1
   2afe4:	cmp	r2, r1
   2afe8:	bne	2af10 <ftello64@plt+0x19688>
   2afec:	b	2b04c <ftello64@plt+0x197c4>
   2aff0:	ldr	r7, [r8, #84]	; 0x54
   2aff4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2aff8:	mov	r5, r4
   2affc:	ldr	r4, [lr, #12]
   2b000:	mov	r2, r8
   2b004:	mov	r3, r5
   2b008:	mov	r0, r7
   2b00c:	bl	28af4 <ftello64@plt+0x1726c>
   2b010:	cmp	r0, #1
   2b014:	blt	2b03c <ftello64@plt+0x197b4>
   2b018:	add	r1, r0, r5
   2b01c:	cmp	r1, r4
   2b020:	ble	2b0f4 <ftello64@plt+0x1986c>
   2b024:	ldr	lr, [sp, #28]
   2b028:	ldr	r4, [sp, #32]
   2b02c:	ldr	ip, [lr, #20]
   2b030:	cmp	ip, #0
   2b034:	bne	2b058 <ftello64@plt+0x197d0>
   2b038:	b	2aee0 <ftello64@plt+0x19658>
   2b03c:	ldr	lr, [sp, #28]
   2b040:	cmp	r0, #0
   2b044:	mov	r4, r5
   2b048:	beq	2af54 <ftello64@plt+0x196cc>
   2b04c:	ldr	ip, [lr, #20]
   2b050:	cmp	ip, #0
   2b054:	beq	2aee0 <ftello64@plt+0x19658>
   2b058:	add	r0, r0, r4
   2b05c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2b060:	str	r0, [sp, #40]	; 0x28
   2b064:	ldr	r0, [sp, #24]
   2b068:	ldr	r0, [r0, #12]
   2b06c:	ldr	r0, [r0, r1, lsl #2]
   2b070:	str	r0, [sp, #8]
   2b074:	ldr	r0, [r8, #108]	; 0x6c
   2b078:	cmp	r0, #1
   2b07c:	blt	2b19c <ftello64@plt+0x19914>
   2b080:	ldr	r2, [r8, #116]	; 0x74
   2b084:	ldr	r1, [sp, #40]	; 0x28
   2b088:	mov	sl, #0
   2b08c:	mov	r3, r0
   2b090:	add	r7, r3, sl
   2b094:	add	r7, r7, r7, lsr #31
   2b098:	asr	r6, r7, #1
   2b09c:	add	r5, r6, r6, lsl #1
   2b0a0:	add	r5, r2, r5, lsl #3
   2b0a4:	ldr	r5, [r5, #4]
   2b0a8:	cmp	r5, r1
   2b0ac:	addlt	sl, r9, r7, asr #1
   2b0b0:	movge	r3, r6
   2b0b4:	cmp	sl, r3
   2b0b8:	blt	2b090 <ftello64@plt+0x19808>
   2b0bc:	cmp	sl, r0
   2b0c0:	bge	2b1ac <ftello64@plt+0x19924>
   2b0c4:	ldr	r2, [r8, #116]	; 0x74
   2b0c8:	add	r3, sl, sl, lsl #1
   2b0cc:	add	r2, r2, r3, lsl #3
   2b0d0:	ldr	r2, [r2, #4]
   2b0d4:	cmp	r2, r1
   2b0d8:	mvnne	sl, #0
   2b0dc:	cmp	r0, #1
   2b0e0:	bge	2b1b8 <ftello64@plt+0x19930>
   2b0e4:	mov	r5, #0
   2b0e8:	cmp	r5, r0
   2b0ec:	blt	2b1f8 <ftello64@plt+0x19970>
   2b0f0:	b	2b21c <ftello64@plt+0x19994>
   2b0f4:	ldr	lr, [sp, #28]
   2b0f8:	ldr	r4, [sp, #32]
   2b0fc:	ldr	r2, [lr]
   2b100:	ldr	r2, [r2, r1, lsl #2]
   2b104:	cmp	r2, #0
   2b108:	beq	2af54 <ftello64@plt+0x196cc>
   2b10c:	ldr	r3, [r2, #8]
   2b110:	cmp	r3, #1
   2b114:	blt	2af54 <ftello64@plt+0x196cc>
   2b118:	ldr	r1, [r7, #12]
   2b11c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   2b120:	ldr	r2, [r2, #12]
   2b124:	ldr	r1, [r1, r7, lsl #2]
   2b128:	subs	r7, r3, #1
   2b12c:	mov	r3, #0
   2b130:	beq	2b154 <ftello64@plt+0x198cc>
   2b134:	add	r6, r3, r7
   2b138:	lsr	r5, r6, #1
   2b13c:	ldr	r4, [r2, r5, lsl #2]
   2b140:	cmp	r4, r1
   2b144:	addlt	r3, r9, r6, lsr #1
   2b148:	movge	r7, r5
   2b14c:	cmp	r3, r7
   2b150:	bcc	2b134 <ftello64@plt+0x198ac>
   2b154:	ldr	r4, [sp, #32]
   2b158:	cmp	r0, #0
   2b15c:	beq	2af54 <ftello64@plt+0x196cc>
   2b160:	ldr	r2, [r2, r3, lsl #2]
   2b164:	cmp	r2, r1
   2b168:	beq	2b04c <ftello64@plt+0x197c4>
   2b16c:	b	2af54 <ftello64@plt+0x196cc>
   2b170:	mov	r0, #4
   2b174:	str	r9, [fp, #-36]	; 0xffffffdc
   2b178:	str	r9, [fp, #-40]	; 0xffffffd8
   2b17c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2b180:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2b184:	cmp	r0, #0
   2b188:	str	r0, [fp, #-32]	; 0xffffffe0
   2b18c:	beq	2b4cc <ftello64@plt+0x19c44>
   2b190:	ldr	lr, [sp, #28]
   2b194:	str	r1, [r0]
   2b198:	b	2af10 <ftello64@plt+0x19688>
   2b19c:	ldr	r1, [sp, #40]	; 0x28
   2b1a0:	mov	sl, #0
   2b1a4:	cmp	sl, r0
   2b1a8:	blt	2b0c4 <ftello64@plt+0x1983c>
   2b1ac:	mvn	sl, #0
   2b1b0:	cmp	r0, #1
   2b1b4:	blt	2b0e4 <ftello64@plt+0x1985c>
   2b1b8:	ldr	r2, [r8, #116]	; 0x74
   2b1bc:	mov	r5, #0
   2b1c0:	mov	r3, r0
   2b1c4:	add	r7, r3, r5
   2b1c8:	add	r7, r7, r7, lsr #31
   2b1cc:	asr	r6, r7, #1
   2b1d0:	add	r1, r6, r6, lsl #1
   2b1d4:	add	r1, r2, r1, lsl #3
   2b1d8:	ldr	r1, [r1, #4]
   2b1dc:	cmp	r1, r4
   2b1e0:	addlt	r5, r9, r7, asr #1
   2b1e4:	movge	r3, r6
   2b1e8:	cmp	r5, r3
   2b1ec:	blt	2b1c4 <ftello64@plt+0x1993c>
   2b1f0:	cmp	r5, r0
   2b1f4:	bge	2b21c <ftello64@plt+0x19994>
   2b1f8:	ldr	r0, [r8, #116]	; 0x74
   2b1fc:	add	r1, r5, r5, lsl #1
   2b200:	add	r0, r0, r1, lsl #3
   2b204:	ldr	r0, [r0, #4]
   2b208:	cmp	r0, r4
   2b20c:	mvnne	r5, #0
   2b210:	cmp	ip, #1
   2b214:	bge	2b228 <ftello64@plt+0x199a0>
   2b218:	b	2aee0 <ftello64@plt+0x19658>
   2b21c:	mvn	r5, #0
   2b220:	cmp	ip, #1
   2b224:	blt	2aee0 <ftello64@plt+0x19658>
   2b228:	ldr	ip, [r8, #84]	; 0x54
   2b22c:	mov	r6, #0
   2b230:	str	ip, [sp, #12]
   2b234:	ldr	r0, [lr, #24]
   2b238:	ldr	r3, [r8, #116]	; 0x74
   2b23c:	ldr	r4, [ip]
   2b240:	mvn	r8, #0
   2b244:	ldr	r2, [r0, r6, lsl #2]
   2b248:	mov	r0, r3
   2b24c:	add	r1, r2, r2, lsl #1
   2b250:	ldr	r7, [r0, r1, lsl #3]!
   2b254:	ldr	r0, [r0, #8]
   2b258:	ldr	r4, [r4, r7, lsl #3]
   2b25c:	ldr	r7, [sp, #40]	; 0x28
   2b260:	cmp	r0, r7
   2b264:	str	r4, [sp, #44]	; 0x2c
   2b268:	ble	2b284 <ftello64@plt+0x199fc>
   2b26c:	mvn	r9, #0
   2b270:	ldr	r1, [sp, #36]	; 0x24
   2b274:	ldr	r4, [sp, #32]
   2b278:	cmp	r0, r1
   2b27c:	blt	2b308 <ftello64@plt+0x19a80>
   2b280:	b	2b384 <ftello64@plt+0x19afc>
   2b284:	add	r1, r3, r1, lsl #3
   2b288:	mov	r9, #1
   2b28c:	ldr	r1, [r1, #12]
   2b290:	cmp	r1, r7
   2b294:	blt	2b2f8 <ftello64@plt+0x19a70>
   2b298:	sub	r1, r1, r7
   2b29c:	cmp	r0, r7
   2b2a0:	mov	r7, #1
   2b2a4:	clz	r1, r1
   2b2a8:	lsr	r4, r1, #5
   2b2ac:	lsl	r1, r4, #1
   2b2b0:	orreq	r1, r7, r4, lsl #1
   2b2b4:	cmp	r1, #0
   2b2b8:	beq	2b368 <ftello64@plt+0x19ae0>
   2b2bc:	ldr	r4, [sp, #48]	; 0x30
   2b2c0:	ldr	r2, [sp, #44]	; 0x2c
   2b2c4:	ldr	r3, [sp, #8]
   2b2c8:	str	sl, [sp]
   2b2cc:	mov	r0, r4
   2b2d0:	bl	2cb08 <ftello64@plt+0x1b280>
   2b2d4:	ldr	lr, [sp, #28]
   2b2d8:	mov	r9, r0
   2b2dc:	ldr	r3, [r4, #116]	; 0x74
   2b2e0:	ldr	ip, [sp, #12]
   2b2e4:	ldr	r0, [lr, #24]
   2b2e8:	ldr	r2, [r0, r6, lsl #2]
   2b2ec:	add	r0, r2, r2, lsl #1
   2b2f0:	add	r0, r3, r0, lsl #3
   2b2f4:	ldr	r0, [r0, #8]
   2b2f8:	ldr	r1, [sp, #36]	; 0x24
   2b2fc:	ldr	r4, [sp, #32]
   2b300:	cmp	r0, r1
   2b304:	bge	2b384 <ftello64@plt+0x19afc>
   2b308:	add	r1, r2, r2, lsl #1
   2b30c:	mov	r8, #1
   2b310:	add	r1, r3, r1, lsl #3
   2b314:	ldr	r1, [r1, #12]
   2b318:	cmp	r1, r4
   2b31c:	blt	2b384 <ftello64@plt+0x19afc>
   2b320:	sub	r1, r1, r4
   2b324:	cmp	r0, r4
   2b328:	mov	r0, #1
   2b32c:	clz	r1, r1
   2b330:	lsr	r2, r1, #5
   2b334:	lsl	r1, r2, #1
   2b338:	orreq	r1, r0, r2, lsl #1
   2b33c:	cmp	r1, #0
   2b340:	beq	2b380 <ftello64@plt+0x19af8>
   2b344:	ldr	r0, [sp, #48]	; 0x30
   2b348:	ldr	r2, [sp, #44]	; 0x2c
   2b34c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b350:	str	r5, [sp]
   2b354:	bl	2cb08 <ftello64@plt+0x1b280>
   2b358:	ldr	ip, [sp, #12]
   2b35c:	ldr	lr, [sp, #28]
   2b360:	mov	r8, r0
   2b364:	b	2b384 <ftello64@plt+0x19afc>
   2b368:	mov	r9, #0
   2b36c:	ldr	r1, [sp, #36]	; 0x24
   2b370:	ldr	r4, [sp, #32]
   2b374:	cmp	r0, r1
   2b378:	blt	2b308 <ftello64@plt+0x19a80>
   2b37c:	b	2b384 <ftello64@plt+0x19afc>
   2b380:	mov	r8, #0
   2b384:	cmp	r8, r9
   2b388:	ldr	r8, [sp, #48]	; 0x30
   2b38c:	mov	r9, #1
   2b390:	bne	2af10 <ftello64@plt+0x19688>
   2b394:	ldr	r0, [lr, #20]
   2b398:	add	r6, r6, #1
   2b39c:	cmp	r6, r0
   2b3a0:	blt	2b234 <ftello64@plt+0x199ac>
   2b3a4:	b	2aee0 <ftello64@plt+0x19658>
   2b3a8:	cmp	r2, r1
   2b3ac:	bne	2b3e8 <ftello64@plt+0x19b60>
   2b3b0:	lsl	r0, r2, #1
   2b3b4:	lsl	r1, r2, #3
   2b3b8:	str	r0, [fp, #-40]	; 0xffffffd8
   2b3bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2b3c0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2b3c4:	cmp	r0, #0
   2b3c8:	beq	2b504 <ftello64@plt+0x19c7c>
   2b3cc:	str	r0, [fp, #-32]	; 0xffffffe0
   2b3d0:	ldr	lr, [sp, #28]
   2b3d4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b3d8:	ldr	r2, [r0]
   2b3dc:	cmp	r2, r6
   2b3e0:	bgt	2b3f8 <ftello64@plt+0x19b70>
   2b3e4:	b	2b468 <ftello64@plt+0x19be0>
   2b3e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2b3ec:	ldr	r2, [r0]
   2b3f0:	cmp	r2, r6
   2b3f4:	ble	2b468 <ftello64@plt+0x19be0>
   2b3f8:	cmp	r1, #1
   2b3fc:	blt	2b498 <ftello64@plt+0x19c10>
   2b400:	ands	r3, r1, #3
   2b404:	sub	ip, r1, #1
   2b408:	beq	2b42c <ftello64@plt+0x19ba4>
   2b40c:	add	r2, r0, r1, lsl #2
   2b410:	mov	r7, r2
   2b414:	ldr	r5, [r7, #-4]!
   2b418:	subs	r3, r3, #1
   2b41c:	sub	r1, r1, #1
   2b420:	str	r5, [r2]
   2b424:	mov	r2, r7
   2b428:	bne	2b414 <ftello64@plt+0x19b8c>
   2b42c:	cmp	ip, #3
   2b430:	bcc	2b460 <ftello64@plt+0x19bd8>
   2b434:	add	r2, r0, r1, lsl #2
   2b438:	sub	r2, r2, #8
   2b43c:	ldr	r5, [r2, #4]
   2b440:	ldmda	r2, {r3, r7, ip}
   2b444:	sub	sl, r2, #4
   2b448:	sub	r1, r1, #4
   2b44c:	cmp	r1, #0
   2b450:	stm	sl, {r3, r7, ip}
   2b454:	str	r5, [r2, #8]
   2b458:	sub	r2, r2, #16
   2b45c:	bgt	2b43c <ftello64@plt+0x19bb4>
   2b460:	mov	r1, #0
   2b464:	b	2b498 <ftello64@plt+0x19c10>
   2b468:	add	r2, r0, r1, lsl #2
   2b46c:	ldr	r3, [r2, #-4]
   2b470:	cmp	r3, r6
   2b474:	ble	2b498 <ftello64@plt+0x19c10>
   2b478:	sub	r1, r1, #2
   2b47c:	str	r3, [r2]
   2b480:	sub	r1, r1, #1
   2b484:	ldr	r3, [r2, #-8]
   2b488:	sub	r2, r2, #4
   2b48c:	cmp	r3, r6
   2b490:	bgt	2b47c <ftello64@plt+0x19bf4>
   2b494:	add	r1, r1, #2
   2b498:	str	r6, [r0, r1, lsl #2]
   2b49c:	b	2af04 <ftello64@plt+0x1967c>
   2b4a0:	mov	r7, #0
   2b4a4:	b	2b4b8 <ftello64@plt+0x19c30>
   2b4a8:	lsl	r2, r4, #2
   2b4ac:	mov	r1, #0
   2b4b0:	mov	r7, #0
   2b4b4:	bl	11768 <memset@plt>
   2b4b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2b4bc:	bl	15b80 <ftello64@plt+0x42f8>
   2b4c0:	mov	r0, r7
   2b4c4:	sub	sp, fp, #28
   2b4c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b4cc:	mov	r0, #0
   2b4d0:	mov	r7, #12
   2b4d4:	str	r0, [fp, #-40]	; 0xffffffd8
   2b4d8:	str	r0, [fp, #-36]	; 0xffffffdc
   2b4dc:	b	2b4b8 <ftello64@plt+0x19c30>
   2b4e0:	mov	r7, r0
   2b4e4:	b	2b4b8 <ftello64@plt+0x19c30>
   2b4e8:	mov	r0, #0
   2b4ec:	mov	r7, #12
   2b4f0:	str	r0, [fp, #-40]	; 0xffffffd8
   2b4f4:	str	r0, [fp, #-36]	; 0xffffffdc
   2b4f8:	mov	r0, r7
   2b4fc:	sub	sp, fp, #28
   2b500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b504:	mov	r7, #12
   2b508:	b	2b4b8 <ftello64@plt+0x19c30>
   2b50c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b510:	add	fp, sp, #28
   2b514:	sub	sp, sp, #140	; 0x8c
   2b518:	mov	r5, r1
   2b51c:	ldr	r1, [r0, #84]	; 0x54
   2b520:	mov	ip, r2
   2b524:	mov	r2, #0
   2b528:	str	r0, [sp, #76]	; 0x4c
   2b52c:	str	r2, [fp, #-76]	; 0xffffffb4
   2b530:	str	ip, [sp, #80]	; 0x50
   2b534:	str	r5, [sp, #84]	; 0x54
   2b538:	str	r1, [fp, #-80]	; 0xffffffb0
   2b53c:	ldr	r1, [r0, #100]	; 0x64
   2b540:	ldr	r8, [r1, ip, lsl #2]
   2b544:	ldr	r1, [r3, #4]
   2b548:	cmp	r8, #0
   2b54c:	mov	r6, r8
   2b550:	addne	r6, r6, #4
   2b554:	cmp	r1, #0
   2b558:	str	r6, [sp, #68]	; 0x44
   2b55c:	beq	2b940 <ftello64@plt+0x1a0b8>
   2b560:	mov	r9, r3
   2b564:	cmp	r8, #0
   2b568:	beq	2b960 <ftello64@plt+0x1a0d8>
   2b56c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2b570:	mov	r0, #0
   2b574:	mov	r2, r9
   2b578:	str	r9, [sp, #60]	; 0x3c
   2b57c:	str	r0, [fp, #-72]	; 0xffffffb8
   2b580:	sub	r0, fp, #72	; 0x48
   2b584:	bl	287c4 <ftello64@plt+0x16f3c>
   2b588:	ldr	r9, [fp, #-72]	; 0xffffffb8
   2b58c:	cmp	r9, #0
   2b590:	bne	2c418 <ftello64@plt+0x1ab90>
   2b594:	mov	r4, r0
   2b598:	mov	r5, r0
   2b59c:	ldr	r0, [r4, #28]!
   2b5a0:	cmp	r0, #0
   2b5a4:	bne	2b63c <ftello64@plt+0x19db4>
   2b5a8:	ldr	r0, [sp, #60]	; 0x3c
   2b5ac:	mov	r1, #0
   2b5b0:	ldr	r0, [r0, #4]
   2b5b4:	str	r0, [r5, #28]
   2b5b8:	lsl	r0, r0, #2
   2b5bc:	str	r1, [r5, #32]
   2b5c0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2b5c4:	cmp	r0, #0
   2b5c8:	mov	r1, #12
   2b5cc:	mov	r9, #12
   2b5d0:	str	r0, [r5, #36]	; 0x24
   2b5d4:	movne	r1, #0
   2b5d8:	cmp	r0, #0
   2b5dc:	str	r1, [fp, #-72]	; 0xffffffb8
   2b5e0:	beq	2c418 <ftello64@plt+0x1ab90>
   2b5e4:	ldr	r0, [sp, #60]	; 0x3c
   2b5e8:	ldr	r0, [r0, #4]
   2b5ec:	cmp	r0, #1
   2b5f0:	blt	2b63c <ftello64@plt+0x19db4>
   2b5f4:	ldr	r7, [sp, #60]	; 0x3c
   2b5f8:	mov	r5, #0
   2b5fc:	ldr	r0, [r7, #8]
   2b600:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2b604:	ldr	r0, [r0, r5, lsl #2]
   2b608:	ldr	r1, [r1, #28]
   2b60c:	add	r0, r0, r0, lsl #1
   2b610:	add	r1, r1, r0, lsl #2
   2b614:	mov	r0, r4
   2b618:	bl	244d8 <ftello64@plt+0x12c50>
   2b61c:	cmp	r0, #0
   2b620:	bne	2c414 <ftello64@plt+0x1ab8c>
   2b624:	ldr	r0, [r7, #4]
   2b628:	add	r5, r5, #1
   2b62c:	cmp	r5, r0
   2b630:	blt	2b5fc <ftello64@plt+0x19d74>
   2b634:	mov	r0, #0
   2b638:	str	r0, [fp, #-72]	; 0xffffffb8
   2b63c:	ldr	r0, [sp, #60]	; 0x3c
   2b640:	mov	r1, r6
   2b644:	mov	r2, r4
   2b648:	bl	2c488 <ftello64@plt+0x1ac00>
   2b64c:	cmp	r0, #0
   2b650:	str	r0, [fp, #-76]	; 0xffffffb4
   2b654:	bne	2c440 <ftello64@plt+0x1abb8>
   2b658:	ldr	r5, [sp, #84]	; 0x54
   2b65c:	ldr	r9, [sp, #60]	; 0x3c
   2b660:	ldr	r0, [r5, #20]
   2b664:	cmp	r0, #0
   2b668:	beq	2b960 <ftello64@plt+0x1a0d8>
   2b66c:	ldr	lr, [sp, #80]	; 0x50
   2b670:	cmp	r0, #1
   2b674:	str	r8, [sp, #56]	; 0x38
   2b678:	blt	2b954 <ftello64@plt+0x1a0cc>
   2b67c:	ldr	r0, [sp, #76]	; 0x4c
   2b680:	mov	r1, #0
   2b684:	ldr	r0, [r0, #116]	; 0x74
   2b688:	str	r0, [sp, #64]	; 0x40
   2b68c:	b	2b6a4 <ftello64@plt+0x19e1c>
   2b690:	ldr	r1, [sp, #72]	; 0x48
   2b694:	ldr	r0, [r5, #20]
   2b698:	add	r1, r1, #1
   2b69c:	cmp	r1, r0
   2b6a0:	bge	2b954 <ftello64@plt+0x1a0cc>
   2b6a4:	ldr	r0, [r5, #24]
   2b6a8:	str	r1, [sp, #72]	; 0x48
   2b6ac:	ldr	r0, [r0, r1, lsl #2]
   2b6b0:	ldr	r1, [sp, #64]	; 0x40
   2b6b4:	add	r0, r0, r0, lsl #1
   2b6b8:	add	r1, r1, r0, lsl #3
   2b6bc:	ldr	r2, [r1, #8]
   2b6c0:	cmp	r2, lr
   2b6c4:	bge	2b690 <ftello64@plt+0x19e08>
   2b6c8:	ldr	r1, [r1, #4]
   2b6cc:	cmp	r1, lr
   2b6d0:	blt	2b690 <ftello64@plt+0x19e08>
   2b6d4:	ldr	r1, [sp, #64]	; 0x40
   2b6d8:	ldr	r2, [fp, #-80]	; 0xffffffb0
   2b6dc:	ldr	r0, [r1, r0, lsl #3]!
   2b6e0:	ldr	r2, [r2]
   2b6e4:	ldr	r1, [r1, #12]
   2b6e8:	ldr	r6, [r2, r0, lsl #3]
   2b6ec:	ldr	r0, [r9, #4]
   2b6f0:	cmp	r1, lr
   2b6f4:	bne	2b8d0 <ftello64@plt+0x1a048>
   2b6f8:	cmp	r0, #1
   2b6fc:	blt	2b690 <ftello64@plt+0x19e08>
   2b700:	ldr	r3, [r9, #8]
   2b704:	mvn	r8, #0
   2b708:	mvn	r1, #0
   2b70c:	b	2b72c <ftello64@plt+0x19ea4>
   2b710:	ldr	r4, [r2, r7, lsl #3]
   2b714:	cmp	r6, r4
   2b718:	moveq	r8, r7
   2b71c:	mov	r4, #1
   2b720:	add	r3, r3, #4
   2b724:	subs	r0, r0, #1
   2b728:	beq	2b764 <ftello64@plt+0x19edc>
   2b72c:	ldr	r7, [r3]
   2b730:	add	r4, r2, r7, lsl #3
   2b734:	ldrb	r4, [r4, #4]
   2b738:	cmp	r4, #9
   2b73c:	beq	2b710 <ftello64@plt+0x19e88>
   2b740:	cmp	r4, #8
   2b744:	bne	2b71c <ftello64@plt+0x19e94>
   2b748:	ldr	r4, [r2, r7, lsl #3]
   2b74c:	cmp	r6, r4
   2b750:	moveq	r1, r7
   2b754:	mov	r4, #1
   2b758:	add	r3, r3, #4
   2b75c:	subs	r0, r0, #1
   2b760:	bne	2b72c <ftello64@plt+0x19ea4>
   2b764:	ldr	r3, [sp, #68]	; 0x44
   2b768:	cmp	r1, #0
   2b76c:	bmi	2b788 <ftello64@plt+0x19f00>
   2b770:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b774:	ldr	r2, [sp, #60]	; 0x3c
   2b778:	bl	2c67c <ftello64@plt+0x1adf4>
   2b77c:	ldr	lr, [sp, #80]	; 0x50
   2b780:	cmp	r0, #0
   2b784:	bne	2c3c8 <ftello64@plt+0x1ab40>
   2b788:	ldr	r9, [sp, #60]	; 0x3c
   2b78c:	cmp	r8, #0
   2b790:	bmi	2b690 <ftello64@plt+0x19e08>
   2b794:	ldr	ip, [r9, #4]
   2b798:	cmp	ip, #1
   2b79c:	blt	2b690 <ftello64@plt+0x19e08>
   2b7a0:	mov	sl, #0
   2b7a4:	b	2b7dc <ftello64@plt+0x19f54>
   2b7a8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b7ac:	ldr	r3, [sp, #68]	; 0x44
   2b7b0:	mov	r2, r9
   2b7b4:	bl	2c67c <ftello64@plt+0x1adf4>
   2b7b8:	cmp	r0, #0
   2b7bc:	bne	2c3c8 <ftello64@plt+0x1ab40>
   2b7c0:	ldr	ip, [r9, #4]
   2b7c4:	ldr	lr, [sp, #80]	; 0x50
   2b7c8:	sub	sl, sl, #1
   2b7cc:	mov	r1, r9
   2b7d0:	add	sl, sl, #1
   2b7d4:	cmp	sl, ip
   2b7d8:	bge	2b690 <ftello64@plt+0x19e08>
   2b7dc:	ldr	r1, [r9, #8]
   2b7e0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b7e4:	ldr	r1, [r1, sl, lsl #2]
   2b7e8:	ldr	r3, [r0, #28]
   2b7ec:	add	r2, r1, r1, lsl #1
   2b7f0:	add	r3, r3, r2, lsl #2
   2b7f4:	ldr	r7, [r3, #4]
   2b7f8:	cmp	r7, #1
   2b7fc:	blt	2b85c <ftello64@plt+0x19fd4>
   2b800:	ldr	r3, [r3, #8]
   2b804:	mov	lr, ip
   2b808:	subs	r6, r7, #1
   2b80c:	beq	2b840 <ftello64@plt+0x19fb8>
   2b810:	mov	r7, #0
   2b814:	add	r4, r7, r6
   2b818:	mov	ip, #1
   2b81c:	lsr	r0, r4, #1
   2b820:	ldr	r5, [r3, r0, lsl #2]
   2b824:	cmp	r5, r8
   2b828:	addlt	r7, ip, r4, lsr #1
   2b82c:	movge	r6, r0
   2b830:	mov	r4, #1
   2b834:	cmp	r7, r6
   2b838:	bcc	2b814 <ftello64@plt+0x19f8c>
   2b83c:	b	2b844 <ftello64@plt+0x19fbc>
   2b840:	mov	r7, #0
   2b844:	ldr	r0, [r3, r7, lsl #2]
   2b848:	mov	ip, lr
   2b84c:	ldr	r5, [sp, #84]	; 0x54
   2b850:	ldr	lr, [sp, #80]	; 0x50
   2b854:	cmp	r0, r8
   2b858:	beq	2b7d0 <ftello64@plt+0x19f48>
   2b85c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b860:	ldr	r0, [r0, #24]
   2b864:	add	r2, r0, r2, lsl #2
   2b868:	ldr	r3, [r2, #4]
   2b86c:	cmp	r3, #1
   2b870:	blt	2b7a8 <ftello64@plt+0x19f20>
   2b874:	ldr	r2, [r2, #8]
   2b878:	subs	r7, r3, #1
   2b87c:	beq	2b8b8 <ftello64@plt+0x1a030>
   2b880:	mov	r3, #0
   2b884:	add	r0, r3, r7
   2b888:	lsr	r6, r0, #1
   2b88c:	ldr	r5, [r2, r6, lsl #2]
   2b890:	cmp	r5, r8
   2b894:	addlt	r3, r4, r0, lsr #1
   2b898:	movge	r7, r6
   2b89c:	cmp	r3, r7
   2b8a0:	bcc	2b884 <ftello64@plt+0x19ffc>
   2b8a4:	ldr	r0, [r2, r3, lsl #2]
   2b8a8:	ldr	r5, [sp, #84]	; 0x54
   2b8ac:	cmp	r0, r8
   2b8b0:	bne	2b7a8 <ftello64@plt+0x19f20>
   2b8b4:	b	2b7d0 <ftello64@plt+0x19f48>
   2b8b8:	mov	r3, #0
   2b8bc:	ldr	r0, [r2, r3, lsl #2]
   2b8c0:	ldr	r5, [sp, #84]	; 0x54
   2b8c4:	cmp	r0, r8
   2b8c8:	beq	2b7d0 <ftello64@plt+0x19f48>
   2b8cc:	b	2b7a8 <ftello64@plt+0x19f20>
   2b8d0:	cmp	r0, #1
   2b8d4:	blt	2b690 <ftello64@plt+0x19e08>
   2b8d8:	mov	r7, #0
   2b8dc:	ldr	r1, [r9, #8]
   2b8e0:	ldr	r1, [r1, r7, lsl #2]
   2b8e4:	add	r3, r2, r1, lsl #3
   2b8e8:	ldrb	r3, [r3, #4]
   2b8ec:	orr	r3, r3, #1
   2b8f0:	cmp	r3, #9
   2b8f4:	bne	2b928 <ftello64@plt+0x1a0a0>
   2b8f8:	ldr	r2, [r2, r1, lsl #3]
   2b8fc:	cmp	r6, r2
   2b900:	bne	2b928 <ftello64@plt+0x1a0a0>
   2b904:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b908:	ldr	r3, [sp, #68]	; 0x44
   2b90c:	mov	r2, r9
   2b910:	bl	2c67c <ftello64@plt+0x1adf4>
   2b914:	cmp	r0, #0
   2b918:	bne	2c3c8 <ftello64@plt+0x1ab40>
   2b91c:	ldr	r0, [r9, #4]
   2b920:	ldr	lr, [sp, #80]	; 0x50
   2b924:	mov	r1, r9
   2b928:	add	r7, r7, #1
   2b92c:	cmp	r7, r0
   2b930:	bge	2b690 <ftello64@plt+0x19e08>
   2b934:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2b938:	ldr	r2, [r1]
   2b93c:	b	2b8dc <ftello64@plt+0x1a054>
   2b940:	ldr	r1, [r5]
   2b944:	str	r2, [r1, ip, lsl #2]
   2b948:	cmp	r8, #0
   2b94c:	bne	2b994 <ftello64@plt+0x1a10c>
   2b950:	b	2c3b8 <ftello64@plt+0x1ab30>
   2b954:	ldr	r8, [sp, #56]	; 0x38
   2b958:	mov	r0, #0
   2b95c:	str	r0, [fp, #-76]	; 0xffffffb4
   2b960:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2b964:	sub	r0, fp, #76	; 0x4c
   2b968:	mov	r2, r9
   2b96c:	bl	287c4 <ftello64@plt+0x16f3c>
   2b970:	ldr	r1, [r5]
   2b974:	ldr	ip, [sp, #80]	; 0x50
   2b978:	str	r0, [r1, ip, lsl #2]
   2b97c:	ldr	r0, [sp, #76]	; 0x4c
   2b980:	ldr	r9, [fp, #-76]	; 0xffffffb4
   2b984:	cmp	r9, #0
   2b988:	bne	2c3bc <ftello64@plt+0x1ab34>
   2b98c:	cmp	r8, #0
   2b990:	beq	2c3b8 <ftello64@plt+0x1ab30>
   2b994:	ldr	r1, [r0, #100]	; 0x64
   2b998:	ldr	r1, [r1, ip, lsl #2]
   2b99c:	ldrb	r1, [r1, #52]	; 0x34
   2b9a0:	tst	r1, #64	; 0x40
   2b9a4:	beq	2c3b8 <ftello64@plt+0x1ab30>
   2b9a8:	ldr	lr, [r0, #108]	; 0x6c
   2b9ac:	ldr	r8, [r0, #84]	; 0x54
   2b9b0:	cmp	lr, #1
   2b9b4:	blt	2c3a4 <ftello64@plt+0x1ab1c>
   2b9b8:	ldr	r1, [r0, #116]	; 0x74
   2b9bc:	mov	r4, #0
   2b9c0:	mov	r2, #1
   2b9c4:	mov	r3, lr
   2b9c8:	add	r7, r3, r4
   2b9cc:	add	r7, r7, r7, lsr #31
   2b9d0:	asr	r6, r7, #1
   2b9d4:	add	r5, r6, r6, lsl #1
   2b9d8:	add	r5, r1, r5, lsl #3
   2b9dc:	ldr	r5, [r5, #4]
   2b9e0:	cmp	r5, ip
   2b9e4:	addlt	r4, r2, r7, asr #1
   2b9e8:	movge	r3, r6
   2b9ec:	cmp	r4, r3
   2b9f0:	blt	2b9c8 <ftello64@plt+0x1a140>
   2b9f4:	cmp	r4, lr
   2b9f8:	bge	2c3b0 <ftello64@plt+0x1ab28>
   2b9fc:	cmn	r4, #1
   2ba00:	beq	2c3b0 <ftello64@plt+0x1ab28>
   2ba04:	ldr	r0, [sp, #76]	; 0x4c
   2ba08:	add	r1, r4, r4, lsl #1
   2ba0c:	str	r1, [sp, #28]
   2ba10:	ldr	r0, [r0, #116]	; 0x74
   2ba14:	add	r0, r0, r1, lsl #3
   2ba18:	ldr	r0, [r0, #4]
   2ba1c:	cmp	r0, ip
   2ba20:	bne	2c3b0 <ftello64@plt+0x1ab28>
   2ba24:	ldr	r1, [sp, #68]	; 0x44
   2ba28:	mov	r2, #0
   2ba2c:	str	r2, [fp, #-72]	; 0xffffffb8
   2ba30:	ldr	r0, [r1, #4]
   2ba34:	cmp	r0, #0
   2ba38:	ble	2c3dc <ftello64@plt+0x1ab54>
   2ba3c:	str	r4, [sp, #20]
   2ba40:	add	r0, ip, #1
   2ba44:	ldr	r4, [sp, #84]	; 0x54
   2ba48:	mov	r9, #0
   2ba4c:	str	r8, [sp, #36]	; 0x24
   2ba50:	str	r0, [sp, #12]
   2ba54:	sub	r0, fp, #72	; 0x48
   2ba58:	add	r0, r0, #16
   2ba5c:	str	r0, [sp, #8]
   2ba60:	mov	r0, #0
   2ba64:	str	r0, [sp, #48]	; 0x30
   2ba68:	b	2ba80 <ftello64@plt+0x1a1f8>
   2ba6c:	ldr	r1, [sp, #68]	; 0x44
   2ba70:	add	r9, r9, #1
   2ba74:	ldr	r0, [r1, #4]
   2ba78:	cmp	r9, r0
   2ba7c:	bge	2c3e4 <ftello64@plt+0x1ab5c>
   2ba80:	ldr	r0, [r1, #8]
   2ba84:	ldr	r1, [r4, #8]
   2ba88:	ldr	r3, [r0, r9, lsl #2]
   2ba8c:	ldr	r0, [r8]
   2ba90:	add	r0, r0, r3, lsl #3
   2ba94:	cmp	r3, r1
   2ba98:	ldrb	r0, [r0, #4]
   2ba9c:	bne	2bab8 <ftello64@plt+0x1a230>
   2baa0:	cmp	r0, #4
   2baa4:	bne	2ba6c <ftello64@plt+0x1a1e4>
   2baa8:	ldr	r0, [r4, #12]
   2baac:	cmp	r0, ip
   2bab0:	bne	2bac0 <ftello64@plt+0x1a238>
   2bab4:	b	2ba6c <ftello64@plt+0x1a1e4>
   2bab8:	cmp	r0, #4
   2babc:	bne	2ba6c <ftello64@plt+0x1a1e4>
   2bac0:	ldr	r0, [sp, #76]	; 0x4c
   2bac4:	ldr	r1, [sp, #28]
   2bac8:	ldr	r5, [sp, #20]
   2bacc:	str	r9, [sp, #40]	; 0x28
   2bad0:	str	r3, [sp, #56]	; 0x38
   2bad4:	ldr	r0, [r0, #116]	; 0x74
   2bad8:	add	r7, r0, r1, lsl #3
   2badc:	ldr	r0, [r7]
   2bae0:	cmp	r0, r3
   2bae4:	beq	2c230 <ftello64@plt+0x1a9a8>
   2bae8:	b	2c388 <ftello64@plt+0x1ab00>
   2baec:	mov	r8, lr
   2baf0:	ldr	r4, [sp, #84]	; 0x54
   2baf4:	ldr	r3, [sp, #56]	; 0x38
   2baf8:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2bafc:	ldr	lr, [sp, #64]	; 0x40
   2bb00:	b	2c388 <ftello64@plt+0x1ab00>
   2bb04:	mov	r9, #0
   2bb08:	ldr	r3, [sp, #76]	; 0x4c
   2bb0c:	cmp	r9, r0
   2bb10:	blt	2c31c <ftello64@plt+0x1aa94>
   2bb14:	mvn	r9, #0
   2bb18:	cmp	r0, #1
   2bb1c:	blt	2c33c <ftello64@plt+0x1aab4>
   2bb20:	ldr	r1, [r3, #116]	; 0x74
   2bb24:	ldr	lr, [sp, #64]	; 0x40
   2bb28:	mov	r8, #0
   2bb2c:	mov	r2, r0
   2bb30:	add	r3, r2, r8
   2bb34:	add	r3, r3, r3, lsr #31
   2bb38:	asr	r6, r3, #1
   2bb3c:	add	r5, r6, r6, lsl #1
   2bb40:	add	r5, r1, r5, lsl #3
   2bb44:	ldr	r5, [r5, #4]
   2bb48:	cmp	r5, sl
   2bb4c:	addlt	r8, r4, r3, asr #1
   2bb50:	movge	r2, r6
   2bb54:	cmp	r8, r2
   2bb58:	blt	2bb30 <ftello64@plt+0x1a2a8>
   2bb5c:	ldr	r3, [sp, #76]	; 0x4c
   2bb60:	cmp	r8, r0
   2bb64:	bge	2c350 <ftello64@plt+0x1aac8>
   2bb68:	ldr	r0, [r3, #116]	; 0x74
   2bb6c:	add	r1, r8, r8, lsl #1
   2bb70:	add	r0, r0, r1, lsl #3
   2bb74:	ldr	r0, [r0, #4]
   2bb78:	cmp	r0, sl
   2bb7c:	mvnne	r8, #0
   2bb80:	ldr	r5, [sp, #84]	; 0x54
   2bb84:	ldr	r4, [r5, #20]
   2bb88:	cmp	r4, #1
   2bb8c:	blt	2bd10 <ftello64@plt+0x1a488>
   2bb90:	ldr	r0, [r3, #84]	; 0x54
   2bb94:	mov	r6, #0
   2bb98:	str	r0, [sp, #60]	; 0x3c
   2bb9c:	ldr	r0, [r5, #24]
   2bba0:	ldr	r3, [r3, #116]	; 0x74
   2bba4:	ldr	r4, [sp, #60]	; 0x3c
   2bba8:	ldr	r2, [r0, r6, lsl #2]
   2bbac:	mov	r0, r3
   2bbb0:	ldr	r4, [r4]
   2bbb4:	add	r1, r2, r2, lsl #1
   2bbb8:	ldr	r5, [r0, r1, lsl #3]!
   2bbbc:	ldr	r0, [r0, #8]
   2bbc0:	ldr	r4, [r4, r5, lsl #3]
   2bbc4:	mvn	r5, #0
   2bbc8:	cmp	r0, ip
   2bbcc:	str	r4, [sp, #72]	; 0x48
   2bbd0:	ble	2bbe4 <ftello64@plt+0x1a35c>
   2bbd4:	mvn	r4, #0
   2bbd8:	cmp	r0, sl
   2bbdc:	ble	2bc6c <ftello64@plt+0x1a3e4>
   2bbe0:	b	2bcc8 <ftello64@plt+0x1a440>
   2bbe4:	add	r1, r3, r1, lsl #3
   2bbe8:	mov	r4, #1
   2bbec:	ldr	r1, [r1, #12]
   2bbf0:	cmp	r1, ip
   2bbf4:	blt	2bc64 <ftello64@plt+0x1a3dc>
   2bbf8:	sub	r1, r1, ip
   2bbfc:	cmp	r0, ip
   2bc00:	mov	lr, #1
   2bc04:	clz	r1, r1
   2bc08:	lsr	r4, r1, #5
   2bc0c:	lsl	r1, r4, #1
   2bc10:	orreq	r1, lr, r4, lsl #1
   2bc14:	cmp	r1, #0
   2bc18:	beq	2bc5c <ftello64@plt+0x1a3d4>
   2bc1c:	ldr	r0, [sp, #76]	; 0x4c
   2bc20:	ldr	r2, [sp, #72]	; 0x48
   2bc24:	ldr	r3, [sp, #56]	; 0x38
   2bc28:	str	r9, [sp]
   2bc2c:	bl	2cb08 <ftello64@plt+0x1b280>
   2bc30:	mov	r4, r0
   2bc34:	ldr	r0, [sp, #84]	; 0x54
   2bc38:	ldr	r1, [sp, #76]	; 0x4c
   2bc3c:	ldr	ip, [sp, #80]	; 0x50
   2bc40:	ldr	r0, [r0, #24]
   2bc44:	ldr	r3, [r1, #116]	; 0x74
   2bc48:	ldr	r2, [r0, r6, lsl #2]
   2bc4c:	add	r0, r2, r2, lsl #1
   2bc50:	add	r0, r3, r0, lsl #3
   2bc54:	ldr	r0, [r0, #8]
   2bc58:	b	2bc60 <ftello64@plt+0x1a3d8>
   2bc5c:	mov	r4, #0
   2bc60:	ldr	lr, [sp, #64]	; 0x40
   2bc64:	cmp	r0, sl
   2bc68:	bgt	2bcc8 <ftello64@plt+0x1a440>
   2bc6c:	add	r1, r2, r2, lsl #1
   2bc70:	mov	r5, #1
   2bc74:	add	r1, r3, r1, lsl #3
   2bc78:	ldr	r1, [r1, #12]
   2bc7c:	cmp	r1, sl
   2bc80:	blt	2bcc8 <ftello64@plt+0x1a440>
   2bc84:	sub	r1, r1, sl
   2bc88:	cmp	r0, sl
   2bc8c:	mov	r0, #1
   2bc90:	clz	r1, r1
   2bc94:	lsr	r2, r1, #5
   2bc98:	lsl	r1, r2, #1
   2bc9c:	orreq	r1, r0, r2, lsl #1
   2bca0:	cmp	r1, #0
   2bca4:	beq	2bcec <ftello64@plt+0x1a464>
   2bca8:	ldr	r0, [sp, #76]	; 0x4c
   2bcac:	ldr	r2, [sp, #72]	; 0x48
   2bcb0:	ldr	r3, [sp, #52]	; 0x34
   2bcb4:	str	r8, [sp]
   2bcb8:	bl	2cb08 <ftello64@plt+0x1b280>
   2bcbc:	ldr	lr, [sp, #64]	; 0x40
   2bcc0:	ldr	ip, [sp, #80]	; 0x50
   2bcc4:	mov	r5, r0
   2bcc8:	cmp	r5, r4
   2bccc:	bne	2bcf8 <ftello64@plt+0x1a470>
   2bcd0:	ldr	r5, [sp, #84]	; 0x54
   2bcd4:	ldr	r3, [sp, #76]	; 0x4c
   2bcd8:	add	r6, r6, #1
   2bcdc:	ldr	r4, [r5, #20]
   2bce0:	cmp	r6, r4
   2bce4:	blt	2bb9c <ftello64@plt+0x1a314>
   2bce8:	b	2bd10 <ftello64@plt+0x1a488>
   2bcec:	mov	r5, #0
   2bcf0:	cmp	r5, r4
   2bcf4:	beq	2bcd0 <ftello64@plt+0x1a448>
   2bcf8:	ldr	r4, [sp, #84]	; 0x54
   2bcfc:	ldr	r8, [sp, #36]	; 0x24
   2bd00:	ldr	r9, [sp, #40]	; 0x28
   2bd04:	ldr	r3, [sp, #56]	; 0x38
   2bd08:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2bd0c:	b	2c388 <ftello64@plt+0x1ab00>
   2bd10:	ldr	r0, [sp, #48]	; 0x30
   2bd14:	cmp	r0, #0
   2bd18:	beq	2bd58 <ftello64@plt+0x1a4d0>
   2bd1c:	ldr	r0, [sp, #56]	; 0x38
   2bd20:	str	ip, [fp, #-60]	; 0xffffffc4
   2bd24:	ldr	r8, [sp, #36]	; 0x24
   2bd28:	ldr	r9, [fp, #-80]	; 0xffffffb0
   2bd2c:	str	r0, [fp, #-64]	; 0xffffffc0
   2bd30:	ldr	r0, [sp, #24]
   2bd34:	cmp	r0, #0
   2bd38:	beq	2bedc <ftello64@plt+0x1a654>
   2bd3c:	ldr	r6, [sp, #44]	; 0x2c
   2bd40:	cmp	r6, #0
   2bd44:	bne	2c210 <ftello64@plt+0x1a988>
   2bd48:	mov	r6, #1
   2bd4c:	str	r9, [lr]
   2bd50:	str	lr, [sp, #32]
   2bd54:	b	2bf68 <ftello64@plt+0x1a6e0>
   2bd58:	mov	r0, r5
   2bd5c:	mov	r1, #12
   2bd60:	ldr	r8, [sp, #36]	; 0x24
   2bd64:	ldr	r9, [fp, #-80]	; 0xffffffb0
   2bd68:	cmp	r4, #1
   2bd6c:	vld1.32	{d16-d17}, [r0], r1
   2bd70:	sub	r1, fp, #72	; 0x48
   2bd74:	vld1.32	{d18-d19}, [r0]
   2bd78:	add	r0, r1, #12
   2bd7c:	vst1.32	{d18-d19}, [r0]
   2bd80:	mov	r0, r1
   2bd84:	mov	r1, #20
   2bd88:	vst1.64	{d16-d17}, [r0], r1
   2bd8c:	str	r4, [r0]
   2bd90:	blt	2bebc <ftello64@plt+0x1a634>
   2bd94:	lsl	r0, r4, #2
   2bd98:	str	r4, [fp, #-56]	; 0xffffffc8
   2bd9c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2bda0:	cmp	r0, #0
   2bda4:	str	r0, [fp, #-48]	; 0xffffffd0
   2bda8:	beq	2c450 <ftello64@plt+0x1abc8>
   2bdac:	ldr	r2, [r5, #20]
   2bdb0:	ldr	r1, [r5, #24]
   2bdb4:	mov	r6, r0
   2bdb8:	lsl	r2, r2, #2
   2bdbc:	bl	1157c <memcpy@plt>
   2bdc0:	ldr	r0, [sp, #80]	; 0x50
   2bdc4:	mov	r2, r6
   2bdc8:	mov	r6, r4
   2bdcc:	mov	lr, r2
   2bdd0:	str	r0, [fp, #-60]	; 0xffffffc4
   2bdd4:	ldr	r0, [sp, #56]	; 0x38
   2bdd8:	str	r0, [fp, #-64]	; 0xffffffc0
   2bddc:	lsl	r0, r6, #1
   2bde0:	lsl	r1, r6, #3
   2bde4:	mov	r4, lr
   2bde8:	str	r0, [sp, #24]
   2bdec:	str	r0, [fp, #-56]	; 0xffffffc8
   2bdf0:	mov	r0, r2
   2bdf4:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2bdf8:	cmp	r0, #0
   2bdfc:	beq	2c470 <ftello64@plt+0x1abe8>
   2be00:	ldr	ip, [sp, #80]	; 0x50
   2be04:	mov	lr, r0
   2be08:	mov	r2, r0
   2be0c:	str	r0, [fp, #-48]	; 0xffffffd0
   2be10:	str	r0, [sp, #16]
   2be14:	ldr	r0, [lr]
   2be18:	str	r2, [sp, #32]
   2be1c:	cmp	r0, r9
   2be20:	ble	2bf24 <ftello64@plt+0x1a69c>
   2be24:	ldr	r3, [sp, #76]	; 0x4c
   2be28:	cmp	r6, #1
   2be2c:	mov	r1, r6
   2be30:	blt	2bf5c <ftello64@plt+0x1a6d4>
   2be34:	mov	sl, r3
   2be38:	ands	r1, r6, #3
   2be3c:	sub	r2, r6, #1
   2be40:	mov	r4, r6
   2be44:	mov	r0, r6
   2be48:	beq	2be70 <ftello64@plt+0x1a5e8>
   2be4c:	add	r7, lr, r4, lsl #2
   2be50:	mov	r0, r4
   2be54:	mov	r3, r7
   2be58:	ldr	r6, [r3, #-4]!
   2be5c:	subs	r1, r1, #1
   2be60:	sub	r0, r0, #1
   2be64:	str	r6, [r7]
   2be68:	mov	r7, r3
   2be6c:	bne	2be58 <ftello64@plt+0x1a5d0>
   2be70:	mov	r1, #0
   2be74:	cmp	r2, #3
   2be78:	bcc	2beb0 <ftello64@plt+0x1a628>
   2be7c:	add	r2, lr, r0, lsl #2
   2be80:	sub	r2, r2, #8
   2be84:	ldr	r6, [r2]
   2be88:	ldr	r5, [r2, #4]
   2be8c:	ldmdb	r2, {r3, r7}
   2be90:	sub	r0, r0, #4
   2be94:	cmp	r0, #0
   2be98:	stmda	r2, {r3, r7}
   2be9c:	str	r6, [r2, #4]
   2bea0:	str	r5, [r2, #8]
   2bea4:	sub	r2, r2, #16
   2bea8:	bgt	2be84 <ftello64@plt+0x1a5fc>
   2beac:	ldr	r5, [sp, #84]	; 0x54
   2beb0:	mov	r6, r4
   2beb4:	mov	r3, sl
   2beb8:	b	2bf5c <ftello64@plt+0x1a6d4>
   2bebc:	ldr	r1, [sp, #8]
   2bec0:	mov	r0, #0
   2bec4:	str	r0, [r1]
   2bec8:	str	r0, [r1, #4]
   2becc:	str	r0, [r1, #8]
   2bed0:	ldr	r0, [sp, #56]	; 0x38
   2bed4:	str	ip, [fp, #-60]	; 0xffffffc4
   2bed8:	str	r0, [fp, #-64]	; 0xffffffc0
   2bedc:	mov	r0, #1
   2bee0:	str	r0, [fp, #-52]	; 0xffffffcc
   2bee4:	str	r0, [fp, #-56]	; 0xffffffc8
   2bee8:	mov	r0, #4
   2beec:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2bef0:	cmp	r0, #0
   2bef4:	str	r0, [fp, #-48]	; 0xffffffd0
   2bef8:	beq	2c450 <ftello64@plt+0x1abc8>
   2befc:	ldr	ip, [sp, #80]	; 0x50
   2bf00:	ldr	r3, [sp, #76]	; 0x4c
   2bf04:	str	r9, [r0]
   2bf08:	str	r0, [sp, #16]
   2bf0c:	str	r0, [sp, #64]	; 0x40
   2bf10:	str	r0, [sp, #32]
   2bf14:	mov	r0, #1
   2bf18:	mov	r6, #1
   2bf1c:	str	r0, [sp, #24]
   2bf20:	b	2bf6c <ftello64@plt+0x1a6e4>
   2bf24:	add	r0, lr, r6, lsl #2
   2bf28:	ldr	r3, [sp, #76]	; 0x4c
   2bf2c:	mov	r1, r6
   2bf30:	ldr	r2, [r0, #-4]
   2bf34:	cmp	r2, r9
   2bf38:	ble	2bf5c <ftello64@plt+0x1a6d4>
   2bf3c:	sub	r1, r6, #2
   2bf40:	str	r2, [r0]
   2bf44:	sub	r1, r1, #1
   2bf48:	ldr	r2, [r0, #-8]
   2bf4c:	sub	r0, r0, #4
   2bf50:	cmp	r2, r9
   2bf54:	bgt	2bf40 <ftello64@plt+0x1a6b8>
   2bf58:	add	r1, r1, #2
   2bf5c:	add	r6, r6, #1
   2bf60:	str	r9, [lr, r1, lsl #2]
   2bf64:	str	lr, [sp, #64]	; 0x40
   2bf68:	str	r6, [fp, #-52]	; 0xffffffcc
   2bf6c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2bf70:	sub	r1, fp, #72	; 0x48
   2bf74:	ldr	sl, [r0, ip, lsl #2]
   2bf78:	str	r0, [sp, #48]	; 0x30
   2bf7c:	mov	r0, r3
   2bf80:	bl	2add0 <ftello64@plt+0x19548>
   2bf84:	cmp	r0, #0
   2bf88:	bne	2c428 <ftello64@plt+0x1aba0>
   2bf8c:	ldr	r5, [r5, #4]
   2bf90:	ldr	ip, [sp, #80]	; 0x50
   2bf94:	ldr	lr, [sp, #64]	; 0x40
   2bf98:	str	r6, [sp, #44]	; 0x2c
   2bf9c:	cmp	r5, #0
   2bfa0:	beq	2c048 <ftello64@plt+0x1a7c0>
   2bfa4:	cmp	ip, #0
   2bfa8:	bmi	2c044 <ftello64@plt+0x1a7bc>
   2bfac:	ldr	r6, [sp, #48]	; 0x30
   2bfb0:	ldr	r7, [sp, #12]
   2bfb4:	ldr	r1, [r5]
   2bfb8:	ldr	r0, [r6]
   2bfbc:	cmp	r1, #0
   2bfc0:	bne	2bfe8 <ftello64@plt+0x1a760>
   2bfc4:	str	r0, [r5]
   2bfc8:	add	r5, r5, #4
   2bfcc:	add	r6, r6, #4
   2bfd0:	subs	r7, r7, #1
   2bfd4:	beq	2c044 <ftello64@plt+0x1a7bc>
   2bfd8:	ldr	r1, [r5]
   2bfdc:	ldr	r0, [r6]
   2bfe0:	cmp	r1, #0
   2bfe4:	beq	2bfc4 <ftello64@plt+0x1a73c>
   2bfe8:	cmp	r0, #0
   2bfec:	beq	2bfc8 <ftello64@plt+0x1a740>
   2bff0:	sub	r4, fp, #44	; 0x2c
   2bff4:	add	r2, r0, #4
   2bff8:	add	r1, r1, #4
   2bffc:	mov	r0, r4
   2c000:	bl	27048 <ftello64@plt+0x157c0>
   2c004:	cmp	r0, #0
   2c008:	str	r0, [fp, #-32]	; 0xffffffe0
   2c00c:	bne	2c428 <ftello64@plt+0x1aba0>
   2c010:	sub	r0, fp, #32
   2c014:	mov	r1, r8
   2c018:	mov	r2, r4
   2c01c:	bl	287c4 <ftello64@plt+0x16f3c>
   2c020:	str	r0, [r5]
   2c024:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c028:	bl	15b80 <ftello64@plt+0x42f8>
   2c02c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   2c030:	ldr	ip, [sp, #80]	; 0x50
   2c034:	ldr	lr, [sp, #64]	; 0x40
   2c038:	cmp	r9, #0
   2c03c:	beq	2bfc8 <ftello64@plt+0x1a740>
   2c040:	b	2c3e8 <ftello64@plt+0x1ab60>
   2c044:	ldr	r6, [sp, #44]	; 0x2c
   2c048:	ldr	r0, [sp, #48]	; 0x30
   2c04c:	cmp	r6, #1
   2c050:	str	sl, [r0, ip, lsl #2]
   2c054:	blt	2c0e8 <ftello64@plt+0x1a860>
   2c058:	ldr	r4, [sp, #84]	; 0x54
   2c05c:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2c060:	subs	sl, r6, #1
   2c064:	mov	r9, #20
   2c068:	mov	r1, #0
   2c06c:	beq	2c098 <ftello64@plt+0x1a810>
   2c070:	mov	r2, sl
   2c074:	mov	r0, #1
   2c078:	add	r3, r1, r2
   2c07c:	lsr	r7, r3, #1
   2c080:	ldr	r6, [lr, r7, lsl #2]
   2c084:	cmp	r6, r5
   2c088:	addlt	r1, r0, r3, lsr #1
   2c08c:	movge	r2, r7
   2c090:	cmp	r1, r2
   2c094:	bcc	2c078 <ftello64@plt+0x1a7f0>
   2c098:	ldr	r2, [lr, r1, lsl #2]
   2c09c:	mov	r3, #1
   2c0a0:	cmp	r2, r5
   2c0a4:	mov	r2, r1
   2c0a8:	mvnne	r2, #0
   2c0ac:	cmp	r2, #0
   2c0b0:	bmi	2c0fc <ftello64@plt+0x1a874>
   2c0b4:	ldr	r0, [sp, #44]	; 0x2c
   2c0b8:	cmp	r0, r2
   2c0bc:	ble	2c0fc <ftello64@plt+0x1a874>
   2c0c0:	cmp	sl, r2
   2c0c4:	str	sl, [fp, #-52]	; 0xffffffcc
   2c0c8:	ble	2c108 <ftello64@plt+0x1a880>
   2c0cc:	mvn	r2, r1
   2c0d0:	str	sl, [sp, #72]	; 0x48
   2c0d4:	add	sl, r0, r2
   2c0d8:	cmp	sl, #4
   2c0dc:	bcs	2c118 <ftello64@plt+0x1a890>
   2c0e0:	ldr	r9, [sp, #40]	; 0x28
   2c0e4:	b	2c1cc <ftello64@plt+0x1a944>
   2c0e8:	ldr	r4, [sp, #84]	; 0x54
   2c0ec:	ldr	r9, [sp, #40]	; 0x28
   2c0f0:	ldr	r3, [sp, #56]	; 0x38
   2c0f4:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2c0f8:	b	2c1fc <ftello64@plt+0x1a974>
   2c0fc:	ldr	r0, [sp, #16]
   2c100:	ldr	r9, [sp, #40]	; 0x28
   2c104:	b	2c1f4 <ftello64@plt+0x1a96c>
   2c108:	ldr	r0, [sp, #16]
   2c10c:	ldr	r9, [sp, #40]	; 0x28
   2c110:	str	sl, [sp, #44]	; 0x2c
   2c114:	b	2c1f4 <ftello64@plt+0x1a96c>
   2c118:	bic	lr, sl, #3
   2c11c:	subs	r7, lr, #4
   2c120:	add	r6, r3, r7, lsr #2
   2c124:	and	ip, r6, #1
   2c128:	beq	2c16c <ftello64@plt+0x1a8e4>
   2c12c:	ldr	r3, [sp, #64]	; 0x40
   2c130:	sub	r2, ip, r6
   2c134:	mov	r6, #0
   2c138:	add	r3, r3, r1, lsl #2
   2c13c:	add	r7, r3, #4
   2c140:	mov	r4, r3
   2c144:	adds	r2, r2, #2
   2c148:	add	r6, r6, #8
   2c14c:	vld1.32	{d16-d17}, [r7]
   2c150:	vst1.32	{d16-d17}, [r4], r9
   2c154:	vld1.32	{d16-d17}, [r4]
   2c158:	add	r4, r3, #16
   2c15c:	add	r3, r3, #32
   2c160:	vst1.32	{d16-d17}, [r4]
   2c164:	bne	2c13c <ftello64@plt+0x1a8b4>
   2c168:	b	2c170 <ftello64@plt+0x1a8e8>
   2c16c:	mov	r6, #0
   2c170:	cmp	ip, #0
   2c174:	beq	2c190 <ftello64@plt+0x1a908>
   2c178:	ldr	r7, [sp, #64]	; 0x40
   2c17c:	add	r3, r1, r6
   2c180:	add	r3, r7, r3, lsl #2
   2c184:	add	r7, r3, #4
   2c188:	vld1.32	{d16-d17}, [r7]
   2c18c:	vst1.32	{d16-d17}, [r3]
   2c190:	ldr	r4, [sp, #84]	; 0x54
   2c194:	ldr	r9, [sp, #40]	; 0x28
   2c198:	cmp	sl, lr
   2c19c:	bne	2c1bc <ftello64@plt+0x1a934>
   2c1a0:	ldr	r0, [sp, #16]
   2c1a4:	ldr	ip, [sp, #80]	; 0x50
   2c1a8:	ldr	lr, [sp, #64]	; 0x40
   2c1ac:	str	r0, [sp, #32]
   2c1b0:	ldr	r0, [sp, #72]	; 0x48
   2c1b4:	str	r0, [sp, #44]	; 0x2c
   2c1b8:	b	2c1f8 <ftello64@plt+0x1a970>
   2c1bc:	add	r1, r1, lr
   2c1c0:	ldr	ip, [sp, #80]	; 0x50
   2c1c4:	ldr	lr, [sp, #64]	; 0x40
   2c1c8:	ldr	r0, [sp, #44]	; 0x2c
   2c1cc:	ldr	r6, [sp, #72]	; 0x48
   2c1d0:	sub	r2, r0, #1
   2c1d4:	add	r3, lr, r1, lsl #2
   2c1d8:	ldr	r3, [r3, #4]
   2c1dc:	str	r3, [lr, r1, lsl #2]
   2c1e0:	add	r1, r1, #1
   2c1e4:	cmp	r2, r1
   2c1e8:	bne	2c1d4 <ftello64@plt+0x1a94c>
   2c1ec:	ldr	r0, [sp, #16]
   2c1f0:	str	r6, [sp, #44]	; 0x2c
   2c1f4:	str	r0, [sp, #32]
   2c1f8:	ldr	r3, [sp, #56]	; 0x38
   2c1fc:	ldr	r0, [sp, #76]	; 0x4c
   2c200:	add	r1, r5, r5, lsl #1
   2c204:	ldr	r0, [r0, #116]	; 0x74
   2c208:	add	r0, r0, r1, lsl #3
   2c20c:	b	2c38c <ftello64@plt+0x1ab04>
   2c210:	ldr	r0, [sp, #24]
   2c214:	ldr	r2, [sp, #32]
   2c218:	cmp	r0, r6
   2c21c:	beq	2bddc <ftello64@plt+0x1a554>
   2c220:	b	2be14 <ftello64@plt+0x1a58c>
   2c224:	ldr	r0, [r7]
   2c228:	cmp	r0, r3
   2c22c:	bne	2c388 <ftello64@plt+0x1ab00>
   2c230:	ldr	r0, [r7, #8]
   2c234:	ldr	r1, [r7, #12]
   2c238:	str	r5, [fp, #-80]	; 0xffffffb0
   2c23c:	subs	r0, r1, r0
   2c240:	add	sl, r0, ip
   2c244:	beq	2c368 <ftello64@plt+0x1aae0>
   2c248:	ldr	r0, [r8, #12]
   2c24c:	add	r0, r0, r3, lsl #2
   2c250:	ldr	r1, [r4, #12]
   2c254:	cmp	sl, r1
   2c258:	bgt	2c384 <ftello64@plt+0x1aafc>
   2c25c:	ldr	r1, [r4]
   2c260:	ldr	r1, [r1, sl, lsl #2]
   2c264:	cmp	r1, #0
   2c268:	beq	2c384 <ftello64@plt+0x1aafc>
   2c26c:	ldr	r2, [r1, #8]
   2c270:	cmp	r2, #1
   2c274:	blt	2c384 <ftello64@plt+0x1aafc>
   2c278:	str	lr, [sp, #64]	; 0x40
   2c27c:	mov	lr, r8
   2c280:	ldr	r8, [r0]
   2c284:	ldr	r0, [r1, #12]
   2c288:	subs	r2, r2, #1
   2c28c:	mov	r1, #0
   2c290:	mov	r4, #1
   2c294:	beq	2c2b8 <ftello64@plt+0x1aa30>
   2c298:	add	r3, r1, r2
   2c29c:	lsr	r6, r3, #1
   2c2a0:	ldr	r5, [r0, r6, lsl #2]
   2c2a4:	cmp	r5, r8
   2c2a8:	addlt	r1, r4, r3, lsr #1
   2c2ac:	movge	r2, r6
   2c2b0:	cmp	r1, r2
   2c2b4:	bcc	2c298 <ftello64@plt+0x1aa10>
   2c2b8:	ldr	r0, [r0, r1, lsl #2]
   2c2bc:	cmp	r0, r8
   2c2c0:	bne	2baec <ftello64@plt+0x1a264>
   2c2c4:	ldr	r1, [sp, #76]	; 0x4c
   2c2c8:	str	r8, [sp, #52]	; 0x34
   2c2cc:	ldr	r0, [r1, #108]	; 0x6c
   2c2d0:	cmp	r0, #1
   2c2d4:	blt	2bb04 <ftello64@plt+0x1a27c>
   2c2d8:	ldr	r1, [r1, #116]	; 0x74
   2c2dc:	mov	r9, #0
   2c2e0:	mov	r2, r0
   2c2e4:	add	r3, r2, r9
   2c2e8:	add	r3, r3, r3, lsr #31
   2c2ec:	asr	r6, r3, #1
   2c2f0:	add	r5, r6, r6, lsl #1
   2c2f4:	add	r5, r1, r5, lsl #3
   2c2f8:	ldr	r5, [r5, #4]
   2c2fc:	cmp	r5, ip
   2c300:	addlt	r9, r4, r3, asr #1
   2c304:	movge	r2, r6
   2c308:	cmp	r9, r2
   2c30c:	blt	2c2e4 <ftello64@plt+0x1aa5c>
   2c310:	ldr	r3, [sp, #76]	; 0x4c
   2c314:	cmp	r9, r0
   2c318:	bge	2bb14 <ftello64@plt+0x1a28c>
   2c31c:	ldr	r1, [r3, #116]	; 0x74
   2c320:	add	r2, r9, r9, lsl #1
   2c324:	add	r1, r1, r2, lsl #3
   2c328:	ldr	r1, [r1, #4]
   2c32c:	cmp	r1, ip
   2c330:	mvnne	r9, #0
   2c334:	cmp	r0, #1
   2c338:	bge	2bb20 <ftello64@plt+0x1a298>
   2c33c:	ldr	lr, [sp, #64]	; 0x40
   2c340:	mov	r8, #0
   2c344:	ldr	r3, [sp, #76]	; 0x4c
   2c348:	cmp	r8, r0
   2c34c:	blt	2bb68 <ftello64@plt+0x1a2e0>
   2c350:	mvn	r8, #0
   2c354:	ldr	r5, [sp, #84]	; 0x54
   2c358:	ldr	r4, [r5, #20]
   2c35c:	cmp	r4, #1
   2c360:	bge	2bb90 <ftello64@plt+0x1a308>
   2c364:	b	2bd10 <ftello64@plt+0x1a488>
   2c368:	ldr	r0, [r8, #20]
   2c36c:	add	r1, r3, r3, lsl #1
   2c370:	add	r0, r0, r1, lsl #2
   2c374:	ldr	r0, [r0, #8]
   2c378:	ldr	r1, [r4, #12]
   2c37c:	cmp	sl, r1
   2c380:	ble	2c25c <ftello64@plt+0x1a9d4>
   2c384:	ldr	r5, [fp, #-80]	; 0xffffffb0
   2c388:	mov	r0, r7
   2c38c:	add	r7, r0, #24
   2c390:	ldrb	r0, [r0, #20]
   2c394:	add	r5, r5, #1
   2c398:	cmp	r0, #0
   2c39c:	bne	2c224 <ftello64@plt+0x1a99c>
   2c3a0:	b	2ba6c <ftello64@plt+0x1a1e4>
   2c3a4:	mov	r4, #0
   2c3a8:	cmp	r4, lr
   2c3ac:	blt	2b9fc <ftello64@plt+0x1a174>
   2c3b0:	mov	r0, #0
   2c3b4:	str	r0, [fp, #-76]	; 0xffffffb4
   2c3b8:	mov	r9, #0
   2c3bc:	mov	r0, r9
   2c3c0:	sub	sp, fp, #28
   2c3c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c3c8:	mov	r9, r0
   2c3cc:	str	r0, [fp, #-76]	; 0xffffffb4
   2c3d0:	mov	r0, r9
   2c3d4:	sub	sp, fp, #28
   2c3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c3dc:	str	r2, [fp, #-76]	; 0xffffffb4
   2c3e0:	b	2c3b8 <ftello64@plt+0x1ab30>
   2c3e4:	mov	r9, #0
   2c3e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2c3ec:	cmp	r0, #0
   2c3f0:	beq	2c3fc <ftello64@plt+0x1ab74>
   2c3f4:	mov	r0, lr
   2c3f8:	bl	15b80 <ftello64@plt+0x42f8>
   2c3fc:	cmp	r9, #0
   2c400:	str	r9, [fp, #-76]	; 0xffffffb4
   2c404:	moveq	r9, #0
   2c408:	mov	r0, r9
   2c40c:	sub	sp, fp, #28
   2c410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c414:	str	r0, [fp, #-72]	; 0xffffffb8
   2c418:	str	r9, [fp, #-76]	; 0xffffffb4
   2c41c:	mov	r0, r9
   2c420:	sub	sp, fp, #28
   2c424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c428:	ldr	lr, [sp, #64]	; 0x40
   2c42c:	mov	r9, r0
   2c430:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2c434:	cmp	r0, #0
   2c438:	bne	2c3f4 <ftello64@plt+0x1ab6c>
   2c43c:	b	2c3fc <ftello64@plt+0x1ab74>
   2c440:	mov	r9, r0
   2c444:	mov	r0, r9
   2c448:	sub	sp, fp, #28
   2c44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c450:	mov	lr, #0
   2c454:	mov	r9, #12
   2c458:	str	lr, [fp, #-56]	; 0xffffffc8
   2c45c:	str	lr, [fp, #-52]	; 0xffffffcc
   2c460:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2c464:	cmp	r0, #0
   2c468:	bne	2c3f4 <ftello64@plt+0x1ab6c>
   2c46c:	b	2c3fc <ftello64@plt+0x1ab74>
   2c470:	mov	r9, #12
   2c474:	mov	lr, r4
   2c478:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2c47c:	cmp	r0, #0
   2c480:	bne	2c3f4 <ftello64@plt+0x1ab6c>
   2c484:	b	2c3fc <ftello64@plt+0x1ab74>
   2c488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c48c:	add	fp, sp, #28
   2c490:	sub	sp, sp, #4
   2c494:	mov	r9, r0
   2c498:	ldr	r0, [r1, #4]
   2c49c:	mov	r8, #0
   2c4a0:	cmp	r0, #0
   2c4a4:	beq	2c660 <ftello64@plt+0x1add8>
   2c4a8:	mov	r5, r2
   2c4ac:	ldr	r2, [r2, #4]
   2c4b0:	cmp	r2, #0
   2c4b4:	beq	2c660 <ftello64@plt+0x1add8>
   2c4b8:	mov	sl, r1
   2c4bc:	ldr	r1, [r9, #4]
   2c4c0:	ldr	r7, [r9]
   2c4c4:	add	r3, r2, r0
   2c4c8:	add	r6, r1, r3
   2c4cc:	cmp	r6, r7
   2c4d0:	ble	2c500 <ftello64@plt+0x1ac78>
   2c4d4:	ldr	r0, [r9, #8]
   2c4d8:	add	r4, r7, r3
   2c4dc:	lsl	r1, r4, #2
   2c4e0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2c4e4:	cmp	r0, #0
   2c4e8:	beq	2c66c <ftello64@plt+0x1ade4>
   2c4ec:	str	r4, [r9]
   2c4f0:	str	r0, [r9, #8]
   2c4f4:	ldr	r1, [r9, #4]
   2c4f8:	ldr	r2, [r5, #4]
   2c4fc:	ldr	r0, [sl, #4]
   2c500:	ldr	lr, [r5, #8]
   2c504:	ldr	r4, [sl, #8]
   2c508:	add	r3, r0, r1
   2c50c:	sub	r7, r1, #1
   2c510:	add	ip, r3, r2
   2c514:	sub	r0, r0, #1
   2c518:	sub	r3, r2, #1
   2c51c:	ldr	r1, [lr, r3, lsl #2]
   2c520:	ldr	r6, [r4, r0, lsl #2]
   2c524:	cmp	r6, r1
   2c528:	beq	2c554 <ftello64@plt+0x1accc>
   2c52c:	blt	2c544 <ftello64@plt+0x1acbc>
   2c530:	sub	r6, r0, #1
   2c534:	cmp	r0, #0
   2c538:	mov	r0, r6
   2c53c:	bgt	2c520 <ftello64@plt+0x1ac98>
   2c540:	b	2c5c4 <ftello64@plt+0x1ad3c>
   2c544:	cmp	r2, #2
   2c548:	mov	r2, r3
   2c54c:	bge	2c518 <ftello64@plt+0x1ac90>
   2c550:	b	2c5c4 <ftello64@plt+0x1ad3c>
   2c554:	cmp	r7, #0
   2c558:	bmi	2c5a0 <ftello64@plt+0x1ad18>
   2c55c:	ldr	r8, [r9, #8]
   2c560:	mov	r1, r7
   2c564:	ldr	r7, [r8, r1, lsl #2]
   2c568:	cmp	r7, r6
   2c56c:	ble	2c584 <ftello64@plt+0x1acfc>
   2c570:	sub	r7, r1, #1
   2c574:	cmp	r1, #0
   2c578:	mov	r1, r7
   2c57c:	bgt	2c564 <ftello64@plt+0x1acdc>
   2c580:	b	2c5a0 <ftello64@plt+0x1ad18>
   2c584:	mov	r7, r1
   2c588:	bne	2c5a0 <ftello64@plt+0x1ad18>
   2c58c:	mov	r7, r1
   2c590:	cmp	r0, #1
   2c594:	mov	r8, #0
   2c598:	bge	2c5b8 <ftello64@plt+0x1ad30>
   2c59c:	b	2c5c4 <ftello64@plt+0x1ad3c>
   2c5a0:	ldr	r1, [r9, #8]
   2c5a4:	sub	ip, ip, #1
   2c5a8:	str	r6, [r1, ip, lsl #2]
   2c5ac:	cmp	r0, #1
   2c5b0:	mov	r8, #0
   2c5b4:	blt	2c5c4 <ftello64@plt+0x1ad3c>
   2c5b8:	cmp	r2, #2
   2c5bc:	mov	r2, r3
   2c5c0:	bge	2c514 <ftello64@plt+0x1ac8c>
   2c5c4:	ldr	r2, [r9, #4]
   2c5c8:	ldr	lr, [sl, #4]
   2c5cc:	ldr	r4, [r5, #4]
   2c5d0:	ldr	r0, [r9, #8]
   2c5d4:	subs	r1, r2, #1
   2c5d8:	add	r3, r1, lr
   2c5dc:	add	r3, r3, r4
   2c5e0:	sub	r7, r3, ip
   2c5e4:	add	r6, r7, #1
   2c5e8:	add	r5, r6, r2
   2c5ec:	str	r5, [r9, #4]
   2c5f0:	blt	2c650 <ftello64@plt+0x1adc8>
   2c5f4:	cmp	r7, #0
   2c5f8:	bmi	2c650 <ftello64@plt+0x1adc8>
   2c5fc:	add	r2, r2, r4
   2c600:	add	r2, r2, lr
   2c604:	sub	r2, r2, ip
   2c608:	add	r7, r0, r2, lsl #2
   2c60c:	ldr	r2, [r0, r1, lsl #2]
   2c610:	ldr	r5, [r0, r3, lsl #2]
   2c614:	cmp	r5, r2
   2c618:	bgt	2c634 <ftello64@plt+0x1adac>
   2c61c:	str	r2, [r7, r1, lsl #2]
   2c620:	sub	r2, r1, #1
   2c624:	cmp	r1, #0
   2c628:	mov	r1, r2
   2c62c:	bgt	2c60c <ftello64@plt+0x1ad84>
   2c630:	b	2c650 <ftello64@plt+0x1adc8>
   2c634:	str	r5, [r7, r1, lsl #2]
   2c638:	sub	r7, r7, #4
   2c63c:	subs	r6, r6, #1
   2c640:	sub	r3, r3, #1
   2c644:	mov	r2, #0
   2c648:	bne	2c60c <ftello64@plt+0x1ad84>
   2c64c:	b	2c654 <ftello64@plt+0x1adcc>
   2c650:	mov	r2, r6
   2c654:	add	r1, r0, ip, lsl #2
   2c658:	lsl	r2, r2, #2
   2c65c:	bl	1157c <memcpy@plt>
   2c660:	mov	r0, r8
   2c664:	sub	sp, fp, #28
   2c668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c66c:	mov	r8, #12
   2c670:	mov	r0, r8
   2c674:	sub	sp, fp, #28
   2c678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c67c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c680:	add	fp, sp, #28
   2c684:	sub	sp, sp, #44	; 0x2c
   2c688:	mov	ip, r0
   2c68c:	ldr	r0, [r0, #28]
   2c690:	str	r3, [sp, #4]
   2c694:	add	r3, r1, r1, lsl #1
   2c698:	mov	r4, #0
   2c69c:	str	r4, [sp, #36]	; 0x24
   2c6a0:	str	r4, [sp, #32]
   2c6a4:	str	r4, [sp, #40]	; 0x28
   2c6a8:	add	r3, r0, r3, lsl #2
   2c6ac:	mov	r0, r3
   2c6b0:	ldr	lr, [r0, #4]!
   2c6b4:	str	r0, [sp, #24]
   2c6b8:	cmp	lr, #1
   2c6bc:	blt	2c9fc <ftello64@plt+0x1b174>
   2c6c0:	add	r4, r3, #8
   2c6c4:	mov	r9, #0
   2c6c8:	mov	sl, #1
   2c6cc:	str	r2, [sp, #28]
   2c6d0:	str	r3, [sp]
   2c6d4:	str	r1, [sp, #12]
   2c6d8:	str	ip, [sp, #8]
   2c6dc:	str	r4, [sp, #20]
   2c6e0:	ldr	r3, [r4]
   2c6e4:	ldr	r0, [r3, r9, lsl #2]
   2c6e8:	cmp	r0, r1
   2c6ec:	bne	2c70c <ftello64@plt+0x1ae84>
   2c6f0:	add	r9, r9, #1
   2c6f4:	cmp	r9, lr
   2c6f8:	bge	2c8bc <ftello64@plt+0x1b034>
   2c6fc:	ldr	r3, [r4]
   2c700:	ldr	r0, [r3, r9, lsl #2]
   2c704:	cmp	r0, r1
   2c708:	beq	2c6f0 <ftello64@plt+0x1ae68>
   2c70c:	ldr	r2, [ip]
   2c710:	add	r2, r2, r0, lsl #3
   2c714:	ldrb	r2, [r2, #4]
   2c718:	tst	r2, #8
   2c71c:	beq	2c6f0 <ftello64@plt+0x1ae68>
   2c720:	ldr	r2, [ip, #20]
   2c724:	add	r0, r0, r0, lsl #1
   2c728:	mvn	r8, #0
   2c72c:	str	r0, [sp, #16]
   2c730:	add	r0, r2, r0, lsl #2
   2c734:	ldr	r7, [r0, #4]
   2c738:	ldr	r0, [r0, #8]
   2c73c:	cmp	r7, #2
   2c740:	ldr	r5, [r0]
   2c744:	ldrge	r8, [r0, #4]
   2c748:	cmp	lr, #1
   2c74c:	blt	2c78c <ftello64@plt+0x1af04>
   2c750:	mov	r2, #0
   2c754:	subs	r7, lr, #1
   2c758:	beq	2c77c <ftello64@plt+0x1aef4>
   2c75c:	add	r6, r2, r7
   2c760:	lsr	r4, r6, #1
   2c764:	ldr	r0, [r3, r4, lsl #2]
   2c768:	cmp	r0, r5
   2c76c:	addlt	r2, sl, r6, lsr #1
   2c770:	movge	r7, r4
   2c774:	cmp	r2, r7
   2c778:	bcc	2c75c <ftello64@plt+0x1aed4>
   2c77c:	ldr	r0, [r3, r2, lsl #2]
   2c780:	ldr	r4, [sp, #20]
   2c784:	cmp	r0, r5
   2c788:	beq	2c7e8 <ftello64@plt+0x1af60>
   2c78c:	ldr	r0, [sp, #28]
   2c790:	ldr	r0, [r0, #4]
   2c794:	cmp	r0, #1
   2c798:	blt	2c7e8 <ftello64@plt+0x1af60>
   2c79c:	subs	r7, r0, #1
   2c7a0:	ldr	r0, [sp, #28]
   2c7a4:	mov	r6, #0
   2c7a8:	ldr	r1, [r0, #8]
   2c7ac:	beq	2c7d0 <ftello64@plt+0x1af48>
   2c7b0:	add	r0, r6, r7
   2c7b4:	lsr	r4, r0, #1
   2c7b8:	ldr	ip, [r1, r4, lsl #2]
   2c7bc:	cmp	ip, r5
   2c7c0:	addlt	r6, sl, r0, lsr #1
   2c7c4:	movge	r7, r4
   2c7c8:	cmp	r6, r7
   2c7cc:	bcc	2c7b0 <ftello64@plt+0x1af28>
   2c7d0:	ldr	r0, [r1, r6, lsl #2]
   2c7d4:	ldr	r1, [sp, #12]
   2c7d8:	ldr	ip, [sp, #8]
   2c7dc:	ldr	r4, [sp, #20]
   2c7e0:	cmp	r0, r5
   2c7e4:	beq	2c880 <ftello64@plt+0x1aff8>
   2c7e8:	cmp	r8, #1
   2c7ec:	blt	2c6f0 <ftello64@plt+0x1ae68>
   2c7f0:	cmp	lr, #1
   2c7f4:	blt	2c830 <ftello64@plt+0x1afa8>
   2c7f8:	mov	r2, #0
   2c7fc:	subs	r7, lr, #1
   2c800:	beq	2c824 <ftello64@plt+0x1af9c>
   2c804:	add	r0, r2, r7
   2c808:	lsr	r6, r0, #1
   2c80c:	ldr	r5, [r3, r6, lsl #2]
   2c810:	cmp	r5, r8
   2c814:	addlt	r2, sl, r0, lsr #1
   2c818:	movge	r7, r6
   2c81c:	cmp	r2, r7
   2c820:	bcc	2c804 <ftello64@plt+0x1af7c>
   2c824:	ldr	r0, [r3, r2, lsl #2]
   2c828:	cmp	r0, r8
   2c82c:	beq	2c6f0 <ftello64@plt+0x1ae68>
   2c830:	ldr	r2, [sp, #28]
   2c834:	ldr	r0, [r2, #4]
   2c838:	cmp	r0, #1
   2c83c:	blt	2c6f0 <ftello64@plt+0x1ae68>
   2c840:	ldr	r4, [r2, #8]
   2c844:	subs	r7, r0, #1
   2c848:	mov	r3, #0
   2c84c:	beq	2c870 <ftello64@plt+0x1afe8>
   2c850:	add	r0, r3, r7
   2c854:	lsr	r6, r0, #1
   2c858:	ldr	r5, [r4, r6, lsl #2]
   2c85c:	cmp	r5, r8
   2c860:	addlt	r3, sl, r0, lsr #1
   2c864:	movge	r7, r6
   2c868:	cmp	r3, r7
   2c86c:	bcc	2c850 <ftello64@plt+0x1afc8>
   2c870:	ldr	r0, [r4, r3, lsl #2]
   2c874:	ldr	r4, [sp, #20]
   2c878:	cmp	r0, r8
   2c87c:	bne	2c6f0 <ftello64@plt+0x1ae68>
   2c880:	ldr	r0, [ip, #28]
   2c884:	ldr	r1, [sp, #16]
   2c888:	add	r2, r0, r1, lsl #2
   2c88c:	ldr	r1, [sp, #4]
   2c890:	add	r0, sp, #32
   2c894:	bl	2c488 <ftello64@plt+0x1ac00>
   2c898:	cmp	r0, #0
   2c89c:	bne	2caec <ftello64@plt+0x1b264>
   2c8a0:	ldr	r0, [sp, #24]
   2c8a4:	ldr	r1, [sp, #12]
   2c8a8:	ldr	ip, [sp, #8]
   2c8ac:	ldr	lr, [r0]
   2c8b0:	add	r9, r9, #1
   2c8b4:	cmp	r9, lr
   2c8b8:	blt	2c6fc <ftello64@plt+0x1ae74>
   2c8bc:	ldr	r2, [sp, #28]
   2c8c0:	ldr	r0, [sp]
   2c8c4:	cmp	lr, #0
   2c8c8:	mov	r4, #0
   2c8cc:	ble	2c9fc <ftello64@plt+0x1b174>
   2c8d0:	ldr	r1, [sp, #36]	; 0x24
   2c8d4:	ldr	r9, [r0, #8]
   2c8d8:	ldr	r0, [sp, #40]	; 0x28
   2c8dc:	subs	lr, r1, #1
   2c8e0:	str	r9, [sp, #20]
   2c8e4:	blt	2ca10 <ftello64@plt+0x1b188>
   2c8e8:	mov	ip, #0
   2c8ec:	mov	r7, #1
   2c8f0:	ldr	r6, [r9, ip, lsl #2]
   2c8f4:	cmp	lr, #0
   2c8f8:	mov	r1, #0
   2c8fc:	bne	2c928 <ftello64@plt+0x1b0a0>
   2c900:	b	2c950 <ftello64@plt+0x1b0c8>
   2c904:	ldr	r1, [sp, #24]
   2c908:	add	ip, ip, #1
   2c90c:	ldr	r1, [r1]
   2c910:	cmp	ip, r1
   2c914:	bge	2cad8 <ftello64@plt+0x1b250>
   2c918:	ldr	r6, [r9, ip, lsl #2]
   2c91c:	cmp	lr, #0
   2c920:	mov	r1, #0
   2c924:	beq	2c950 <ftello64@plt+0x1b0c8>
   2c928:	mov	r1, #0
   2c92c:	mov	r2, lr
   2c930:	add	r5, r1, r2
   2c934:	lsr	r4, r5, #1
   2c938:	ldr	r3, [r0, r4, lsl #2]
   2c93c:	cmp	r3, r6
   2c940:	addlt	r1, r7, r5, lsr #1
   2c944:	movge	r2, r4
   2c948:	cmp	r1, r2
   2c94c:	bcc	2c930 <ftello64@plt+0x1b0a8>
   2c950:	ldr	r1, [r0, r1, lsl #2]
   2c954:	cmp	r1, r6
   2c958:	ldr	r1, [sp, #28]
   2c95c:	beq	2c904 <ftello64@plt+0x1b07c>
   2c960:	ldr	sl, [r1, #4]
   2c964:	cmp	sl, #1
   2c968:	blt	2c904 <ftello64@plt+0x1b07c>
   2c96c:	ldr	r5, [r1, #8]
   2c970:	subs	r4, sl, #1
   2c974:	beq	2c9a4 <ftello64@plt+0x1b11c>
   2c978:	mov	r1, #0
   2c97c:	mov	r8, r4
   2c980:	add	r3, r1, r4
   2c984:	lsr	r2, r3, #1
   2c988:	ldr	r9, [r5, r2, lsl #2]
   2c98c:	cmp	r9, r6
   2c990:	addlt	r1, r7, r3, lsr #1
   2c994:	movge	r4, r2
   2c998:	cmp	r1, r4
   2c99c:	bcc	2c980 <ftello64@plt+0x1b0f8>
   2c9a0:	b	2c9ac <ftello64@plt+0x1b124>
   2c9a4:	mov	r8, r4
   2c9a8:	mov	r1, #0
   2c9ac:	ldr	r2, [r5, r1, lsl #2]
   2c9b0:	ldr	r3, [sp, #28]
   2c9b4:	ldr	r9, [sp, #20]
   2c9b8:	mov	r4, r1
   2c9bc:	cmp	r2, r6
   2c9c0:	mvnne	r4, #0
   2c9c4:	cmp	r4, #0
   2c9c8:	bmi	2c904 <ftello64@plt+0x1b07c>
   2c9cc:	cmp	sl, r4
   2c9d0:	strgt	r8, [r3, #4]
   2c9d4:	cmpgt	r8, r4
   2c9d8:	ble	2c904 <ftello64@plt+0x1b07c>
   2c9dc:	add	r2, r5, r1, lsl #2
   2c9e0:	ldr	r2, [r2, #4]
   2c9e4:	str	r2, [r5, r1, lsl #2]
   2c9e8:	add	r1, r1, #1
   2c9ec:	ldr	r2, [r3, #4]
   2c9f0:	cmp	r1, r2
   2c9f4:	blt	2c9dc <ftello64@plt+0x1b154>
   2c9f8:	b	2c904 <ftello64@plt+0x1b07c>
   2c9fc:	ldr	r0, [sp, #40]	; 0x28
   2ca00:	bl	15b80 <ftello64@plt+0x42f8>
   2ca04:	mov	r0, r4
   2ca08:	sub	sp, fp, #28
   2ca0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ca10:	ldr	r7, [r2, #4]
   2ca14:	mov	sl, #0
   2ca18:	mov	r9, #1
   2ca1c:	cmp	r7, #1
   2ca20:	bge	2ca48 <ftello64@plt+0x1b1c0>
   2ca24:	b	2ca2c <ftello64@plt+0x1b1a4>
   2ca28:	ldr	r2, [sp, #28]
   2ca2c:	ldr	r1, [sp, #24]
   2ca30:	add	sl, sl, #1
   2ca34:	ldr	r1, [r1]
   2ca38:	cmp	sl, r1
   2ca3c:	bge	2cad8 <ftello64@plt+0x1b250>
   2ca40:	cmp	r7, #1
   2ca44:	blt	2ca2c <ftello64@plt+0x1b1a4>
   2ca48:	ldr	r1, [sp, #20]
   2ca4c:	ldr	r6, [r2, #8]
   2ca50:	subs	lr, r7, #1
   2ca54:	mov	r5, #0
   2ca58:	ldr	r1, [r1, sl, lsl #2]
   2ca5c:	beq	2ca84 <ftello64@plt+0x1b1fc>
   2ca60:	mov	r4, lr
   2ca64:	add	r3, r5, r4
   2ca68:	lsr	r2, r3, #1
   2ca6c:	ldr	ip, [r6, r2, lsl #2]
   2ca70:	cmp	ip, r1
   2ca74:	addlt	r5, r9, r3, lsr #1
   2ca78:	movge	r4, r2
   2ca7c:	cmp	r5, r4
   2ca80:	bcc	2ca64 <ftello64@plt+0x1b1dc>
   2ca84:	ldr	r2, [r6, r5, lsl #2]
   2ca88:	cmp	r2, r1
   2ca8c:	mov	r1, r5
   2ca90:	mvnne	r1, #0
   2ca94:	cmp	r1, #0
   2ca98:	bmi	2ca28 <ftello64@plt+0x1b1a0>
   2ca9c:	ldr	r2, [sp, #28]
   2caa0:	cmp	r7, r1
   2caa4:	ble	2ca2c <ftello64@plt+0x1b1a4>
   2caa8:	cmp	lr, r1
   2caac:	mov	r7, lr
   2cab0:	str	lr, [r2, #4]
   2cab4:	ble	2ca2c <ftello64@plt+0x1b1a4>
   2cab8:	add	r1, r6, r5, lsl #2
   2cabc:	ldr	r1, [r1, #4]
   2cac0:	str	r1, [r6, r5, lsl #2]
   2cac4:	add	r5, r5, #1
   2cac8:	ldr	r7, [r2, #4]
   2cacc:	cmp	r5, r7
   2cad0:	blt	2cab8 <ftello64@plt+0x1b230>
   2cad4:	b	2ca2c <ftello64@plt+0x1b1a4>
   2cad8:	mov	r4, #0
   2cadc:	bl	15b80 <ftello64@plt+0x42f8>
   2cae0:	mov	r0, r4
   2cae4:	sub	sp, fp, #28
   2cae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2caec:	mov	r1, r0
   2caf0:	ldr	r0, [sp, #40]	; 0x28
   2caf4:	mov	r4, r1
   2caf8:	bl	15b80 <ftello64@plt+0x42f8>
   2cafc:	mov	r0, r4
   2cb00:	sub	sp, fp, #28
   2cb04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cb08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cb0c:	add	fp, sp, #28
   2cb10:	sub	sp, sp, #44	; 0x2c
   2cb14:	ldr	r4, [r0, #84]	; 0x54
   2cb18:	mov	r7, r0
   2cb1c:	str	r1, [fp, #-32]	; 0xffffffe0
   2cb20:	add	r1, r3, r3, lsl #1
   2cb24:	mov	r6, r2
   2cb28:	str	r3, [sp, #36]	; 0x24
   2cb2c:	ldr	r0, [r4, #24]
   2cb30:	add	r0, r0, r1, lsl #2
   2cb34:	mov	r2, r0
   2cb38:	ldr	r1, [r2, #4]!
   2cb3c:	str	r2, [sp, #28]
   2cb40:	cmp	r1, #1
   2cb44:	blt	2ce10 <ftello64@plt+0x1b588>
   2cb48:	mov	r1, #1
   2cb4c:	cmp	r6, #31
   2cb50:	add	r0, r0, #8
   2cb54:	mov	sl, #0
   2cb58:	mvn	r2, r1, lsl r6
   2cb5c:	lsl	r1, r1, r6
   2cb60:	str	r0, [sp, #32]
   2cb64:	str	r2, [sp, #16]
   2cb68:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2cb6c:	str	r1, [sp, #24]
   2cb70:	mov	r1, #0
   2cb74:	movwgt	r1, #1
   2cb78:	and	r3, r2, #2
   2cb7c:	and	r0, r2, #1
   2cb80:	orr	r1, r1, r3, lsr #1
   2cb84:	str	r3, [sp, #20]
   2cb88:	str	r0, [sp, #8]
   2cb8c:	str	r1, [sp, #12]
   2cb90:	b	2cba8 <ftello64@plt+0x1b320>
   2cb94:	ldr	r0, [sp, #28]
   2cb98:	add	sl, sl, #1
   2cb9c:	ldr	r0, [r0]
   2cba0:	cmp	sl, r0
   2cba4:	bge	2ce10 <ftello64@plt+0x1b588>
   2cba8:	ldr	r0, [sp, #32]
   2cbac:	ldr	r0, [r0]
   2cbb0:	ldr	r8, [r0, sl, lsl #2]
   2cbb4:	ldr	r0, [r4]
   2cbb8:	add	r1, r0, r8, lsl #3
   2cbbc:	ldrb	r1, [r1, #4]
   2cbc0:	cmp	r1, #9
   2cbc4:	beq	2cc10 <ftello64@plt+0x1b388>
   2cbc8:	cmp	r1, #8
   2cbcc:	beq	2cc2c <ftello64@plt+0x1b3a4>
   2cbd0:	cmp	r1, #4
   2cbd4:	bne	2cb94 <ftello64@plt+0x1b30c>
   2cbd8:	ldr	r0, [fp, #8]
   2cbdc:	cmn	r0, #1
   2cbe0:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cbe4:	ldr	r1, [fp, #8]
   2cbe8:	ldr	r0, [r7, #116]	; 0x74
   2cbec:	cmp	r6, #31
   2cbf0:	add	r1, r1, r1, lsl #1
   2cbf4:	bgt	2cce8 <ftello64@plt+0x1b460>
   2cbf8:	add	r0, r0, r1, lsl #3
   2cbfc:	add	r9, r0, #16
   2cc00:	ldr	r0, [r9, #-16]
   2cc04:	cmp	r0, r8
   2cc08:	bne	2cc60 <ftello64@plt+0x1b3d8>
   2cc0c:	b	2cc7c <ftello64@plt+0x1b3f4>
   2cc10:	ldr	r1, [sp, #20]
   2cc14:	cmp	r1, #0
   2cc18:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cc1c:	ldr	r0, [r0, r8, lsl #3]
   2cc20:	cmp	r0, r6
   2cc24:	bne	2cb94 <ftello64@plt+0x1b30c>
   2cc28:	b	2ce30 <ftello64@plt+0x1b5a8>
   2cc2c:	ldr	r1, [sp, #8]
   2cc30:	cmp	r1, #0
   2cc34:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cc38:	ldr	r0, [r0, r8, lsl #3]
   2cc3c:	cmp	r0, r6
   2cc40:	bne	2cb94 <ftello64@plt+0x1b30c>
   2cc44:	b	2ce3c <ftello64@plt+0x1b5b4>
   2cc48:	cmn	r0, #1
   2cc4c:	beq	2ce08 <ftello64@plt+0x1b580>
   2cc50:	ldr	r0, [r9]
   2cc54:	ldr	r1, [sp, #16]
   2cc58:	and	r0, r0, r1
   2cc5c:	str	r0, [r9]
   2cc60:	ldrb	r0, [r9, #4]
   2cc64:	add	r9, r9, #24
   2cc68:	cmp	r0, #0
   2cc6c:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cc70:	ldr	r0, [r9, #-16]
   2cc74:	cmp	r0, r8
   2cc78:	bne	2cc60 <ftello64@plt+0x1b3d8>
   2cc7c:	ldr	r0, [r9]
   2cc80:	ldr	r1, [sp, #24]
   2cc84:	tst	r0, r1
   2cc88:	beq	2cc60 <ftello64@plt+0x1b3d8>
   2cc8c:	ldr	r0, [r4, #20]
   2cc90:	add	r1, r8, r8, lsl #1
   2cc94:	add	r0, r0, r1, lsl #2
   2cc98:	ldr	r0, [r0, #8]
   2cc9c:	ldr	r3, [r0]
   2cca0:	ldr	r0, [sp, #36]	; 0x24
   2cca4:	cmp	r3, r0
   2cca8:	beq	2ce20 <ftello64@plt+0x1b598>
   2ccac:	ldr	r0, [fp, #8]
   2ccb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2ccb4:	mov	r2, r6
   2ccb8:	str	r0, [sp]
   2ccbc:	mov	r0, r7
   2ccc0:	bl	2cb08 <ftello64@plt+0x1b280>
   2ccc4:	cmp	r0, #0
   2ccc8:	bne	2cc48 <ftello64@plt+0x1b3c0>
   2cccc:	ldr	r0, [sp, #12]
   2ccd0:	cmp	r0, #0
   2ccd4:	beq	2cc50 <ftello64@plt+0x1b3c8>
   2ccd8:	ldr	r0, [sp, #20]
   2ccdc:	cmp	r0, #0
   2cce0:	beq	2cc60 <ftello64@plt+0x1b3d8>
   2cce4:	b	2ce30 <ftello64@plt+0x1b5a8>
   2cce8:	ldr	r2, [sp, #12]
   2ccec:	cmp	r2, #0
   2ccf0:	beq	2cd7c <ftello64@plt+0x1b4f4>
   2ccf4:	add	r5, r0, r1, lsl #3
   2ccf8:	ldr	r0, [r5]
   2ccfc:	cmp	r0, r8
   2cd00:	bne	2cd14 <ftello64@plt+0x1b48c>
   2cd04:	b	2cd30 <ftello64@plt+0x1b4a8>
   2cd08:	ldr	r0, [sp, #20]
   2cd0c:	cmp	r0, #0
   2cd10:	bne	2ce30 <ftello64@plt+0x1b5a8>
   2cd14:	ldrb	r0, [r5, #20]
   2cd18:	add	r5, r5, #24
   2cd1c:	cmp	r0, #0
   2cd20:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cd24:	ldr	r0, [r5]
   2cd28:	cmp	r0, r8
   2cd2c:	bne	2cd14 <ftello64@plt+0x1b48c>
   2cd30:	ldr	r0, [r4, #20]
   2cd34:	add	r1, r8, r8, lsl #1
   2cd38:	add	r0, r0, r1, lsl #2
   2cd3c:	ldr	r0, [r0, #8]
   2cd40:	ldr	r3, [r0]
   2cd44:	ldr	r0, [sp, #36]	; 0x24
   2cd48:	cmp	r3, r0
   2cd4c:	beq	2ce20 <ftello64@plt+0x1b598>
   2cd50:	ldr	r0, [fp, #8]
   2cd54:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cd58:	mov	r2, r6
   2cd5c:	str	r0, [sp]
   2cd60:	mov	r0, r7
   2cd64:	bl	2cb08 <ftello64@plt+0x1b280>
   2cd68:	cmp	r0, #0
   2cd6c:	beq	2cd08 <ftello64@plt+0x1b480>
   2cd70:	cmn	r0, #1
   2cd74:	bne	2cd14 <ftello64@plt+0x1b48c>
   2cd78:	b	2ce08 <ftello64@plt+0x1b580>
   2cd7c:	add	r0, r0, r1, lsl #3
   2cd80:	add	r5, r0, #16
   2cd84:	ldr	r0, [r5, #-16]
   2cd88:	cmp	r0, r8
   2cd8c:	bne	2cda4 <ftello64@plt+0x1b51c>
   2cd90:	b	2cdc0 <ftello64@plt+0x1b538>
   2cd94:	ldr	r0, [r5]
   2cd98:	ldr	r1, [sp, #16]
   2cd9c:	and	r0, r0, r1
   2cda0:	str	r0, [r5]
   2cda4:	ldrb	r0, [r5, #4]
   2cda8:	add	r5, r5, #24
   2cdac:	cmp	r0, #0
   2cdb0:	beq	2cb94 <ftello64@plt+0x1b30c>
   2cdb4:	ldr	r0, [r5, #-16]
   2cdb8:	cmp	r0, r8
   2cdbc:	bne	2cda4 <ftello64@plt+0x1b51c>
   2cdc0:	ldr	r0, [r4, #20]
   2cdc4:	add	r1, r8, r8, lsl #1
   2cdc8:	add	r0, r0, r1, lsl #2
   2cdcc:	ldr	r0, [r0, #8]
   2cdd0:	ldr	r3, [r0]
   2cdd4:	ldr	r0, [sp, #36]	; 0x24
   2cdd8:	cmp	r3, r0
   2cddc:	beq	2ce20 <ftello64@plt+0x1b598>
   2cde0:	ldr	r0, [fp, #8]
   2cde4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cde8:	mov	r2, r6
   2cdec:	str	r0, [sp]
   2cdf0:	mov	r0, r7
   2cdf4:	bl	2cb08 <ftello64@plt+0x1b280>
   2cdf8:	cmp	r0, #0
   2cdfc:	beq	2cd94 <ftello64@plt+0x1b50c>
   2ce00:	cmn	r0, #1
   2ce04:	bne	2cda4 <ftello64@plt+0x1b51c>
   2ce08:	sub	sp, fp, #28
   2ce0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ce14:	ubfx	r0, r0, #1, #1
   2ce18:	sub	sp, fp, #28
   2ce1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce20:	ldr	r0, [sp, #8]
   2ce24:	rsb	r0, r0, #0
   2ce28:	sub	sp, fp, #28
   2ce2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce30:	mov	r0, #0
   2ce34:	sub	sp, fp, #28
   2ce38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce3c:	mvn	r0, #0
   2ce40:	sub	sp, fp, #28
   2ce44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ce4c:	add	fp, sp, #24
   2ce50:	sub	sp, sp, #64	; 0x40
   2ce54:	mov	r5, r1
   2ce58:	bl	115c4 <strdup@plt>
   2ce5c:	cmp	r0, #0
   2ce60:	beq	2d120 <ftello64@plt+0x1b898>
   2ce64:	mov	r4, r0
   2ce68:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2ce6c:	cmp	r0, #2
   2ce70:	bcc	2d058 <ftello64@plt+0x1b7d0>
   2ce74:	cmp	r5, #0
   2ce78:	beq	2cf1c <ftello64@plt+0x1b694>
   2ce7c:	mov	r0, r4
   2ce80:	str	r4, [sp, #24]
   2ce84:	bl	11714 <strlen@plt>
   2ce88:	mov	r7, #0
   2ce8c:	add	r1, r4, r0
   2ce90:	cmp	r0, #1
   2ce94:	mov	r6, r4
   2ce98:	str	r7, [sp, #16]
   2ce9c:	str	r7, [sp, #12]
   2cea0:	strb	r7, [sp, #20]
   2cea4:	strb	r7, [sp, #8]
   2cea8:	str	r1, [sp, #4]
   2ceac:	blt	2cefc <ftello64@plt+0x1b674>
   2ceb0:	add	r6, sp, #4
   2ceb4:	mov	r0, r6
   2ceb8:	bl	2fbbc <ftello64@plt+0x1e334>
   2cebc:	ldrb	r0, [sp, #32]
   2cec0:	cmp	r0, #0
   2cec4:	beq	2cef8 <ftello64@plt+0x1b670>
   2cec8:	ldr	r0, [sp, #36]	; 0x24
   2cecc:	bl	116fc <iswspace@plt>
   2ced0:	cmp	r0, #0
   2ced4:	beq	2cef8 <ftello64@plt+0x1b670>
   2ced8:	strb	r7, [sp, #20]
   2cedc:	ldr	r1, [sp, #24]
   2cee0:	ldr	r2, [sp, #28]
   2cee4:	ldr	r0, [sp, #4]
   2cee8:	add	r1, r1, r2
   2ceec:	cmp	r1, r0
   2cef0:	str	r1, [sp, #24]
   2cef4:	bcc	2ceb4 <ftello64@plt+0x1b62c>
   2cef8:	ldr	r6, [sp, #24]
   2cefc:	mov	r0, r6
   2cf00:	bl	11714 <strlen@plt>
   2cf04:	add	r2, r0, #1
   2cf08:	mov	r0, r4
   2cf0c:	mov	r1, r6
   2cf10:	bl	11540 <memmove@plt>
   2cf14:	cmp	r5, #1
   2cf18:	beq	2d0fc <ftello64@plt+0x1b874>
   2cf1c:	mov	r0, r4
   2cf20:	str	r4, [sp, #24]
   2cf24:	bl	11714 <strlen@plt>
   2cf28:	mov	r6, #0
   2cf2c:	cmp	r0, #1
   2cf30:	add	r1, r4, r0
   2cf34:	str	r6, [sp, #16]
   2cf38:	str	r6, [sp, #12]
   2cf3c:	strb	r6, [sp, #20]
   2cf40:	strb	r6, [sp, #8]
   2cf44:	str	r1, [sp, #4]
   2cf48:	blt	2d0fc <ftello64@plt+0x1b874>
   2cf4c:	add	r5, sp, #4
   2cf50:	mov	r7, #0
   2cf54:	mov	r0, r5
   2cf58:	bl	2fbbc <ftello64@plt+0x1e334>
   2cf5c:	cmp	r7, #1
   2cf60:	bne	2cf9c <ftello64@plt+0x1b714>
   2cf64:	b	2cfcc <ftello64@plt+0x1b744>
   2cf68:	mov	r7, #1
   2cf6c:	strb	r6, [sp, #20]
   2cf70:	ldr	r1, [sp, #24]
   2cf74:	ldr	r2, [sp, #28]
   2cf78:	ldr	r0, [sp, #4]
   2cf7c:	add	r1, r1, r2
   2cf80:	cmp	r1, r0
   2cf84:	str	r1, [sp, #24]
   2cf88:	bcs	2d108 <ftello64@plt+0x1b880>
   2cf8c:	mov	r0, r5
   2cf90:	bl	2fbbc <ftello64@plt+0x1e334>
   2cf94:	cmp	r7, #1
   2cf98:	beq	2cfcc <ftello64@plt+0x1b744>
   2cf9c:	cmp	r7, #0
   2cfa0:	bne	2d014 <ftello64@plt+0x1b78c>
   2cfa4:	ldrb	r0, [sp, #32]
   2cfa8:	mov	r7, #1
   2cfac:	cmp	r0, #0
   2cfb0:	beq	2cf6c <ftello64@plt+0x1b6e4>
   2cfb4:	ldr	r0, [sp, #36]	; 0x24
   2cfb8:	bl	116fc <iswspace@plt>
   2cfbc:	cmp	r0, #0
   2cfc0:	beq	2d038 <ftello64@plt+0x1b7b0>
   2cfc4:	mov	r7, #0
   2cfc8:	b	2cf6c <ftello64@plt+0x1b6e4>
   2cfcc:	ldrb	r0, [sp, #32]
   2cfd0:	mov	r7, #1
   2cfd4:	cmp	r0, #0
   2cfd8:	beq	2cf6c <ftello64@plt+0x1b6e4>
   2cfdc:	ldr	r0, [sp, #36]	; 0x24
   2cfe0:	bl	116fc <iswspace@plt>
   2cfe4:	cmp	r0, #0
   2cfe8:	beq	2cf6c <ftello64@plt+0x1b6e4>
   2cfec:	ldrb	r0, [sp, #32]
   2cff0:	cmp	r0, #0
   2cff4:	beq	2cf68 <ftello64@plt+0x1b6e0>
   2cff8:	ldr	r0, [sp, #36]	; 0x24
   2cffc:	bl	116fc <iswspace@plt>
   2d000:	cmp	r0, #0
   2d004:	beq	2cf68 <ftello64@plt+0x1b6e0>
   2d008:	ldr	r8, [sp, #24]
   2d00c:	mov	r7, #2
   2d010:	b	2cf6c <ftello64@plt+0x1b6e4>
   2d014:	ldrb	r0, [sp, #32]
   2d018:	cmp	r0, #0
   2d01c:	beq	2cf68 <ftello64@plt+0x1b6e0>
   2d020:	ldr	r0, [sp, #36]	; 0x24
   2d024:	bl	116fc <iswspace@plt>
   2d028:	mov	r7, #2
   2d02c:	cmp	r0, #0
   2d030:	bne	2cf6c <ftello64@plt+0x1b6e4>
   2d034:	b	2cf68 <ftello64@plt+0x1b6e0>
   2d038:	ldrb	r0, [sp, #32]
   2d03c:	cmp	r0, #0
   2d040:	beq	2cf6c <ftello64@plt+0x1b6e4>
   2d044:	ldr	r0, [sp, #36]	; 0x24
   2d048:	bl	116fc <iswspace@plt>
   2d04c:	cmp	r0, #0
   2d050:	movne	r7, #1
   2d054:	b	2cf6c <ftello64@plt+0x1b6e4>
   2d058:	cmp	r5, #0
   2d05c:	beq	2d0b8 <ftello64@plt+0x1b830>
   2d060:	ldrb	r7, [r4]
   2d064:	mov	r6, r4
   2d068:	cmp	r7, #0
   2d06c:	beq	2d098 <ftello64@plt+0x1b810>
   2d070:	bl	116e4 <__ctype_b_loc@plt>
   2d074:	ldr	r0, [r0]
   2d078:	mov	r6, r4
   2d07c:	uxtb	r1, r7
   2d080:	add	r1, r0, r1, lsl #1
   2d084:	ldrb	r1, [r1, #1]
   2d088:	tst	r1, #32
   2d08c:	ldrbne	r7, [r6, #1]!
   2d090:	cmpne	r7, #0
   2d094:	bne	2d07c <ftello64@plt+0x1b7f4>
   2d098:	mov	r0, r6
   2d09c:	bl	11714 <strlen@plt>
   2d0a0:	add	r2, r0, #1
   2d0a4:	mov	r0, r4
   2d0a8:	mov	r1, r6
   2d0ac:	bl	11540 <memmove@plt>
   2d0b0:	cmp	r5, #1
   2d0b4:	beq	2d0fc <ftello64@plt+0x1b874>
   2d0b8:	mov	r0, r4
   2d0bc:	bl	11714 <strlen@plt>
   2d0c0:	add	r0, r4, r0
   2d0c4:	sub	r5, r0, #1
   2d0c8:	cmp	r5, r4
   2d0cc:	bcc	2d0fc <ftello64@plt+0x1b874>
   2d0d0:	bl	116e4 <__ctype_b_loc@plt>
   2d0d4:	mov	r1, #0
   2d0d8:	ldrb	r2, [r5]
   2d0dc:	ldr	r3, [r0]
   2d0e0:	add	r2, r3, r2, lsl #1
   2d0e4:	ldrb	r2, [r2, #1]
   2d0e8:	tst	r2, #32
   2d0ec:	beq	2d0fc <ftello64@plt+0x1b874>
   2d0f0:	strb	r1, [r5], #-1
   2d0f4:	cmp	r5, r4
   2d0f8:	bcs	2d0d8 <ftello64@plt+0x1b850>
   2d0fc:	mov	r0, r4
   2d100:	sub	sp, fp, #24
   2d104:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d108:	cmp	r7, #2
   2d10c:	moveq	r0, #0
   2d110:	strbeq	r0, [r8]
   2d114:	mov	r0, r4
   2d118:	sub	sp, fp, #24
   2d11c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d120:	bl	2dd20 <ftello64@plt+0x1c498>
   2d124:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2d128:	add	fp, sp, #24
   2d12c:	sub	sp, sp, #32
   2d130:	ldr	r6, [fp, #12]
   2d134:	ldr	r7, [fp, #8]
   2d138:	mov	r4, r2
   2d13c:	mov	r8, r0
   2d140:	cmp	r1, #0
   2d144:	beq	2d16c <ftello64@plt+0x1b8e4>
   2d148:	movw	r2, #10127	; 0x278f
   2d14c:	mov	r5, r1
   2d150:	str	r3, [sp, #4]
   2d154:	str	r4, [sp]
   2d158:	mov	r0, r8
   2d15c:	mov	r1, #1
   2d160:	movt	r2, #3
   2d164:	mov	r3, r5
   2d168:	b	2d184 <ftello64@plt+0x1b8fc>
   2d16c:	movw	r2, #10139	; 0x279b
   2d170:	str	r3, [sp]
   2d174:	mov	r0, r8
   2d178:	mov	r1, #1
   2d17c:	mov	r3, r4
   2d180:	movt	r2, #3
   2d184:	bl	11798 <__fprintf_chk@plt>
   2d188:	movw	r1, #10146	; 0x27a2
   2d18c:	mov	r0, #0
   2d190:	mov	r2, #5
   2d194:	movt	r1, #3
   2d198:	bl	115b8 <dcgettext@plt>
   2d19c:	movw	r2, #10864	; 0x2a70
   2d1a0:	mov	r3, r0
   2d1a4:	movw	r0, #2022	; 0x7e6
   2d1a8:	mov	r1, #1
   2d1ac:	movt	r2, #3
   2d1b0:	str	r0, [sp]
   2d1b4:	mov	r0, r8
   2d1b8:	bl	11798 <__fprintf_chk@plt>
   2d1bc:	movw	r4, #6671	; 0x1a0f
   2d1c0:	mov	r1, r8
   2d1c4:	movt	r4, #3
   2d1c8:	mov	r0, r4
   2d1cc:	bl	114bc <fputs_unlocked@plt>
   2d1d0:	movw	r1, #10150	; 0x27a6
   2d1d4:	mov	r0, #0
   2d1d8:	mov	r2, #5
   2d1dc:	movt	r1, #3
   2d1e0:	bl	115b8 <dcgettext@plt>
   2d1e4:	movw	r3, #10321	; 0x2851
   2d1e8:	mov	r2, r0
   2d1ec:	mov	r0, r8
   2d1f0:	mov	r1, #1
   2d1f4:	movt	r3, #3
   2d1f8:	bl	11798 <__fprintf_chk@plt>
   2d1fc:	mov	r0, r4
   2d200:	mov	r1, r8
   2d204:	bl	114bc <fputs_unlocked@plt>
   2d208:	cmp	r6, #9
   2d20c:	bhi	2d248 <ftello64@plt+0x1b9c0>
   2d210:	add	r0, pc, #0
   2d214:	ldr	pc, [r0, r6, lsl #2]
   2d218:	andeq	sp, r2, r0, asr #4
   2d21c:	andeq	sp, r2, r4, asr r2
   2d220:	andeq	sp, r2, r4, lsl #5
   2d224:	andeq	sp, r2, ip, lsr #5
   2d228:	ldrdeq	sp, [r2], -r4
   2d22c:	strdeq	sp, [r2], -ip
   2d230:	andeq	sp, r2, r4, lsr #6
   2d234:	andeq	sp, r2, ip, asr r3
   2d238:	andeq	sp, r2, r4, lsl #8
   2d23c:	andeq	sp, r2, ip, lsr #7
   2d240:	sub	sp, fp, #24
   2d244:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d248:	movw	r1, #10674	; 0x29b2
   2d24c:	movt	r1, #3
   2d250:	b	2d3b4 <ftello64@plt+0x1bb2c>
   2d254:	movw	r1, #10355	; 0x2873
   2d258:	mov	r0, #0
   2d25c:	mov	r2, #5
   2d260:	movt	r1, #3
   2d264:	bl	115b8 <dcgettext@plt>
   2d268:	ldr	r3, [r7]
   2d26c:	mov	r2, r0
   2d270:	mov	r0, r8
   2d274:	mov	r1, #1
   2d278:	sub	sp, fp, #24
   2d27c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2d280:	b	11798 <__fprintf_chk@plt>
   2d284:	movw	r1, #10371	; 0x2883
   2d288:	mov	r0, #0
   2d28c:	mov	r2, #5
   2d290:	movt	r1, #3
   2d294:	bl	115b8 <dcgettext@plt>
   2d298:	mov	r2, r0
   2d29c:	ldr	r3, [r7]
   2d2a0:	ldr	r0, [r7, #4]
   2d2a4:	str	r0, [sp]
   2d2a8:	b	2d398 <ftello64@plt+0x1bb10>
   2d2ac:	movw	r1, #10394	; 0x289a
   2d2b0:	mov	r0, #0
   2d2b4:	mov	r2, #5
   2d2b8:	movt	r1, #3
   2d2bc:	bl	115b8 <dcgettext@plt>
   2d2c0:	mov	r2, r0
   2d2c4:	ldr	r3, [r7]
   2d2c8:	ldmib	r7, {r0, r1}
   2d2cc:	stm	sp, {r0, r1}
   2d2d0:	b	2d398 <ftello64@plt+0x1bb10>
   2d2d4:	movw	r1, #10422	; 0x28b6
   2d2d8:	mov	r0, #0
   2d2dc:	mov	r2, #5
   2d2e0:	movt	r1, #3
   2d2e4:	bl	115b8 <dcgettext@plt>
   2d2e8:	ldr	r3, [r7]
   2d2ec:	mov	r2, r0
   2d2f0:	ldmib	r7, {r0, r1, r7}
   2d2f4:	stm	sp, {r0, r1, r7}
   2d2f8:	b	2d398 <ftello64@plt+0x1bb10>
   2d2fc:	movw	r1, #10454	; 0x28d6
   2d300:	mov	r0, #0
   2d304:	mov	r2, #5
   2d308:	movt	r1, #3
   2d30c:	bl	115b8 <dcgettext@plt>
   2d310:	ldr	r3, [r7]
   2d314:	mov	r2, r0
   2d318:	ldmib	r7, {r0, r1, r6, r7}
   2d31c:	stm	sp, {r0, r1, r6, r7}
   2d320:	b	2d398 <ftello64@plt+0x1bb10>
   2d324:	movw	r1, #10490	; 0x28fa
   2d328:	mov	r0, #0
   2d32c:	mov	r2, #5
   2d330:	movt	r1, #3
   2d334:	bl	115b8 <dcgettext@plt>
   2d338:	mov	r2, r0
   2d33c:	ldr	r3, [r7]
   2d340:	ldmib	r7, {r0, r1, r6}
   2d344:	ldr	r5, [r7, #16]
   2d348:	ldr	r7, [r7, #20]
   2d34c:	stm	sp, {r0, r1, r6}
   2d350:	str	r5, [sp, #12]
   2d354:	str	r7, [sp, #16]
   2d358:	b	2d398 <ftello64@plt+0x1bb10>
   2d35c:	movw	r1, #10530	; 0x2922
   2d360:	mov	r0, #0
   2d364:	mov	r2, #5
   2d368:	movt	r1, #3
   2d36c:	bl	115b8 <dcgettext@plt>
   2d370:	mov	r2, r0
   2d374:	ldr	r3, [r7]
   2d378:	ldmib	r7, {r0, r1, r6}
   2d37c:	ldr	r5, [r7, #16]
   2d380:	ldr	r4, [r7, #20]
   2d384:	ldr	r7, [r7, #24]
   2d388:	stm	sp, {r0, r1, r6}
   2d38c:	str	r5, [sp, #12]
   2d390:	str	r4, [sp, #16]
   2d394:	str	r7, [sp, #20]
   2d398:	mov	r0, r8
   2d39c:	mov	r1, #1
   2d3a0:	bl	11798 <__fprintf_chk@plt>
   2d3a4:	sub	sp, fp, #24
   2d3a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d3ac:	movw	r1, #10622	; 0x297e
   2d3b0:	movt	r1, #3
   2d3b4:	mov	r0, #0
   2d3b8:	mov	r2, #5
   2d3bc:	bl	115b8 <dcgettext@plt>
   2d3c0:	mov	ip, r0
   2d3c4:	ldr	r3, [r7]
   2d3c8:	ldr	r0, [r7, #4]
   2d3cc:	ldr	r1, [r7, #8]
   2d3d0:	ldr	r6, [r7, #12]
   2d3d4:	ldr	r5, [r7, #16]
   2d3d8:	ldr	r4, [r7, #20]
   2d3dc:	ldr	r2, [r7, #24]
   2d3e0:	ldr	lr, [r7, #28]
   2d3e4:	ldr	r7, [r7, #32]
   2d3e8:	stm	sp, {r0, r1, r6}
   2d3ec:	str	r5, [sp, #12]
   2d3f0:	str	r4, [sp, #16]
   2d3f4:	str	r2, [sp, #20]
   2d3f8:	str	lr, [sp, #24]
   2d3fc:	str	r7, [sp, #28]
   2d400:	b	2d448 <ftello64@plt+0x1bbc0>
   2d404:	movw	r1, #10574	; 0x294e
   2d408:	mov	r0, #0
   2d40c:	mov	r2, #5
   2d410:	movt	r1, #3
   2d414:	bl	115b8 <dcgettext@plt>
   2d418:	mov	ip, r0
   2d41c:	ldr	r3, [r7]
   2d420:	ldmib	r7, {r0, r1, r6}
   2d424:	ldr	r5, [r7, #16]
   2d428:	ldr	r4, [r7, #20]
   2d42c:	ldr	r2, [r7, #24]
   2d430:	ldr	r7, [r7, #28]
   2d434:	stm	sp, {r0, r1, r6}
   2d438:	str	r5, [sp, #12]
   2d43c:	str	r4, [sp, #16]
   2d440:	str	r2, [sp, #20]
   2d444:	str	r7, [sp, #24]
   2d448:	mov	r0, r8
   2d44c:	mov	r1, #1
   2d450:	mov	r2, ip
   2d454:	bl	11798 <__fprintf_chk@plt>
   2d458:	sub	sp, fp, #24
   2d45c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d460:	push	{r4, sl, fp, lr}
   2d464:	add	fp, sp, #8
   2d468:	sub	sp, sp, #8
   2d46c:	ldr	ip, [fp, #8]
   2d470:	mov	lr, #0
   2d474:	ldr	r4, [ip, lr, lsl #2]
   2d478:	add	lr, lr, #1
   2d47c:	cmp	r4, #0
   2d480:	bne	2d474 <ftello64@plt+0x1bbec>
   2d484:	sub	r4, lr, #1
   2d488:	str	ip, [sp]
   2d48c:	str	r4, [sp, #4]
   2d490:	bl	2d124 <ftello64@plt+0x1b89c>
   2d494:	sub	sp, fp, #8
   2d498:	pop	{r4, sl, fp, pc}
   2d49c:	push	{fp, lr}
   2d4a0:	mov	fp, sp
   2d4a4:	sub	sp, sp, #48	; 0x30
   2d4a8:	ldr	ip, [fp, #8]
   2d4ac:	ldr	lr, [ip]
   2d4b0:	cmp	lr, #0
   2d4b4:	str	lr, [sp, #8]
   2d4b8:	beq	2d554 <ftello64@plt+0x1bccc>
   2d4bc:	ldr	lr, [ip, #4]
   2d4c0:	cmp	lr, #0
   2d4c4:	str	lr, [sp, #12]
   2d4c8:	beq	2d55c <ftello64@plt+0x1bcd4>
   2d4cc:	ldr	lr, [ip, #8]
   2d4d0:	cmp	lr, #0
   2d4d4:	str	lr, [sp, #16]
   2d4d8:	beq	2d564 <ftello64@plt+0x1bcdc>
   2d4dc:	ldr	lr, [ip, #12]
   2d4e0:	cmp	lr, #0
   2d4e4:	str	lr, [sp, #20]
   2d4e8:	beq	2d56c <ftello64@plt+0x1bce4>
   2d4ec:	ldr	lr, [ip, #16]
   2d4f0:	cmp	lr, #0
   2d4f4:	str	lr, [sp, #24]
   2d4f8:	beq	2d574 <ftello64@plt+0x1bcec>
   2d4fc:	ldr	lr, [ip, #20]
   2d500:	cmp	lr, #0
   2d504:	str	lr, [sp, #28]
   2d508:	beq	2d57c <ftello64@plt+0x1bcf4>
   2d50c:	ldr	lr, [ip, #24]
   2d510:	cmp	lr, #0
   2d514:	str	lr, [sp, #32]
   2d518:	beq	2d584 <ftello64@plt+0x1bcfc>
   2d51c:	ldr	lr, [ip, #28]
   2d520:	cmp	lr, #0
   2d524:	str	lr, [sp, #36]	; 0x24
   2d528:	beq	2d58c <ftello64@plt+0x1bd04>
   2d52c:	ldr	lr, [ip, #32]
   2d530:	cmp	lr, #0
   2d534:	str	lr, [sp, #40]	; 0x28
   2d538:	beq	2d594 <ftello64@plt+0x1bd0c>
   2d53c:	ldr	lr, [ip, #36]	; 0x24
   2d540:	mov	ip, #10
   2d544:	cmp	lr, #0
   2d548:	str	lr, [sp, #44]	; 0x2c
   2d54c:	movweq	ip, #9
   2d550:	b	2d598 <ftello64@plt+0x1bd10>
   2d554:	mov	ip, #0
   2d558:	b	2d598 <ftello64@plt+0x1bd10>
   2d55c:	mov	ip, #1
   2d560:	b	2d598 <ftello64@plt+0x1bd10>
   2d564:	mov	ip, #2
   2d568:	b	2d598 <ftello64@plt+0x1bd10>
   2d56c:	mov	ip, #3
   2d570:	b	2d598 <ftello64@plt+0x1bd10>
   2d574:	mov	ip, #4
   2d578:	b	2d598 <ftello64@plt+0x1bd10>
   2d57c:	mov	ip, #5
   2d580:	b	2d598 <ftello64@plt+0x1bd10>
   2d584:	mov	ip, #6
   2d588:	b	2d598 <ftello64@plt+0x1bd10>
   2d58c:	mov	ip, #7
   2d590:	b	2d598 <ftello64@plt+0x1bd10>
   2d594:	mov	ip, #8
   2d598:	add	lr, sp, #8
   2d59c:	str	ip, [sp, #4]
   2d5a0:	str	lr, [sp]
   2d5a4:	bl	2d124 <ftello64@plt+0x1b89c>
   2d5a8:	mov	sp, fp
   2d5ac:	pop	{fp, pc}
   2d5b0:	push	{fp, lr}
   2d5b4:	mov	fp, sp
   2d5b8:	sub	sp, sp, #56	; 0x38
   2d5bc:	add	ip, fp, #8
   2d5c0:	str	ip, [sp, #12]
   2d5c4:	ldr	lr, [fp, #8]
   2d5c8:	cmp	lr, #0
   2d5cc:	str	lr, [sp, #16]
   2d5d0:	beq	2d66c <ftello64@plt+0x1bde4>
   2d5d4:	ldr	lr, [ip, #4]
   2d5d8:	cmp	lr, #0
   2d5dc:	str	lr, [sp, #20]
   2d5e0:	beq	2d674 <ftello64@plt+0x1bdec>
   2d5e4:	ldr	lr, [ip, #8]
   2d5e8:	cmp	lr, #0
   2d5ec:	str	lr, [sp, #24]
   2d5f0:	beq	2d67c <ftello64@plt+0x1bdf4>
   2d5f4:	ldr	lr, [ip, #12]
   2d5f8:	cmp	lr, #0
   2d5fc:	str	lr, [sp, #28]
   2d600:	beq	2d684 <ftello64@plt+0x1bdfc>
   2d604:	ldr	lr, [ip, #16]
   2d608:	cmp	lr, #0
   2d60c:	str	lr, [sp, #32]
   2d610:	beq	2d68c <ftello64@plt+0x1be04>
   2d614:	ldr	lr, [ip, #20]
   2d618:	cmp	lr, #0
   2d61c:	str	lr, [sp, #36]	; 0x24
   2d620:	beq	2d694 <ftello64@plt+0x1be0c>
   2d624:	ldr	lr, [ip, #24]
   2d628:	cmp	lr, #0
   2d62c:	str	lr, [sp, #40]	; 0x28
   2d630:	beq	2d69c <ftello64@plt+0x1be14>
   2d634:	ldr	lr, [ip, #28]
   2d638:	cmp	lr, #0
   2d63c:	str	lr, [sp, #44]	; 0x2c
   2d640:	beq	2d6a4 <ftello64@plt+0x1be1c>
   2d644:	ldr	lr, [ip, #32]
   2d648:	cmp	lr, #0
   2d64c:	str	lr, [sp, #48]	; 0x30
   2d650:	beq	2d6ac <ftello64@plt+0x1be24>
   2d654:	ldr	lr, [ip, #36]	; 0x24
   2d658:	mov	ip, #10
   2d65c:	cmp	lr, #0
   2d660:	str	lr, [sp, #52]	; 0x34
   2d664:	movweq	ip, #9
   2d668:	b	2d6b0 <ftello64@plt+0x1be28>
   2d66c:	mov	ip, #0
   2d670:	b	2d6b0 <ftello64@plt+0x1be28>
   2d674:	mov	ip, #1
   2d678:	b	2d6b0 <ftello64@plt+0x1be28>
   2d67c:	mov	ip, #2
   2d680:	b	2d6b0 <ftello64@plt+0x1be28>
   2d684:	mov	ip, #3
   2d688:	b	2d6b0 <ftello64@plt+0x1be28>
   2d68c:	mov	ip, #4
   2d690:	b	2d6b0 <ftello64@plt+0x1be28>
   2d694:	mov	ip, #5
   2d698:	b	2d6b0 <ftello64@plt+0x1be28>
   2d69c:	mov	ip, #6
   2d6a0:	b	2d6b0 <ftello64@plt+0x1be28>
   2d6a4:	mov	ip, #7
   2d6a8:	b	2d6b0 <ftello64@plt+0x1be28>
   2d6ac:	mov	ip, #8
   2d6b0:	add	lr, sp, #16
   2d6b4:	str	ip, [sp, #4]
   2d6b8:	str	lr, [sp]
   2d6bc:	bl	2d124 <ftello64@plt+0x1b89c>
   2d6c0:	mov	sp, fp
   2d6c4:	pop	{fp, pc}
   2d6c8:	push	{fp, lr}
   2d6cc:	mov	fp, sp
   2d6d0:	movw	r0, #12772	; 0x31e4
   2d6d4:	movt	r0, #4
   2d6d8:	ldr	r1, [r0]
   2d6dc:	movw	r0, #6671	; 0x1a0f
   2d6e0:	movt	r0, #3
   2d6e4:	bl	114bc <fputs_unlocked@plt>
   2d6e8:	movw	r1, #10734	; 0x29ee
   2d6ec:	mov	r0, #0
   2d6f0:	mov	r2, #5
   2d6f4:	movt	r1, #3
   2d6f8:	bl	115b8 <dcgettext@plt>
   2d6fc:	movw	r2, #10754	; 0x2a02
   2d700:	mov	r1, r0
   2d704:	mov	r0, #1
   2d708:	movt	r2, #3
   2d70c:	bl	11780 <__printf_chk@plt>
   2d710:	movw	r1, #10776	; 0x2a18
   2d714:	mov	r0, #0
   2d718:	mov	r2, #5
   2d71c:	movt	r1, #3
   2d720:	bl	115b8 <dcgettext@plt>
   2d724:	movw	r2, #7854	; 0x1eae
   2d728:	movw	r3, #8163	; 0x1fe3
   2d72c:	mov	r1, r0
   2d730:	mov	r0, #1
   2d734:	movt	r2, #3
   2d738:	movt	r3, #3
   2d73c:	bl	11780 <__printf_chk@plt>
   2d740:	movw	r1, #10796	; 0x2a2c
   2d744:	mov	r0, #0
   2d748:	mov	r2, #5
   2d74c:	movt	r1, #3
   2d750:	bl	115b8 <dcgettext@plt>
   2d754:	movw	r2, #10835	; 0x2a53
   2d758:	mov	r1, r0
   2d75c:	mov	r0, #1
   2d760:	movt	r2, #3
   2d764:	pop	{fp, lr}
   2d768:	b	11780 <__printf_chk@plt>
   2d76c:	push	{r4, r5, r6, sl, fp, lr}
   2d770:	add	fp, sp, #16
   2d774:	mov	r4, r2
   2d778:	mov	r5, r1
   2d77c:	mov	r6, r0
   2d780:	bl	30c08 <ftello64@plt+0x1f380>
   2d784:	cmp	r0, #0
   2d788:	popne	{r4, r5, r6, sl, fp, pc}
   2d78c:	cmp	r6, #0
   2d790:	beq	2d7a4 <ftello64@plt+0x1bf1c>
   2d794:	cmp	r5, #0
   2d798:	cmpne	r4, #0
   2d79c:	bne	2d7a4 <ftello64@plt+0x1bf1c>
   2d7a0:	pop	{r4, r5, r6, sl, fp, pc}
   2d7a4:	bl	2dd20 <ftello64@plt+0x1c498>
   2d7a8:	push	{r4, r5, r6, sl, fp, lr}
   2d7ac:	add	fp, sp, #16
   2d7b0:	mov	r4, r2
   2d7b4:	mov	r5, r1
   2d7b8:	mov	r6, r0
   2d7bc:	bl	30c08 <ftello64@plt+0x1f380>
   2d7c0:	cmp	r0, #0
   2d7c4:	popne	{r4, r5, r6, sl, fp, pc}
   2d7c8:	cmp	r6, #0
   2d7cc:	beq	2d7e0 <ftello64@plt+0x1bf58>
   2d7d0:	cmp	r5, #0
   2d7d4:	cmpne	r4, #0
   2d7d8:	bne	2d7e0 <ftello64@plt+0x1bf58>
   2d7dc:	pop	{r4, r5, r6, sl, fp, pc}
   2d7e0:	bl	2dd20 <ftello64@plt+0x1c498>
   2d7e4:	push	{fp, lr}
   2d7e8:	mov	fp, sp
   2d7ec:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2d7f0:	cmp	r0, #0
   2d7f4:	popne	{fp, pc}
   2d7f8:	bl	2dd20 <ftello64@plt+0x1c498>
   2d7fc:	push	{fp, lr}
   2d800:	mov	fp, sp
   2d804:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2d808:	cmp	r0, #0
   2d80c:	popne	{fp, pc}
   2d810:	bl	2dd20 <ftello64@plt+0x1c498>
   2d814:	push	{fp, lr}
   2d818:	mov	fp, sp
   2d81c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2d820:	cmp	r0, #0
   2d824:	popne	{fp, pc}
   2d828:	bl	2dd20 <ftello64@plt+0x1c498>
   2d82c:	push	{r4, r5, fp, lr}
   2d830:	add	fp, sp, #8
   2d834:	mov	r4, r1
   2d838:	mov	r5, r0
   2d83c:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2d840:	cmp	r0, #0
   2d844:	popne	{r4, r5, fp, pc}
   2d848:	cmp	r5, #0
   2d84c:	beq	2d85c <ftello64@plt+0x1bfd4>
   2d850:	cmp	r4, #0
   2d854:	bne	2d85c <ftello64@plt+0x1bfd4>
   2d858:	pop	{r4, r5, fp, pc}
   2d85c:	bl	2dd20 <ftello64@plt+0x1c498>
   2d860:	push	{fp, lr}
   2d864:	mov	fp, sp
   2d868:	cmp	r1, #0
   2d86c:	orreq	r1, r1, #1
   2d870:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2d874:	cmp	r0, #0
   2d878:	popne	{fp, pc}
   2d87c:	bl	2dd20 <ftello64@plt+0x1c498>
   2d880:	push	{fp, lr}
   2d884:	mov	fp, sp
   2d888:	clz	r3, r2
   2d88c:	lsr	ip, r3, #5
   2d890:	clz	r3, r1
   2d894:	lsr	r3, r3, #5
   2d898:	orrs	r3, r3, ip
   2d89c:	movwne	r1, #1
   2d8a0:	movwne	r2, #1
   2d8a4:	bl	30c08 <ftello64@plt+0x1f380>
   2d8a8:	cmp	r0, #0
   2d8ac:	popne	{fp, pc}
   2d8b0:	bl	2dd20 <ftello64@plt+0x1c498>
   2d8b4:	push	{fp, lr}
   2d8b8:	mov	fp, sp
   2d8bc:	mov	r2, r1
   2d8c0:	mov	r1, r0
   2d8c4:	mov	r0, #0
   2d8c8:	bl	30c08 <ftello64@plt+0x1f380>
   2d8cc:	cmp	r0, #0
   2d8d0:	popne	{fp, pc}
   2d8d4:	bl	2dd20 <ftello64@plt+0x1c498>
   2d8d8:	push	{fp, lr}
   2d8dc:	mov	fp, sp
   2d8e0:	mov	r2, r1
   2d8e4:	mov	r1, r0
   2d8e8:	clz	r0, r2
   2d8ec:	clz	r3, r1
   2d8f0:	lsr	r0, r0, #5
   2d8f4:	lsr	r3, r3, #5
   2d8f8:	orrs	r0, r3, r0
   2d8fc:	mov	r0, #0
   2d900:	movwne	r1, #1
   2d904:	movwne	r2, #1
   2d908:	bl	30c08 <ftello64@plt+0x1f380>
   2d90c:	cmp	r0, #0
   2d910:	popne	{fp, pc}
   2d914:	bl	2dd20 <ftello64@plt+0x1c498>
   2d918:	push	{r4, r5, r6, sl, fp, lr}
   2d91c:	add	fp, sp, #16
   2d920:	ldr	r5, [r1]
   2d924:	mov	r4, r1
   2d928:	mov	r6, r0
   2d92c:	cmp	r0, #0
   2d930:	beq	2d948 <ftello64@plt+0x1c0c0>
   2d934:	mov	r0, #1
   2d938:	add	r0, r0, r5, lsr #1
   2d93c:	adds	r5, r5, r0
   2d940:	bcc	2d950 <ftello64@plt+0x1c0c8>
   2d944:	b	2d98c <ftello64@plt+0x1c104>
   2d948:	cmp	r5, #0
   2d94c:	movweq	r5, #64	; 0x40
   2d950:	mov	r0, r6
   2d954:	mov	r1, r5
   2d958:	mov	r2, #1
   2d95c:	bl	30c08 <ftello64@plt+0x1f380>
   2d960:	cmp	r5, #0
   2d964:	mov	r1, r5
   2d968:	movwne	r1, #1
   2d96c:	cmp	r0, #0
   2d970:	bne	2d984 <ftello64@plt+0x1c0fc>
   2d974:	clz	r2, r6
   2d978:	lsr	r2, r2, #5
   2d97c:	orrs	r1, r2, r1
   2d980:	bne	2d98c <ftello64@plt+0x1c104>
   2d984:	str	r5, [r4]
   2d988:	pop	{r4, r5, r6, sl, fp, pc}
   2d98c:	bl	2dd20 <ftello64@plt+0x1c498>
   2d990:	push	{r4, r5, r6, r7, fp, lr}
   2d994:	add	fp, sp, #16
   2d998:	ldr	r5, [r1]
   2d99c:	mov	r6, r2
   2d9a0:	mov	r4, r1
   2d9a4:	mov	r7, r0
   2d9a8:	cmp	r0, #0
   2d9ac:	beq	2d9c4 <ftello64@plt+0x1c13c>
   2d9b0:	mov	r0, #1
   2d9b4:	add	r0, r0, r5, lsr #1
   2d9b8:	adds	r5, r5, r0
   2d9bc:	bcc	2d9dc <ftello64@plt+0x1c154>
   2d9c0:	b	2da10 <ftello64@plt+0x1c188>
   2d9c4:	cmp	r5, #0
   2d9c8:	bne	2d9dc <ftello64@plt+0x1c154>
   2d9cc:	mov	r0, #64	; 0x40
   2d9d0:	cmp	r6, #64	; 0x40
   2d9d4:	udiv	r5, r0, r6
   2d9d8:	addhi	r5, r5, #1
   2d9dc:	mov	r0, r7
   2d9e0:	mov	r1, r5
   2d9e4:	mov	r2, r6
   2d9e8:	bl	30c08 <ftello64@plt+0x1f380>
   2d9ec:	cmp	r0, #0
   2d9f0:	bne	2da08 <ftello64@plt+0x1c180>
   2d9f4:	cmp	r7, #0
   2d9f8:	beq	2da10 <ftello64@plt+0x1c188>
   2d9fc:	cmp	r6, #0
   2da00:	cmpne	r5, #0
   2da04:	bne	2da10 <ftello64@plt+0x1c188>
   2da08:	str	r5, [r4]
   2da0c:	pop	{r4, r5, r6, r7, fp, pc}
   2da10:	bl	2dd20 <ftello64@plt+0x1c498>
   2da14:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2da18:	add	fp, sp, #24
   2da1c:	mov	r8, r1
   2da20:	ldr	r1, [r1]
   2da24:	mov	r5, r0
   2da28:	add	r0, r1, r1, asr #1
   2da2c:	cmp	r0, r1
   2da30:	mvnvs	r0, #-2147483648	; 0x80000000
   2da34:	cmp	r0, r3
   2da38:	mov	r7, r0
   2da3c:	movgt	r7, r3
   2da40:	cmn	r3, #1
   2da44:	movle	r7, r0
   2da48:	ldr	r0, [fp, #8]
   2da4c:	cmn	r0, #1
   2da50:	ble	2da78 <ftello64@plt+0x1c1f0>
   2da54:	cmp	r0, #0
   2da58:	beq	2dacc <ftello64@plt+0x1c244>
   2da5c:	cmn	r7, #1
   2da60:	ble	2daa0 <ftello64@plt+0x1c218>
   2da64:	mvn	r4, #-2147483648	; 0x80000000
   2da68:	udiv	r6, r4, r0
   2da6c:	cmp	r6, r7
   2da70:	bge	2dacc <ftello64@plt+0x1c244>
   2da74:	b	2dadc <ftello64@plt+0x1c254>
   2da78:	cmn	r7, #1
   2da7c:	ble	2dabc <ftello64@plt+0x1c234>
   2da80:	cmn	r0, #1
   2da84:	beq	2dacc <ftello64@plt+0x1c244>
   2da88:	mov	r6, #-2147483648	; 0x80000000
   2da8c:	mvn	r4, #-2147483648	; 0x80000000
   2da90:	sdiv	r6, r6, r0
   2da94:	cmp	r6, r7
   2da98:	bge	2dacc <ftello64@plt+0x1c244>
   2da9c:	b	2dadc <ftello64@plt+0x1c254>
   2daa0:	beq	2dacc <ftello64@plt+0x1c244>
   2daa4:	mov	r6, #-2147483648	; 0x80000000
   2daa8:	mvn	r4, #-2147483648	; 0x80000000
   2daac:	sdiv	r6, r6, r7
   2dab0:	cmp	r6, r0
   2dab4:	bge	2dacc <ftello64@plt+0x1c244>
   2dab8:	b	2dadc <ftello64@plt+0x1c254>
   2dabc:	mvn	r4, #-2147483648	; 0x80000000
   2dac0:	sdiv	r6, r4, r0
   2dac4:	cmp	r7, r6
   2dac8:	blt	2dadc <ftello64@plt+0x1c254>
   2dacc:	mul	r6, r7, r0
   2dad0:	mov	r4, #64	; 0x40
   2dad4:	cmp	r6, #63	; 0x3f
   2dad8:	bgt	2dae4 <ftello64@plt+0x1c25c>
   2dadc:	sdiv	r7, r4, r0
   2dae0:	mul	r6, r7, r0
   2dae4:	cmp	r5, #0
   2dae8:	moveq	r4, #0
   2daec:	streq	r4, [r8]
   2daf0:	sub	r4, r7, r1
   2daf4:	cmp	r4, r2
   2daf8:	bge	2dba4 <ftello64@plt+0x1c31c>
   2dafc:	add	r7, r1, r2
   2db00:	mov	r6, #0
   2db04:	mov	r2, #0
   2db08:	cmp	r7, r3
   2db0c:	movwgt	r6, #1
   2db10:	cmn	r3, #1
   2db14:	movwgt	r2, #1
   2db18:	cmp	r7, r1
   2db1c:	bvs	2dbd8 <ftello64@plt+0x1c350>
   2db20:	ands	r1, r2, r6
   2db24:	bne	2dbd8 <ftello64@plt+0x1c350>
   2db28:	cmn	r0, #1
   2db2c:	ble	2db54 <ftello64@plt+0x1c2cc>
   2db30:	cmp	r0, #0
   2db34:	beq	2dba0 <ftello64@plt+0x1c318>
   2db38:	cmn	r7, #1
   2db3c:	ble	2db78 <ftello64@plt+0x1c2f0>
   2db40:	mvn	r1, #-2147483648	; 0x80000000
   2db44:	udiv	r1, r1, r0
   2db48:	cmp	r1, r7
   2db4c:	bge	2dba0 <ftello64@plt+0x1c318>
   2db50:	b	2dbd8 <ftello64@plt+0x1c350>
   2db54:	cmn	r7, #1
   2db58:	ble	2db90 <ftello64@plt+0x1c308>
   2db5c:	cmn	r0, #1
   2db60:	beq	2dba0 <ftello64@plt+0x1c318>
   2db64:	mov	r1, #-2147483648	; 0x80000000
   2db68:	sdiv	r1, r1, r0
   2db6c:	cmp	r1, r7
   2db70:	bge	2dba0 <ftello64@plt+0x1c318>
   2db74:	b	2dbd8 <ftello64@plt+0x1c350>
   2db78:	beq	2dba0 <ftello64@plt+0x1c318>
   2db7c:	mov	r1, #-2147483648	; 0x80000000
   2db80:	sdiv	r1, r1, r7
   2db84:	cmp	r1, r0
   2db88:	bge	2dba0 <ftello64@plt+0x1c318>
   2db8c:	b	2dbd8 <ftello64@plt+0x1c350>
   2db90:	mvn	r1, #-2147483648	; 0x80000000
   2db94:	sdiv	r1, r1, r0
   2db98:	cmp	r7, r1
   2db9c:	blt	2dbd8 <ftello64@plt+0x1c350>
   2dba0:	mul	r6, r7, r0
   2dba4:	mov	r0, r5
   2dba8:	mov	r1, r6
   2dbac:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2dbb0:	cmp	r6, #0
   2dbb4:	movwne	r6, #1
   2dbb8:	cmp	r0, #0
   2dbbc:	bne	2dbd0 <ftello64@plt+0x1c348>
   2dbc0:	clz	r1, r5
   2dbc4:	lsr	r1, r1, #5
   2dbc8:	orrs	r1, r1, r6
   2dbcc:	bne	2dbd8 <ftello64@plt+0x1c350>
   2dbd0:	str	r7, [r8]
   2dbd4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2dbd8:	bl	2dd20 <ftello64@plt+0x1c498>
   2dbdc:	push	{fp, lr}
   2dbe0:	mov	fp, sp
   2dbe4:	mov	r1, #1
   2dbe8:	bl	2f770 <ftello64@plt+0x1dee8>
   2dbec:	cmp	r0, #0
   2dbf0:	popne	{fp, pc}
   2dbf4:	bl	2dd20 <ftello64@plt+0x1c498>
   2dbf8:	push	{fp, lr}
   2dbfc:	mov	fp, sp
   2dc00:	bl	2f770 <ftello64@plt+0x1dee8>
   2dc04:	cmp	r0, #0
   2dc08:	popne	{fp, pc}
   2dc0c:	bl	2dd20 <ftello64@plt+0x1c498>
   2dc10:	push	{fp, lr}
   2dc14:	mov	fp, sp
   2dc18:	mov	r1, #1
   2dc1c:	bl	2f770 <ftello64@plt+0x1dee8>
   2dc20:	cmp	r0, #0
   2dc24:	popne	{fp, pc}
   2dc28:	bl	2dd20 <ftello64@plt+0x1c498>
   2dc2c:	push	{fp, lr}
   2dc30:	mov	fp, sp
   2dc34:	bl	2f770 <ftello64@plt+0x1dee8>
   2dc38:	cmp	r0, #0
   2dc3c:	popne	{fp, pc}
   2dc40:	bl	2dd20 <ftello64@plt+0x1c498>
   2dc44:	push	{r4, r5, fp, lr}
   2dc48:	add	fp, sp, #8
   2dc4c:	mov	r5, r0
   2dc50:	mov	r0, r1
   2dc54:	mov	r4, r1
   2dc58:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2dc5c:	cmp	r0, #0
   2dc60:	beq	2dc74 <ftello64@plt+0x1c3ec>
   2dc64:	mov	r1, r5
   2dc68:	mov	r2, r4
   2dc6c:	pop	{r4, r5, fp, lr}
   2dc70:	b	1157c <memcpy@plt>
   2dc74:	bl	2dd20 <ftello64@plt+0x1c498>
   2dc78:	push	{r4, r5, fp, lr}
   2dc7c:	add	fp, sp, #8
   2dc80:	mov	r5, r0
   2dc84:	mov	r0, r1
   2dc88:	mov	r4, r1
   2dc8c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2dc90:	cmp	r0, #0
   2dc94:	beq	2dca8 <ftello64@plt+0x1c420>
   2dc98:	mov	r1, r5
   2dc9c:	mov	r2, r4
   2dca0:	pop	{r4, r5, fp, lr}
   2dca4:	b	1157c <memcpy@plt>
   2dca8:	bl	2dd20 <ftello64@plt+0x1c498>
   2dcac:	push	{r4, r5, fp, lr}
   2dcb0:	add	fp, sp, #8
   2dcb4:	mov	r5, r0
   2dcb8:	add	r0, r1, #1
   2dcbc:	mov	r4, r1
   2dcc0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2dcc4:	cmp	r0, #0
   2dcc8:	beq	2dce4 <ftello64@plt+0x1c45c>
   2dccc:	mov	r1, #0
   2dcd0:	mov	r2, r4
   2dcd4:	strb	r1, [r0, r4]
   2dcd8:	mov	r1, r5
   2dcdc:	pop	{r4, r5, fp, lr}
   2dce0:	b	1157c <memcpy@plt>
   2dce4:	bl	2dd20 <ftello64@plt+0x1c498>
   2dce8:	push	{r4, r5, fp, lr}
   2dcec:	add	fp, sp, #8
   2dcf0:	mov	r4, r0
   2dcf4:	bl	11714 <strlen@plt>
   2dcf8:	add	r5, r0, #1
   2dcfc:	mov	r0, r5
   2dd00:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2dd04:	cmp	r0, #0
   2dd08:	beq	2dd1c <ftello64@plt+0x1c494>
   2dd0c:	mov	r1, r4
   2dd10:	mov	r2, r5
   2dd14:	pop	{r4, r5, fp, lr}
   2dd18:	b	1157c <memcpy@plt>
   2dd1c:	bl	2dd20 <ftello64@plt+0x1c498>
   2dd20:	push	{fp, lr}
   2dd24:	mov	fp, sp
   2dd28:	movw	r0, #12672	; 0x3180
   2dd2c:	movw	r1, #10911	; 0x2a9f
   2dd30:	mov	r2, #5
   2dd34:	movt	r0, #4
   2dd38:	movt	r1, #3
   2dd3c:	ldr	r4, [r0]
   2dd40:	mov	r0, #0
   2dd44:	bl	115b8 <dcgettext@plt>
   2dd48:	movw	r2, #9238	; 0x2416
   2dd4c:	mov	r3, r0
   2dd50:	mov	r0, r4
   2dd54:	mov	r1, #0
   2dd58:	movt	r2, #3
   2dd5c:	bl	11660 <error@plt>
   2dd60:	bl	11864 <abort@plt>
   2dd64:	push	{r4, sl, fp, lr}
   2dd68:	add	fp, sp, #8
   2dd6c:	sub	sp, sp, #8
   2dd70:	ldr	r4, [fp, #8]
   2dd74:	str	r4, [sp]
   2dd78:	bl	30c44 <ftello64@plt+0x1f3bc>
   2dd7c:	mov	r4, r0
   2dd80:	cmn	r0, #1
   2dd84:	bgt	2dd98 <ftello64@plt+0x1c510>
   2dd88:	bl	1172c <__errno_location@plt>
   2dd8c:	ldr	r0, [r0]
   2dd90:	cmp	r0, #12
   2dd94:	beq	2dda4 <ftello64@plt+0x1c51c>
   2dd98:	mov	r0, r4
   2dd9c:	sub	sp, fp, #8
   2dda0:	pop	{r4, sl, fp, pc}
   2dda4:	bl	2dd20 <ftello64@plt+0x1c498>
   2dda8:	push	{r4, sl, fp, lr}
   2ddac:	add	fp, sp, #8
   2ddb0:	bl	30efc <ftello64@plt+0x1f674>
   2ddb4:	mov	r4, r0
   2ddb8:	cmp	r0, #0
   2ddbc:	bne	2ddd0 <ftello64@plt+0x1c548>
   2ddc0:	bl	1172c <__errno_location@plt>
   2ddc4:	ldr	r0, [r0]
   2ddc8:	cmp	r0, #12
   2ddcc:	beq	2ddd8 <ftello64@plt+0x1c550>
   2ddd0:	mov	r0, r4
   2ddd4:	pop	{r4, sl, fp, pc}
   2ddd8:	bl	2dd20 <ftello64@plt+0x1c498>
   2dddc:	push	{r4, sl, fp, lr}
   2dde0:	add	fp, sp, #8
   2dde4:	bl	31144 <ftello64@plt+0x1f8bc>
   2dde8:	mov	r4, r0
   2ddec:	cmp	r0, #0
   2ddf0:	bne	2de04 <ftello64@plt+0x1c57c>
   2ddf4:	bl	1172c <__errno_location@plt>
   2ddf8:	ldr	r0, [r0]
   2ddfc:	cmp	r0, #12
   2de00:	beq	2de0c <ftello64@plt+0x1c584>
   2de04:	mov	r0, r4
   2de08:	pop	{r4, sl, fp, pc}
   2de0c:	bl	2dd20 <ftello64@plt+0x1c498>
   2de10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2de14:	add	fp, sp, #28
   2de18:	sub	sp, sp, #36	; 0x24
   2de1c:	cmp	r2, #37	; 0x25
   2de20:	bcs	2f750 <ftello64@plt+0x1dec8>
   2de24:	ldr	r8, [fp, #8]
   2de28:	mov	r9, r3
   2de2c:	mov	r6, r2
   2de30:	mov	r7, r1
   2de34:	mov	r4, r0
   2de38:	bl	1172c <__errno_location@plt>
   2de3c:	cmp	r7, #0
   2de40:	add	sl, sp, #32
   2de44:	mov	r5, r0
   2de48:	mov	r0, #0
   2de4c:	mov	r2, r6
   2de50:	mov	r3, #0
   2de54:	movne	sl, r7
   2de58:	str	r0, [r5]
   2de5c:	mov	r0, r4
   2de60:	mov	r1, sl
   2de64:	bl	1181c <__strtoll_internal@plt>
   2de68:	mov	r7, r1
   2de6c:	ldr	r1, [sl]
   2de70:	cmp	r1, r4
   2de74:	beq	2deb0 <ftello64@plt+0x1c628>
   2de78:	mov	r6, r0
   2de7c:	ldr	r0, [r5]
   2de80:	cmp	r0, #0
   2de84:	beq	2e03c <ftello64@plt+0x1c7b4>
   2de88:	mov	r5, #4
   2de8c:	cmp	r0, #34	; 0x22
   2de90:	bne	2e294 <ftello64@plt+0x1ca0c>
   2de94:	mov	r5, #1
   2de98:	cmp	r8, #0
   2de9c:	beq	2e048 <ftello64@plt+0x1c7c0>
   2dea0:	ldrb	r4, [r1]
   2dea4:	cmp	r4, #0
   2dea8:	bne	2def8 <ftello64@plt+0x1c670>
   2deac:	b	2e048 <ftello64@plt+0x1c7c0>
   2deb0:	mov	r5, #4
   2deb4:	cmp	r8, #0
   2deb8:	beq	2e294 <ftello64@plt+0x1ca0c>
   2debc:	mov	r6, r1
   2dec0:	ldrb	r1, [r4]
   2dec4:	cmp	r1, #0
   2dec8:	beq	2e294 <ftello64@plt+0x1ca0c>
   2decc:	mov	r0, r8
   2ded0:	bl	11720 <strchr@plt>
   2ded4:	cmp	r0, #0
   2ded8:	beq	2e294 <ftello64@plt+0x1ca0c>
   2dedc:	mov	r1, r6
   2dee0:	mov	r5, #0
   2dee4:	mov	r6, #1
   2dee8:	mov	r7, #0
   2deec:	ldrb	r4, [r1]
   2def0:	cmp	r4, #0
   2def4:	beq	2e048 <ftello64@plt+0x1c7c0>
   2def8:	str	r1, [sp, #20]
   2defc:	mov	r0, r8
   2df00:	mov	r1, r4
   2df04:	bl	11720 <strchr@plt>
   2df08:	cmp	r0, #0
   2df0c:	beq	2e28c <ftello64@plt+0x1ca04>
   2df10:	sub	r0, r4, #69	; 0x45
   2df14:	mov	r1, #1
   2df18:	mov	r3, #0
   2df1c:	mov	r2, #1024	; 0x400
   2df20:	cmp	r0, #47	; 0x2f
   2df24:	str	r1, [sp, #16]
   2df28:	bhi	2e060 <ftello64@plt+0x1c7d8>
   2df2c:	add	r1, pc, #0
   2df30:	ldr	pc, [r1, r0, lsl #2]
   2df34:	strdeq	sp, [r2], -r4
   2df38:	andeq	lr, r2, r0, rrx
   2df3c:	strdeq	sp, [r2], -r4
   2df40:	andeq	lr, r2, r0, rrx
   2df44:	andeq	lr, r2, r0, rrx
   2df48:	andeq	lr, r2, r0, rrx
   2df4c:	strdeq	sp, [r2], -r4
   2df50:	andeq	lr, r2, r0, rrx
   2df54:	strdeq	sp, [r2], -r4
   2df58:	andeq	lr, r2, r0, rrx
   2df5c:	andeq	lr, r2, r0, rrx
   2df60:	strdeq	sp, [r2], -r4
   2df64:	andeq	lr, r2, r0, rrx
   2df68:	andeq	lr, r2, r0, rrx
   2df6c:	andeq	lr, r2, r0, rrx
   2df70:	strdeq	sp, [r2], -r4
   2df74:	andeq	lr, r2, r0, rrx
   2df78:	andeq	lr, r2, r0, rrx
   2df7c:	andeq	lr, r2, r0, rrx
   2df80:	andeq	lr, r2, r0, rrx
   2df84:	strdeq	sp, [r2], -r4
   2df88:	strdeq	sp, [r2], -r4
   2df8c:	andeq	lr, r2, r0, rrx
   2df90:	andeq	lr, r2, r0, rrx
   2df94:	andeq	lr, r2, r0, rrx
   2df98:	andeq	lr, r2, r0, rrx
   2df9c:	andeq	lr, r2, r0, rrx
   2dfa0:	andeq	lr, r2, r0, rrx
   2dfa4:	andeq	lr, r2, r0, rrx
   2dfa8:	andeq	lr, r2, r0, rrx
   2dfac:	andeq	lr, r2, r0, rrx
   2dfb0:	andeq	lr, r2, r0, rrx
   2dfb4:	andeq	lr, r2, r0, rrx
   2dfb8:	andeq	lr, r2, r0, rrx
   2dfbc:	strdeq	sp, [r2], -r4
   2dfc0:	andeq	lr, r2, r0, rrx
   2dfc4:	andeq	lr, r2, r0, rrx
   2dfc8:	andeq	lr, r2, r0, rrx
   2dfcc:	strdeq	sp, [r2], -r4
   2dfd0:	andeq	lr, r2, r0, rrx
   2dfd4:	strdeq	sp, [r2], -r4
   2dfd8:	andeq	lr, r2, r0, rrx
   2dfdc:	andeq	lr, r2, r0, rrx
   2dfe0:	andeq	lr, r2, r0, rrx
   2dfe4:	andeq	lr, r2, r0, rrx
   2dfe8:	andeq	lr, r2, r0, rrx
   2dfec:	andeq	lr, r2, r0, rrx
   2dff0:	strdeq	sp, [r2], -r4
   2dff4:	mov	r0, r8
   2dff8:	mov	r1, #48	; 0x30
   2dffc:	bl	11720 <strchr@plt>
   2e000:	cmp	r0, #0
   2e004:	beq	2e058 <ftello64@plt+0x1c7d0>
   2e008:	ldr	r1, [sp, #20]
   2e00c:	ldrb	r0, [r1, #1]
   2e010:	cmp	r0, #66	; 0x42
   2e014:	cmpne	r0, #68	; 0x44
   2e018:	bne	2e194 <ftello64@plt+0x1c90c>
   2e01c:	mov	r0, #2
   2e020:	mov	r2, #1000	; 0x3e8
   2e024:	mov	r3, #0
   2e028:	str	r0, [sp, #16]
   2e02c:	sub	r0, r4, #66	; 0x42
   2e030:	cmp	r0, #53	; 0x35
   2e034:	bls	2e06c <ftello64@plt+0x1c7e4>
   2e038:	b	2e28c <ftello64@plt+0x1ca04>
   2e03c:	mov	r5, r0
   2e040:	cmp	r8, #0
   2e044:	bne	2dea0 <ftello64@plt+0x1c618>
   2e048:	strd	r6, [r9]
   2e04c:	mov	r0, r5
   2e050:	sub	sp, fp, #28
   2e054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e058:	mov	r3, #0
   2e05c:	mov	r2, #1024	; 0x400
   2e060:	sub	r0, r4, #66	; 0x42
   2e064:	cmp	r0, #53	; 0x35
   2e068:	bhi	2e28c <ftello64@plt+0x1ca04>
   2e06c:	add	r1, pc, #8
   2e070:	str	r3, [sp, #28]
   2e074:	str	r2, [sp, #24]
   2e078:	ldr	pc, [r1, r0, lsl #2]
   2e07c:	andeq	lr, r2, r4, ror #5
   2e080:	andeq	lr, r2, ip, lsl #5
   2e084:	andeq	lr, r2, ip, lsl #5
   2e088:	strdeq	lr, [r2], -r8
   2e08c:	andeq	lr, r2, ip, lsl #5
   2e090:	andeq	lr, r2, r4, asr r1
   2e094:	andeq	lr, r2, ip, lsl #5
   2e098:	andeq	lr, r2, ip, lsl #5
   2e09c:	andeq	lr, r2, ip, lsl #5
   2e0a0:	andeq	lr, r2, r8, asr #3
   2e0a4:	andeq	lr, r2, ip, lsl #5
   2e0a8:	strdeq	lr, [r2], -r8
   2e0ac:	andeq	lr, r2, ip, lsl #5
   2e0b0:	andeq	lr, r2, ip, lsl #5
   2e0b4:	andeq	lr, r2, ip, lsr r3
   2e0b8:	andeq	lr, r2, ip, lsl #5
   2e0bc:	andeq	lr, r2, ip, lsl #5
   2e0c0:	andeq	lr, r2, ip, lsl #5
   2e0c4:	andeq	lr, r2, r8, lsr r2
   2e0c8:	andeq	lr, r2, ip, lsl #5
   2e0cc:	andeq	lr, r2, ip, lsl #5
   2e0d0:	andeq	lr, r2, ip, lsl #5
   2e0d4:	andeq	lr, r2, ip, lsl #5
   2e0d8:	andeq	lr, r2, r0, lsl #7
   2e0dc:	andeq	lr, r2, r0, lsr #5
   2e0e0:	andeq	lr, r2, ip, lsl #5
   2e0e4:	andeq	lr, r2, ip, lsl #5
   2e0e8:	andeq	lr, r2, ip, lsl #5
   2e0ec:	andeq	lr, r2, ip, lsl #5
   2e0f0:	andeq	lr, r2, ip, lsl #5
   2e0f4:	andeq	lr, r2, ip, lsl #5
   2e0f8:	andeq	lr, r2, ip, lsl #5
   2e0fc:	andeq	lr, r2, r4, asr #7
   2e100:	andeq	pc, r2, ip, lsr r3	; <UNPREDICTABLE>
   2e104:	andeq	lr, r2, ip, lsl #5
   2e108:	andeq	lr, r2, ip, lsl #5
   2e10c:	andeq	lr, r2, ip, lsl #5
   2e110:	andeq	lr, r2, r4, asr r1
   2e114:	andeq	lr, r2, ip, lsl #5
   2e118:	andeq	lr, r2, ip, lsl #5
   2e11c:	andeq	lr, r2, ip, lsl #5
   2e120:	andeq	lr, r2, r8, asr #3
   2e124:	andeq	lr, r2, ip, lsl #5
   2e128:	strdeq	lr, [r2], -r8
   2e12c:	andeq	lr, r2, ip, lsl #5
   2e130:	andeq	lr, r2, ip, lsl #5
   2e134:	andeq	lr, r2, ip, lsl #5
   2e138:	andeq	lr, r2, ip, lsl #5
   2e13c:	andeq	lr, r2, ip, lsl #5
   2e140:	andeq	lr, r2, ip, lsl #5
   2e144:	andeq	lr, r2, r8, lsr r2
   2e148:	andeq	lr, r2, ip, lsl #5
   2e14c:	andeq	lr, r2, ip, lsl #5
   2e150:	ldrdeq	lr, [r2], -r8
   2e154:	cmn	r7, #1
   2e158:	str	r9, [sp, #12]
   2e15c:	ble	2e3ec <ftello64@plt+0x1cb64>
   2e160:	ldr	r3, [sp, #28]
   2e164:	mvn	r0, #0
   2e168:	mvn	r1, #-2147483648	; 0x80000000
   2e16c:	mvn	r8, #0
   2e170:	mvn	r9, #-2147483648	; 0x80000000
   2e174:	bl	31638 <ftello64@plt+0x1fdb0>
   2e178:	ldr	r2, [sp, #24]
   2e17c:	ldr	r3, [sp, #28]
   2e180:	subs	r0, r0, r6
   2e184:	mov	r4, #1
   2e188:	sbcs	r0, r1, r7
   2e18c:	bge	2e42c <ftello64@plt+0x1cba4>
   2e190:	b	2e444 <ftello64@plt+0x1cbbc>
   2e194:	cmp	r0, #105	; 0x69
   2e198:	mov	r3, #0
   2e19c:	bne	2e27c <ftello64@plt+0x1c9f4>
   2e1a0:	ldrb	r0, [r1, #2]
   2e1a4:	mov	r1, #1
   2e1a8:	mov	r2, #1024	; 0x400
   2e1ac:	cmp	r0, #66	; 0x42
   2e1b0:	movweq	r1, #3
   2e1b4:	str	r1, [sp, #16]
   2e1b8:	sub	r0, r4, #66	; 0x42
   2e1bc:	cmp	r0, #53	; 0x35
   2e1c0:	bls	2e06c <ftello64@plt+0x1c7e4>
   2e1c4:	b	2e28c <ftello64@plt+0x1ca04>
   2e1c8:	cmn	r7, #1
   2e1cc:	ble	2e480 <ftello64@plt+0x1cbf8>
   2e1d0:	ldr	r3, [sp, #28]
   2e1d4:	mvn	r0, #0
   2e1d8:	mvn	r1, #-2147483648	; 0x80000000
   2e1dc:	bl	31638 <ftello64@plt+0x1fdb0>
   2e1e0:	ldr	r2, [sp, #24]
   2e1e4:	ldr	r3, [sp, #28]
   2e1e8:	subs	r0, r0, r6
   2e1ec:	sbcs	r0, r1, r7
   2e1f0:	bge	2e4b4 <ftello64@plt+0x1cc2c>
   2e1f4:	b	2ebc4 <ftello64@plt+0x1d33c>
   2e1f8:	cmn	r7, #1
   2e1fc:	str	r9, [sp, #12]
   2e200:	ble	2e4c8 <ftello64@plt+0x1cc40>
   2e204:	ldr	r3, [sp, #28]
   2e208:	mvn	r0, #0
   2e20c:	mvn	r1, #-2147483648	; 0x80000000
   2e210:	mvn	r8, #0
   2e214:	mvn	r9, #-2147483648	; 0x80000000
   2e218:	bl	31638 <ftello64@plt+0x1fdb0>
   2e21c:	ldr	r2, [sp, #24]
   2e220:	ldr	r3, [sp, #28]
   2e224:	subs	r0, r0, r6
   2e228:	mov	r4, #1
   2e22c:	sbcs	r0, r1, r7
   2e230:	bge	2e508 <ftello64@plt+0x1cc80>
   2e234:	b	2e520 <ftello64@plt+0x1cc98>
   2e238:	cmn	r7, #1
   2e23c:	str	r9, [sp, #12]
   2e240:	ble	2e558 <ftello64@plt+0x1ccd0>
   2e244:	ldr	r3, [sp, #28]
   2e248:	mvn	r0, #0
   2e24c:	mvn	r1, #-2147483648	; 0x80000000
   2e250:	mvn	r9, #-2147483648	; 0x80000000
   2e254:	str	r0, [sp, #8]
   2e258:	mvn	r0, #0
   2e25c:	bl	31638 <ftello64@plt+0x1fdb0>
   2e260:	ldr	r2, [sp, #24]
   2e264:	ldr	r3, [sp, #28]
   2e268:	subs	r0, r0, r6
   2e26c:	mov	r4, #1
   2e270:	sbcs	r0, r1, r7
   2e274:	bge	2e59c <ftello64@plt+0x1cd14>
   2e278:	b	2e5b8 <ftello64@plt+0x1cd30>
   2e27c:	mov	r2, #1024	; 0x400
   2e280:	sub	r0, r4, #66	; 0x42
   2e284:	cmp	r0, #53	; 0x35
   2e288:	bls	2e06c <ftello64@plt+0x1c7e4>
   2e28c:	orr	r5, r5, #2
   2e290:	strd	r6, [r9]
   2e294:	mov	r0, r5
   2e298:	sub	sp, fp, #28
   2e29c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e2a0:	cmp	r7, #0
   2e2a4:	str	r9, [sp, #12]
   2e2a8:	bmi	2e8a0 <ftello64@plt+0x1d018>
   2e2ac:	ldr	r3, [sp, #28]
   2e2b0:	mvn	r0, #0
   2e2b4:	mvn	r1, #-2147483648	; 0x80000000
   2e2b8:	mvn	r9, #-2147483648	; 0x80000000
   2e2bc:	str	r0, [sp, #8]
   2e2c0:	mvn	r0, #0
   2e2c4:	bl	31638 <ftello64@plt+0x1fdb0>
   2e2c8:	ldr	r2, [sp, #24]
   2e2cc:	ldr	r3, [sp, #28]
   2e2d0:	subs	r0, r0, r6
   2e2d4:	mov	r4, #1
   2e2d8:	sbcs	r0, r1, r7
   2e2dc:	bge	2e8e4 <ftello64@plt+0x1d05c>
   2e2e0:	b	2e900 <ftello64@plt+0x1d078>
   2e2e4:	cmn	r7, #1
   2e2e8:	ble	2e93c <ftello64@plt+0x1d0b4>
   2e2ec:	cmp	r7, #2097152	; 0x200000
   2e2f0:	blt	2e96c <ftello64@plt+0x1d0e4>
   2e2f4:	b	2ebc4 <ftello64@plt+0x1d33c>
   2e2f8:	cmp	r7, #0
   2e2fc:	str	r9, [sp, #12]
   2e300:	bmi	2e97c <ftello64@plt+0x1d0f4>
   2e304:	ldr	r3, [sp, #28]
   2e308:	mvn	r0, #0
   2e30c:	mvn	r1, #-2147483648	; 0x80000000
   2e310:	mvn	r9, #-2147483648	; 0x80000000
   2e314:	str	r0, [sp, #8]
   2e318:	mvn	r0, #0
   2e31c:	bl	31638 <ftello64@plt+0x1fdb0>
   2e320:	ldr	r2, [sp, #24]
   2e324:	ldr	r3, [sp, #28]
   2e328:	subs	r0, r0, r6
   2e32c:	mov	r4, #1
   2e330:	sbcs	r0, r1, r7
   2e334:	bge	2e9c0 <ftello64@plt+0x1d138>
   2e338:	b	2e9dc <ftello64@plt+0x1d154>
   2e33c:	cmp	r7, #0
   2e340:	str	r9, [sp, #12]
   2e344:	bmi	2ea18 <ftello64@plt+0x1d190>
   2e348:	ldr	r3, [sp, #28]
   2e34c:	mvn	r0, #0
   2e350:	mvn	r1, #-2147483648	; 0x80000000
   2e354:	mvn	r8, #-2147483648	; 0x80000000
   2e358:	str	r0, [sp, #8]
   2e35c:	mvn	r0, #0
   2e360:	bl	31638 <ftello64@plt+0x1fdb0>
   2e364:	ldr	r2, [sp, #24]
   2e368:	ldr	r3, [sp, #28]
   2e36c:	subs	r0, r0, r6
   2e370:	mov	r4, #1
   2e374:	sbcs	r0, r1, r7
   2e378:	bge	2ea5c <ftello64@plt+0x1d1d4>
   2e37c:	b	2ea78 <ftello64@plt+0x1d1f0>
   2e380:	cmp	r7, #0
   2e384:	str	r9, [sp, #12]
   2e388:	bmi	2eab4 <ftello64@plt+0x1d22c>
   2e38c:	ldr	r3, [sp, #28]
   2e390:	mvn	r0, #0
   2e394:	mvn	r1, #-2147483648	; 0x80000000
   2e398:	mvn	r9, #-2147483648	; 0x80000000
   2e39c:	str	r0, [sp, #8]
   2e3a0:	mvn	r0, #0
   2e3a4:	bl	31638 <ftello64@plt+0x1fdb0>
   2e3a8:	ldr	r2, [sp, #24]
   2e3ac:	ldr	r3, [sp, #28]
   2e3b0:	subs	r0, r0, r6
   2e3b4:	mov	r4, #1
   2e3b8:	sbcs	r0, r1, r7
   2e3bc:	bge	2eaf8 <ftello64@plt+0x1d270>
   2e3c0:	b	2eb14 <ftello64@plt+0x1d28c>
   2e3c4:	cmn	r7, #1
   2e3c8:	ble	2eb54 <ftello64@plt+0x1d2cc>
   2e3cc:	cmp	r7, #4194304	; 0x400000
   2e3d0:	blt	2eb84 <ftello64@plt+0x1d2fc>
   2e3d4:	b	2ebc4 <ftello64@plt+0x1d33c>
   2e3d8:	cmn	r7, #1
   2e3dc:	ble	2eb94 <ftello64@plt+0x1d30c>
   2e3e0:	cmp	r7, #1073741824	; 0x40000000
   2e3e4:	bge	2ebc4 <ftello64@plt+0x1d33c>
   2e3e8:	b	2ebe4 <ftello64@plt+0x1d35c>
   2e3ec:	and	r0, r6, r7
   2e3f0:	cmn	r0, #1
   2e3f4:	beq	2e42c <ftello64@plt+0x1cba4>
   2e3f8:	mov	r0, #0
   2e3fc:	mov	r1, #-2147483648	; 0x80000000
   2e400:	mov	r2, r6
   2e404:	mov	r3, r7
   2e408:	mov	r8, #0
   2e40c:	mov	r9, #-2147483648	; 0x80000000
   2e410:	bl	31564 <ftello64@plt+0x1fcdc>
   2e414:	ldr	r2, [sp, #24]
   2e418:	ldr	r3, [sp, #28]
   2e41c:	mov	r4, #1
   2e420:	subs	r0, r0, r2
   2e424:	sbcs	r0, r1, r3
   2e428:	blt	2e5f4 <ftello64@plt+0x1cd6c>
   2e42c:	umull	r8, r0, r6, r2
   2e430:	mov	r4, #0
   2e434:	mla	r0, r6, r3, r0
   2e438:	mla	r9, r7, r2, r0
   2e43c:	cmp	r9, #0
   2e440:	bmi	2e5f4 <ftello64@plt+0x1cd6c>
   2e444:	ldr	r3, [sp, #28]
   2e448:	mvn	r0, #-2147483648	; 0x80000000
   2e44c:	mvn	r1, #-2147483648	; 0x80000000
   2e450:	mov	r6, r4
   2e454:	mvn	r4, #0
   2e458:	str	r0, [sp, #8]
   2e45c:	mvn	r0, #0
   2e460:	bl	31638 <ftello64@plt+0x1fdb0>
   2e464:	ldr	r2, [sp, #24]
   2e468:	ldr	r3, [sp, #28]
   2e46c:	subs	r0, r0, r8
   2e470:	mov	r7, #1
   2e474:	sbcs	r0, r1, r9
   2e478:	bge	2e630 <ftello64@plt+0x1cda8>
   2e47c:	b	2e64c <ftello64@plt+0x1cdc4>
   2e480:	and	r0, r6, r7
   2e484:	cmn	r0, #1
   2e488:	beq	2e4b4 <ftello64@plt+0x1cc2c>
   2e48c:	mov	r0, #0
   2e490:	mov	r1, #-2147483648	; 0x80000000
   2e494:	mov	r2, r6
   2e498:	mov	r3, r7
   2e49c:	bl	31564 <ftello64@plt+0x1fcdc>
   2e4a0:	ldr	r2, [sp, #24]
   2e4a4:	ldr	r3, [sp, #28]
   2e4a8:	subs	r0, r0, r2
   2e4ac:	sbcs	r0, r1, r3
   2e4b0:	blt	2ebc4 <ftello64@plt+0x1d33c>
   2e4b4:	umull	r0, r1, r6, r2
   2e4b8:	mla	r1, r6, r3, r1
   2e4bc:	mla	r7, r7, r2, r1
   2e4c0:	mov	r6, r0
   2e4c4:	b	2f33c <ftello64@plt+0x1dab4>
   2e4c8:	and	r0, r6, r7
   2e4cc:	cmn	r0, #1
   2e4d0:	beq	2e508 <ftello64@plt+0x1cc80>
   2e4d4:	mov	r0, #0
   2e4d8:	mov	r1, #-2147483648	; 0x80000000
   2e4dc:	mov	r2, r6
   2e4e0:	mov	r3, r7
   2e4e4:	mov	r8, #0
   2e4e8:	mov	r9, #-2147483648	; 0x80000000
   2e4ec:	bl	31564 <ftello64@plt+0x1fcdc>
   2e4f0:	ldr	r2, [sp, #24]
   2e4f4:	ldr	r3, [sp, #28]
   2e4f8:	mov	r4, #1
   2e4fc:	subs	r0, r0, r2
   2e500:	sbcs	r0, r1, r3
   2e504:	blt	2e6e0 <ftello64@plt+0x1ce58>
   2e508:	umull	r8, r0, r6, r2
   2e50c:	mov	r4, #0
   2e510:	mla	r0, r6, r3, r0
   2e514:	mla	r9, r7, r2, r0
   2e518:	cmp	r9, #0
   2e51c:	bmi	2e6e0 <ftello64@plt+0x1ce58>
   2e520:	ldr	r3, [sp, #28]
   2e524:	mvn	r0, #0
   2e528:	mvn	r1, #-2147483648	; 0x80000000
   2e52c:	str	r4, [sp, #8]
   2e530:	mvn	r6, #0
   2e534:	mvn	r7, #-2147483648	; 0x80000000
   2e538:	bl	31638 <ftello64@plt+0x1fdb0>
   2e53c:	ldr	r4, [sp, #24]
   2e540:	ldr	r3, [sp, #28]
   2e544:	subs	r0, r0, r8
   2e548:	mov	r2, #1
   2e54c:	sbcs	r0, r1, r9
   2e550:	bge	2e718 <ftello64@plt+0x1ce90>
   2e554:	b	2e850 <ftello64@plt+0x1cfc8>
   2e558:	and	r0, r6, r7
   2e55c:	cmn	r0, #1
   2e560:	beq	2e59c <ftello64@plt+0x1cd14>
   2e564:	mov	r0, #0
   2e568:	mov	r1, #-2147483648	; 0x80000000
   2e56c:	mov	r2, r6
   2e570:	mov	r3, r7
   2e574:	bl	31564 <ftello64@plt+0x1fcdc>
   2e578:	ldr	r2, [sp, #24]
   2e57c:	ldr	r3, [sp, #28]
   2e580:	mov	r4, #1
   2e584:	mov	r9, #-2147483648	; 0x80000000
   2e588:	subs	r0, r0, r2
   2e58c:	sbcs	r0, r1, r3
   2e590:	mov	r0, #0
   2e594:	str	r0, [sp, #8]
   2e598:	blt	2e72c <ftello64@plt+0x1cea4>
   2e59c:	umull	r1, r0, r6, r2
   2e5a0:	mov	r4, #0
   2e5a4:	mla	r0, r6, r3, r0
   2e5a8:	mla	r9, r7, r2, r0
   2e5ac:	str	r1, [sp, #8]
   2e5b0:	cmp	r9, #0
   2e5b4:	bmi	2e72c <ftello64@plt+0x1cea4>
   2e5b8:	ldr	r3, [sp, #28]
   2e5bc:	mvn	r0, #0
   2e5c0:	mvn	r1, #-2147483648	; 0x80000000
   2e5c4:	str	r4, [sp, #4]
   2e5c8:	mvn	r6, #0
   2e5cc:	mvn	r8, #-2147483648	; 0x80000000
   2e5d0:	bl	31638 <ftello64@plt+0x1fdb0>
   2e5d4:	ldr	r4, [sp, #8]
   2e5d8:	ldr	r2, [sp, #24]
   2e5dc:	ldr	r3, [sp, #28]
   2e5e0:	mov	r7, #1
   2e5e4:	subs	r0, r0, r4
   2e5e8:	sbcs	r0, r1, r9
   2e5ec:	bge	2e768 <ftello64@plt+0x1cee0>
   2e5f0:	b	2e780 <ftello64@plt+0x1cef8>
   2e5f4:	mov	r0, #-2147483648	; 0x80000000
   2e5f8:	mov	r1, #-2147483648	; 0x80000000
   2e5fc:	mov	r2, r8
   2e600:	mov	r3, r9
   2e604:	mov	r6, r4
   2e608:	mov	r4, #0
   2e60c:	str	r0, [sp, #8]
   2e610:	mov	r0, #0
   2e614:	bl	31564 <ftello64@plt+0x1fcdc>
   2e618:	ldr	r2, [sp, #24]
   2e61c:	ldr	r3, [sp, #28]
   2e620:	mov	r7, #1
   2e624:	subs	r0, r0, r2
   2e628:	sbcs	r0, r1, r3
   2e62c:	blt	2e6a0 <ftello64@plt+0x1ce18>
   2e630:	umull	r4, r0, r8, r2
   2e634:	mov	r7, r6
   2e638:	mla	r0, r8, r3, r0
   2e63c:	mla	r0, r9, r2, r0
   2e640:	cmp	r0, #0
   2e644:	str	r0, [sp, #8]
   2e648:	bmi	2e6a0 <ftello64@plt+0x1ce18>
   2e64c:	ldr	r3, [sp, #28]
   2e650:	mvn	r0, #0
   2e654:	mvn	r1, #-2147483648	; 0x80000000
   2e658:	mov	r9, r7
   2e65c:	mvn	r6, #0
   2e660:	mvn	r7, #-2147483648	; 0x80000000
   2e664:	bl	31638 <ftello64@plt+0x1fdb0>
   2e668:	ldr	r8, [sp, #8]
   2e66c:	ldr	r3, [sp, #24]
   2e670:	ldr	ip, [sp, #28]
   2e674:	subs	r0, r0, r4
   2e678:	mov	r2, #1
   2e67c:	sbcs	r0, r1, r8
   2e680:	blt	2e694 <ftello64@plt+0x1ce0c>
   2e684:	umull	r6, r0, r4, r3
   2e688:	mov	r2, #0
   2e68c:	mla	r0, r4, ip, r0
   2e690:	mla	r7, r8, r3, r0
   2e694:	orr	r3, r2, r9
   2e698:	ldr	r9, [sp, #12]
   2e69c:	b	2f33c <ftello64@plt+0x1dab4>
   2e6a0:	ldr	r8, [sp, #8]
   2e6a4:	mov	r0, #0
   2e6a8:	mov	r1, #-2147483648	; 0x80000000
   2e6ac:	mov	r2, r4
   2e6b0:	mov	r9, r7
   2e6b4:	mov	r6, #0
   2e6b8:	mov	r7, #-2147483648	; 0x80000000
   2e6bc:	mov	r3, r8
   2e6c0:	bl	31564 <ftello64@plt+0x1fcdc>
   2e6c4:	ldr	r3, [sp, #24]
   2e6c8:	ldr	ip, [sp, #28]
   2e6cc:	mov	r2, #1
   2e6d0:	subs	r0, r0, r3
   2e6d4:	sbcs	r0, r1, ip
   2e6d8:	bge	2e684 <ftello64@plt+0x1cdfc>
   2e6dc:	b	2e694 <ftello64@plt+0x1ce0c>
   2e6e0:	mov	r0, #0
   2e6e4:	mov	r1, #-2147483648	; 0x80000000
   2e6e8:	mov	r2, r8
   2e6ec:	mov	r3, r9
   2e6f0:	str	r4, [sp, #8]
   2e6f4:	mov	r6, #0
   2e6f8:	mov	r7, #-2147483648	; 0x80000000
   2e6fc:	bl	31564 <ftello64@plt+0x1fcdc>
   2e700:	ldr	r4, [sp, #24]
   2e704:	ldr	r3, [sp, #28]
   2e708:	mov	r2, #1
   2e70c:	subs	r0, r0, r4
   2e710:	sbcs	r0, r1, r3
   2e714:	blt	2e850 <ftello64@plt+0x1cfc8>
   2e718:	umull	r6, r0, r8, r4
   2e71c:	mov	r2, #0
   2e720:	mla	r0, r8, r3, r0
   2e724:	mla	r7, r9, r4, r0
   2e728:	b	2e850 <ftello64@plt+0x1cfc8>
   2e72c:	str	r4, [sp, #4]
   2e730:	ldr	r4, [sp, #8]
   2e734:	mov	r0, #0
   2e738:	mov	r1, #-2147483648	; 0x80000000
   2e73c:	mov	r3, r9
   2e740:	mov	r2, r4
   2e744:	bl	31564 <ftello64@plt+0x1fcdc>
   2e748:	ldr	r2, [sp, #24]
   2e74c:	ldr	r3, [sp, #28]
   2e750:	mov	r7, #1
   2e754:	mov	r6, #0
   2e758:	mov	r8, #-2147483648	; 0x80000000
   2e75c:	subs	r0, r0, r2
   2e760:	sbcs	r0, r1, r3
   2e764:	blt	2e7b8 <ftello64@plt+0x1cf30>
   2e768:	umull	r6, r0, r4, r2
   2e76c:	ldr	r7, [sp, #4]
   2e770:	mla	r0, r4, r3, r0
   2e774:	mla	r8, r9, r2, r0
   2e778:	cmp	r8, #0
   2e77c:	bmi	2e7b8 <ftello64@plt+0x1cf30>
   2e780:	ldr	r3, [sp, #28]
   2e784:	mvn	r0, #0
   2e788:	mvn	r1, #-2147483648	; 0x80000000
   2e78c:	str	r7, [sp, #8]
   2e790:	mvn	r4, #0
   2e794:	mvn	r9, #-2147483648	; 0x80000000
   2e798:	bl	31638 <ftello64@plt+0x1fdb0>
   2e79c:	ldr	r2, [sp, #24]
   2e7a0:	ldr	r3, [sp, #28]
   2e7a4:	subs	r0, r0, r6
   2e7a8:	mov	r7, #1
   2e7ac:	sbcs	r0, r1, r8
   2e7b0:	bge	2e7f0 <ftello64@plt+0x1cf68>
   2e7b4:	b	2e808 <ftello64@plt+0x1cf80>
   2e7b8:	mov	r0, #0
   2e7bc:	mov	r1, #-2147483648	; 0x80000000
   2e7c0:	mov	r2, r6
   2e7c4:	mov	r3, r8
   2e7c8:	str	r7, [sp, #8]
   2e7cc:	bl	31564 <ftello64@plt+0x1fcdc>
   2e7d0:	ldr	r2, [sp, #24]
   2e7d4:	ldr	r3, [sp, #28]
   2e7d8:	mov	r7, #1
   2e7dc:	mov	r4, #0
   2e7e0:	mov	r9, #-2147483648	; 0x80000000
   2e7e4:	subs	r0, r0, r2
   2e7e8:	sbcs	r0, r1, r3
   2e7ec:	blt	2e860 <ftello64@plt+0x1cfd8>
   2e7f0:	umull	r4, r0, r6, r2
   2e7f4:	ldr	r7, [sp, #8]
   2e7f8:	mla	r0, r6, r3, r0
   2e7fc:	mla	r9, r8, r2, r0
   2e800:	cmp	r9, #0
   2e804:	bmi	2e860 <ftello64@plt+0x1cfd8>
   2e808:	ldr	r3, [sp, #28]
   2e80c:	mvn	r0, #0
   2e810:	mvn	r1, #-2147483648	; 0x80000000
   2e814:	str	r7, [sp, #8]
   2e818:	mvn	r6, #0
   2e81c:	mvn	r7, #-2147483648	; 0x80000000
   2e820:	bl	31638 <ftello64@plt+0x1fdb0>
   2e824:	ldr	r3, [sp, #24]
   2e828:	ldr	ip, [sp, #28]
   2e82c:	subs	r0, r0, r4
   2e830:	mov	r2, #1
   2e834:	mov	r8, r4
   2e838:	sbcs	r0, r1, r9
   2e83c:	blt	2e850 <ftello64@plt+0x1cfc8>
   2e840:	umull	r6, r0, r8, r3
   2e844:	mov	r2, #0
   2e848:	mla	r0, r8, ip, r0
   2e84c:	mla	r7, r9, r3, r0
   2e850:	ldr	r0, [sp, #8]
   2e854:	ldr	r9, [sp, #12]
   2e858:	orr	r3, r2, r0
   2e85c:	b	2f33c <ftello64@plt+0x1dab4>
   2e860:	mov	r0, #0
   2e864:	mov	r1, #-2147483648	; 0x80000000
   2e868:	mov	r2, r4
   2e86c:	mov	r3, r9
   2e870:	str	r7, [sp, #8]
   2e874:	mov	r8, r4
   2e878:	bl	31564 <ftello64@plt+0x1fcdc>
   2e87c:	ldr	r3, [sp, #24]
   2e880:	ldr	ip, [sp, #28]
   2e884:	mov	r2, #1
   2e888:	mov	r6, #0
   2e88c:	mov	r7, #-2147483648	; 0x80000000
   2e890:	subs	r0, r0, r3
   2e894:	sbcs	r0, r1, ip
   2e898:	bge	2e840 <ftello64@plt+0x1cfb8>
   2e89c:	b	2e850 <ftello64@plt+0x1cfc8>
   2e8a0:	and	r0, r6, r7
   2e8a4:	cmn	r0, #1
   2e8a8:	beq	2e8e4 <ftello64@plt+0x1d05c>
   2e8ac:	mov	r0, #0
   2e8b0:	mov	r1, #-2147483648	; 0x80000000
   2e8b4:	mov	r2, r6
   2e8b8:	mov	r3, r7
   2e8bc:	bl	31564 <ftello64@plt+0x1fcdc>
   2e8c0:	ldr	r2, [sp, #24]
   2e8c4:	ldr	r3, [sp, #28]
   2e8c8:	mov	r4, #1
   2e8cc:	mov	r9, #-2147483648	; 0x80000000
   2e8d0:	subs	r0, r0, r2
   2e8d4:	sbcs	r0, r1, r3
   2e8d8:	mov	r0, #0
   2e8dc:	str	r0, [sp, #8]
   2e8e0:	blt	2ebf4 <ftello64@plt+0x1d36c>
   2e8e4:	umull	r1, r0, r6, r2
   2e8e8:	mov	r4, #0
   2e8ec:	mla	r0, r6, r3, r0
   2e8f0:	mla	r9, r7, r2, r0
   2e8f4:	str	r1, [sp, #8]
   2e8f8:	cmp	r9, #0
   2e8fc:	bmi	2ebf4 <ftello64@plt+0x1d36c>
   2e900:	ldr	r3, [sp, #28]
   2e904:	mvn	r0, #0
   2e908:	mvn	r1, #-2147483648	; 0x80000000
   2e90c:	str	r4, [sp, #4]
   2e910:	mvn	r8, #0
   2e914:	mvn	r4, #-2147483648	; 0x80000000
   2e918:	bl	31638 <ftello64@plt+0x1fdb0>
   2e91c:	ldr	r6, [sp, #8]
   2e920:	ldr	r2, [sp, #24]
   2e924:	ldr	r3, [sp, #28]
   2e928:	mov	r7, #1
   2e92c:	subs	r0, r0, r6
   2e930:	sbcs	r0, r1, r9
   2e934:	bge	2ec30 <ftello64@plt+0x1d3a8>
   2e938:	b	2ec48 <ftello64@plt+0x1d3c0>
   2e93c:	and	r0, r6, r7
   2e940:	cmn	r0, #1
   2e944:	beq	2e96c <ftello64@plt+0x1d0e4>
   2e948:	mov	r0, #0
   2e94c:	mov	r1, #-2147483648	; 0x80000000
   2e950:	mov	r2, r6
   2e954:	mov	r3, r7
   2e958:	bl	31564 <ftello64@plt+0x1fcdc>
   2e95c:	ldr	r3, [sp, #28]
   2e960:	subs	r0, r0, #1024	; 0x400
   2e964:	sbcs	r0, r1, #0
   2e968:	blt	2ebc4 <ftello64@plt+0x1d33c>
   2e96c:	lsl	r0, r7, #10
   2e970:	orr	r7, r0, r6, lsr #22
   2e974:	lsl	r6, r6, #10
   2e978:	b	2f33c <ftello64@plt+0x1dab4>
   2e97c:	and	r0, r6, r7
   2e980:	cmn	r0, #1
   2e984:	beq	2e9c0 <ftello64@plt+0x1d138>
   2e988:	mov	r0, #0
   2e98c:	mov	r1, #-2147483648	; 0x80000000
   2e990:	mov	r2, r6
   2e994:	mov	r3, r7
   2e998:	bl	31564 <ftello64@plt+0x1fcdc>
   2e99c:	ldr	r2, [sp, #24]
   2e9a0:	ldr	r3, [sp, #28]
   2e9a4:	mov	r4, #1
   2e9a8:	mov	r9, #-2147483648	; 0x80000000
   2e9ac:	subs	r0, r0, r2
   2e9b0:	sbcs	r0, r1, r3
   2e9b4:	mov	r0, #0
   2e9b8:	str	r0, [sp, #8]
   2e9bc:	blt	2ef0c <ftello64@plt+0x1d684>
   2e9c0:	umull	r1, r0, r6, r2
   2e9c4:	mov	r4, #0
   2e9c8:	mla	r0, r6, r3, r0
   2e9cc:	mla	r9, r7, r2, r0
   2e9d0:	str	r1, [sp, #8]
   2e9d4:	cmp	r9, #0
   2e9d8:	bmi	2ef0c <ftello64@plt+0x1d684>
   2e9dc:	ldr	r3, [sp, #28]
   2e9e0:	mvn	r0, #0
   2e9e4:	mvn	r1, #-2147483648	; 0x80000000
   2e9e8:	str	r4, [sp, #4]
   2e9ec:	mvn	r8, #0
   2e9f0:	mvn	r4, #-2147483648	; 0x80000000
   2e9f4:	bl	31638 <ftello64@plt+0x1fdb0>
   2e9f8:	ldr	r6, [sp, #8]
   2e9fc:	ldr	r2, [sp, #24]
   2ea00:	ldr	r3, [sp, #28]
   2ea04:	mov	r7, #1
   2ea08:	subs	r0, r0, r6
   2ea0c:	sbcs	r0, r1, r9
   2ea10:	bge	2ef48 <ftello64@plt+0x1d6c0>
   2ea14:	b	2ef60 <ftello64@plt+0x1d6d8>
   2ea18:	and	r0, r6, r7
   2ea1c:	cmn	r0, #1
   2ea20:	beq	2ea5c <ftello64@plt+0x1d1d4>
   2ea24:	mov	r0, #0
   2ea28:	mov	r1, #-2147483648	; 0x80000000
   2ea2c:	mov	r2, r6
   2ea30:	mov	r3, r7
   2ea34:	bl	31564 <ftello64@plt+0x1fcdc>
   2ea38:	ldr	r2, [sp, #24]
   2ea3c:	ldr	r3, [sp, #28]
   2ea40:	mov	r4, #1
   2ea44:	mov	r8, #-2147483648	; 0x80000000
   2ea48:	subs	r0, r0, r2
   2ea4c:	sbcs	r0, r1, r3
   2ea50:	mov	r0, #0
   2ea54:	str	r0, [sp, #8]
   2ea58:	blt	2f188 <ftello64@plt+0x1d900>
   2ea5c:	umull	r1, r0, r6, r2
   2ea60:	mov	r4, #0
   2ea64:	mla	r0, r6, r3, r0
   2ea68:	mla	r8, r7, r2, r0
   2ea6c:	str	r1, [sp, #8]
   2ea70:	cmp	r8, #0
   2ea74:	bmi	2f188 <ftello64@plt+0x1d900>
   2ea78:	ldr	r3, [sp, #28]
   2ea7c:	mvn	r0, #0
   2ea80:	mvn	r1, #-2147483648	; 0x80000000
   2ea84:	str	r4, [sp, #4]
   2ea88:	mvn	r9, #0
   2ea8c:	mvn	r4, #-2147483648	; 0x80000000
   2ea90:	bl	31638 <ftello64@plt+0x1fdb0>
   2ea94:	ldr	r6, [sp, #8]
   2ea98:	ldr	r2, [sp, #24]
   2ea9c:	ldr	r3, [sp, #28]
   2eaa0:	mov	r7, #1
   2eaa4:	subs	r0, r0, r6
   2eaa8:	sbcs	r0, r1, r8
   2eaac:	bge	2f1c4 <ftello64@plt+0x1d93c>
   2eab0:	b	2f1dc <ftello64@plt+0x1d954>
   2eab4:	and	r0, r6, r7
   2eab8:	cmn	r0, #1
   2eabc:	beq	2eaf8 <ftello64@plt+0x1d270>
   2eac0:	mov	r0, #0
   2eac4:	mov	r1, #-2147483648	; 0x80000000
   2eac8:	mov	r2, r6
   2eacc:	mov	r3, r7
   2ead0:	bl	31564 <ftello64@plt+0x1fcdc>
   2ead4:	ldr	r2, [sp, #24]
   2ead8:	ldr	r3, [sp, #28]
   2eadc:	mov	r4, #1
   2eae0:	mov	r9, #-2147483648	; 0x80000000
   2eae4:	subs	r0, r0, r2
   2eae8:	sbcs	r0, r1, r3
   2eaec:	mov	r0, #0
   2eaf0:	str	r0, [sp, #8]
   2eaf4:	blt	2f3a4 <ftello64@plt+0x1db1c>
   2eaf8:	umull	r1, r0, r6, r2
   2eafc:	mov	r4, #0
   2eb00:	mla	r0, r6, r3, r0
   2eb04:	mla	r9, r7, r2, r0
   2eb08:	str	r1, [sp, #8]
   2eb0c:	cmp	r9, #0
   2eb10:	bmi	2f3a4 <ftello64@plt+0x1db1c>
   2eb14:	ldr	r3, [sp, #28]
   2eb18:	mvn	r0, #0
   2eb1c:	mvn	r1, #-2147483648	; 0x80000000
   2eb20:	str	r4, [sp]
   2eb24:	mvn	r8, #-2147483648	; 0x80000000
   2eb28:	str	r0, [sp, #4]
   2eb2c:	mvn	r0, #0
   2eb30:	bl	31638 <ftello64@plt+0x1fdb0>
   2eb34:	ldr	r6, [sp, #8]
   2eb38:	ldr	r2, [sp, #24]
   2eb3c:	ldr	r3, [sp, #28]
   2eb40:	mov	r7, #1
   2eb44:	subs	r0, r0, r6
   2eb48:	sbcs	r0, r1, r9
   2eb4c:	bge	2f3e4 <ftello64@plt+0x1db5c>
   2eb50:	b	2f400 <ftello64@plt+0x1db78>
   2eb54:	and	r0, r6, r7
   2eb58:	cmn	r0, #1
   2eb5c:	beq	2eb84 <ftello64@plt+0x1d2fc>
   2eb60:	mov	r0, #0
   2eb64:	mov	r1, #-2147483648	; 0x80000000
   2eb68:	mov	r2, r6
   2eb6c:	mov	r3, r7
   2eb70:	bl	31564 <ftello64@plt+0x1fcdc>
   2eb74:	ldr	r3, [sp, #28]
   2eb78:	subs	r0, r0, #512	; 0x200
   2eb7c:	sbcs	r0, r1, #0
   2eb80:	blt	2ebc4 <ftello64@plt+0x1d33c>
   2eb84:	lsl	r0, r7, #9
   2eb88:	orr	r7, r0, r6, lsr #23
   2eb8c:	lsl	r6, r6, #9
   2eb90:	b	2f33c <ftello64@plt+0x1dab4>
   2eb94:	and	r0, r6, r7
   2eb98:	cmn	r0, #1
   2eb9c:	beq	2ebe4 <ftello64@plt+0x1d35c>
   2eba0:	mov	r0, #0
   2eba4:	mov	r1, #-2147483648	; 0x80000000
   2eba8:	mov	r2, r6
   2ebac:	mov	r3, r7
   2ebb0:	bl	31564 <ftello64@plt+0x1fcdc>
   2ebb4:	ldr	r3, [sp, #28]
   2ebb8:	subs	r0, r0, #2
   2ebbc:	sbcs	r0, r1, #0
   2ebc0:	bge	2ebe4 <ftello64@plt+0x1d35c>
   2ebc4:	cmp	r7, #0
   2ebc8:	mvn	r0, #-2147483648	; 0x80000000
   2ebcc:	mvn	r6, #0
   2ebd0:	mov	r3, #1
   2ebd4:	movmi	r0, #-2147483648	; 0x80000000
   2ebd8:	movwmi	r6, #0
   2ebdc:	mov	r7, r0
   2ebe0:	b	2f33c <ftello64@plt+0x1dab4>
   2ebe4:	lsl	r0, r7, #1
   2ebe8:	orr	r7, r0, r6, lsr #31
   2ebec:	lsl	r6, r6, #1
   2ebf0:	b	2f33c <ftello64@plt+0x1dab4>
   2ebf4:	ldr	r6, [sp, #8]
   2ebf8:	mov	r0, #0
   2ebfc:	mov	r1, #-2147483648	; 0x80000000
   2ec00:	mov	r3, r9
   2ec04:	str	r4, [sp, #4]
   2ec08:	mov	r2, r6
   2ec0c:	bl	31564 <ftello64@plt+0x1fcdc>
   2ec10:	ldr	r2, [sp, #24]
   2ec14:	ldr	r3, [sp, #28]
   2ec18:	mov	r7, #1
   2ec1c:	mov	r8, #0
   2ec20:	mov	r4, #-2147483648	; 0x80000000
   2ec24:	subs	r0, r0, r2
   2ec28:	sbcs	r0, r1, r3
   2ec2c:	blt	2ec80 <ftello64@plt+0x1d3f8>
   2ec30:	umull	r8, r0, r6, r2
   2ec34:	ldr	r7, [sp, #4]
   2ec38:	mla	r0, r6, r3, r0
   2ec3c:	mla	r4, r9, r2, r0
   2ec40:	cmp	r4, #0
   2ec44:	bmi	2ec80 <ftello64@plt+0x1d3f8>
   2ec48:	ldr	r3, [sp, #28]
   2ec4c:	mvn	r0, #0
   2ec50:	mvn	r1, #-2147483648	; 0x80000000
   2ec54:	str	r7, [sp, #8]
   2ec58:	mvn	r7, #0
   2ec5c:	mvn	r9, #-2147483648	; 0x80000000
   2ec60:	bl	31638 <ftello64@plt+0x1fdb0>
   2ec64:	ldr	r2, [sp, #24]
   2ec68:	ldr	r3, [sp, #28]
   2ec6c:	subs	r0, r0, r8
   2ec70:	mov	r6, #1
   2ec74:	sbcs	r0, r1, r4
   2ec78:	bge	2ecb8 <ftello64@plt+0x1d430>
   2ec7c:	b	2ecd0 <ftello64@plt+0x1d448>
   2ec80:	mov	r0, #0
   2ec84:	mov	r1, #-2147483648	; 0x80000000
   2ec88:	mov	r2, r8
   2ec8c:	mov	r3, r4
   2ec90:	str	r7, [sp, #8]
   2ec94:	bl	31564 <ftello64@plt+0x1fcdc>
   2ec98:	ldr	r2, [sp, #24]
   2ec9c:	ldr	r3, [sp, #28]
   2eca0:	mov	r6, #1
   2eca4:	mov	r7, #0
   2eca8:	mov	r9, #-2147483648	; 0x80000000
   2ecac:	subs	r0, r0, r2
   2ecb0:	sbcs	r0, r1, r3
   2ecb4:	blt	2ed10 <ftello64@plt+0x1d488>
   2ecb8:	umull	r7, r0, r8, r2
   2ecbc:	ldr	r6, [sp, #8]
   2ecc0:	mla	r0, r8, r3, r0
   2ecc4:	mla	r9, r4, r2, r0
   2ecc8:	cmp	r9, #0
   2eccc:	bmi	2ed10 <ftello64@plt+0x1d488>
   2ecd0:	ldr	r3, [sp, #28]
   2ecd4:	mvn	r0, #0
   2ecd8:	mvn	r1, #-2147483648	; 0x80000000
   2ecdc:	str	r6, [sp, #8]
   2ece0:	mvn	r8, #0
   2ece4:	mvn	r4, #-2147483648	; 0x80000000
   2ece8:	bl	31638 <ftello64@plt+0x1fdb0>
   2ecec:	ldr	r2, [sp, #24]
   2ecf0:	ldr	r3, [sp, #28]
   2ecf4:	subs	r0, r0, r7
   2ecf8:	sbcs	r0, r1, r9
   2ecfc:	bge	2ed54 <ftello64@plt+0x1d4cc>
   2ed00:	mov	r0, #1
   2ed04:	mov	r6, #0
   2ed08:	str	r0, [sp, #8]
   2ed0c:	b	2ed6c <ftello64@plt+0x1d4e4>
   2ed10:	mov	r0, #0
   2ed14:	mov	r1, #-2147483648	; 0x80000000
   2ed18:	mov	r2, r7
   2ed1c:	mov	r3, r9
   2ed20:	str	r6, [sp, #8]
   2ed24:	bl	31564 <ftello64@plt+0x1fcdc>
   2ed28:	ldr	r2, [sp, #24]
   2ed2c:	ldr	r3, [sp, #28]
   2ed30:	subs	r0, r0, r2
   2ed34:	sbcs	r0, r1, r3
   2ed38:	bge	2ed54 <ftello64@plt+0x1d4cc>
   2ed3c:	mov	r0, #1
   2ed40:	mov	r8, #0
   2ed44:	mov	r4, #-2147483648	; 0x80000000
   2ed48:	mov	r6, #0
   2ed4c:	str	r0, [sp, #8]
   2ed50:	b	2eda4 <ftello64@plt+0x1d51c>
   2ed54:	umull	r8, r0, r7, r2
   2ed58:	mov	r6, #0
   2ed5c:	mla	r0, r7, r3, r0
   2ed60:	mla	r4, r9, r2, r0
   2ed64:	cmp	r4, #0
   2ed68:	bmi	2eda4 <ftello64@plt+0x1d51c>
   2ed6c:	ldr	r3, [sp, #28]
   2ed70:	mvn	r0, #0
   2ed74:	mvn	r1, #-2147483648	; 0x80000000
   2ed78:	mvn	r9, #0
   2ed7c:	mvn	r7, #-2147483648	; 0x80000000
   2ed80:	bl	31638 <ftello64@plt+0x1fdb0>
   2ed84:	ldr	r2, [sp, #24]
   2ed88:	ldr	r3, [sp, #28]
   2ed8c:	subs	r0, r0, r8
   2ed90:	sbcs	r0, r1, r4
   2ed94:	bge	2ede0 <ftello64@plt+0x1d558>
   2ed98:	mov	r0, #1
   2ed9c:	str	r0, [sp, #8]
   2eda0:	b	2edf4 <ftello64@plt+0x1d56c>
   2eda4:	mov	r0, #0
   2eda8:	mov	r1, #-2147483648	; 0x80000000
   2edac:	mov	r2, r8
   2edb0:	mov	r3, r4
   2edb4:	bl	31564 <ftello64@plt+0x1fcdc>
   2edb8:	ldr	r2, [sp, #24]
   2edbc:	ldr	r3, [sp, #28]
   2edc0:	subs	r0, r0, r2
   2edc4:	sbcs	r0, r1, r3
   2edc8:	bge	2ede0 <ftello64@plt+0x1d558>
   2edcc:	mov	r0, #1
   2edd0:	mov	r9, #0
   2edd4:	mov	r7, #-2147483648	; 0x80000000
   2edd8:	str	r0, [sp, #8]
   2eddc:	b	2ee30 <ftello64@plt+0x1d5a8>
   2ede0:	umull	r9, r0, r8, r2
   2ede4:	mla	r0, r8, r3, r0
   2ede8:	mla	r7, r4, r2, r0
   2edec:	cmp	r7, #0
   2edf0:	bmi	2ee30 <ftello64@plt+0x1d5a8>
   2edf4:	ldr	r3, [sp, #28]
   2edf8:	mvn	r0, #0
   2edfc:	mvn	r1, #-2147483648	; 0x80000000
   2ee00:	mvn	r8, #0
   2ee04:	mvn	r4, #-2147483648	; 0x80000000
   2ee08:	bl	31638 <ftello64@plt+0x1fdb0>
   2ee0c:	ldr	r2, [sp, #24]
   2ee10:	ldr	r3, [sp, #28]
   2ee14:	subs	r0, r0, r9
   2ee18:	sbcs	r0, r1, r7
   2ee1c:	bge	2ee70 <ftello64@plt+0x1d5e8>
   2ee20:	ldr	r9, [sp, #12]
   2ee24:	mov	r0, #1
   2ee28:	str	r0, [sp, #8]
   2ee2c:	b	2ee88 <ftello64@plt+0x1d600>
   2ee30:	mov	r0, #0
   2ee34:	mov	r1, #-2147483648	; 0x80000000
   2ee38:	mov	r2, r9
   2ee3c:	mov	r3, r7
   2ee40:	bl	31564 <ftello64@plt+0x1fcdc>
   2ee44:	ldr	r2, [sp, #24]
   2ee48:	ldr	r3, [sp, #28]
   2ee4c:	subs	r0, r0, r2
   2ee50:	sbcs	r0, r1, r3
   2ee54:	bge	2ee70 <ftello64@plt+0x1d5e8>
   2ee58:	ldr	r9, [sp, #12]
   2ee5c:	mov	r0, #1
   2ee60:	mov	r8, #0
   2ee64:	mov	r4, #-2147483648	; 0x80000000
   2ee68:	str	r0, [sp, #8]
   2ee6c:	b	2eed8 <ftello64@plt+0x1d650>
   2ee70:	umull	r8, r0, r9, r2
   2ee74:	mla	r0, r9, r3, r0
   2ee78:	ldr	r9, [sp, #12]
   2ee7c:	mla	r4, r7, r2, r0
   2ee80:	cmp	r4, #0
   2ee84:	bmi	2eed8 <ftello64@plt+0x1d650>
   2ee88:	ldr	r3, [sp, #28]
   2ee8c:	mvn	r0, #0
   2ee90:	mvn	r1, #-2147483648	; 0x80000000
   2ee94:	mvn	r6, #0
   2ee98:	bl	31638 <ftello64@plt+0x1fdb0>
   2ee9c:	ldr	r7, [sp, #24]
   2eea0:	ldr	r3, [sp, #28]
   2eea4:	subs	r0, r0, r8
   2eea8:	mov	r2, #1
   2eeac:	sbcs	r0, r1, r4
   2eeb0:	mvn	r0, #-2147483648	; 0x80000000
   2eeb4:	blt	2eec8 <ftello64@plt+0x1d640>
   2eeb8:	umull	r6, r0, r8, r7
   2eebc:	mov	r2, #0
   2eec0:	mla	r0, r8, r3, r0
   2eec4:	mla	r0, r4, r7, r0
   2eec8:	ldr	r1, [sp, #8]
   2eecc:	mov	r7, r0
   2eed0:	orr	r3, r2, r1
   2eed4:	b	2f33c <ftello64@plt+0x1dab4>
   2eed8:	mov	r0, #0
   2eedc:	mov	r1, #-2147483648	; 0x80000000
   2eee0:	mov	r2, r8
   2eee4:	mov	r3, r4
   2eee8:	bl	31564 <ftello64@plt+0x1fcdc>
   2eeec:	ldr	r7, [sp, #24]
   2eef0:	ldr	r3, [sp, #28]
   2eef4:	mov	r2, #1
   2eef8:	subs	r0, r0, r7
   2eefc:	sbcs	r0, r1, r3
   2ef00:	mov	r0, #-2147483648	; 0x80000000
   2ef04:	bge	2eeb8 <ftello64@plt+0x1d630>
   2ef08:	b	2eec8 <ftello64@plt+0x1d640>
   2ef0c:	ldr	r6, [sp, #8]
   2ef10:	mov	r0, #0
   2ef14:	mov	r1, #-2147483648	; 0x80000000
   2ef18:	mov	r3, r9
   2ef1c:	str	r4, [sp, #4]
   2ef20:	mov	r2, r6
   2ef24:	bl	31564 <ftello64@plt+0x1fcdc>
   2ef28:	ldr	r2, [sp, #24]
   2ef2c:	ldr	r3, [sp, #28]
   2ef30:	mov	r7, #1
   2ef34:	mov	r8, #0
   2ef38:	mov	r4, #-2147483648	; 0x80000000
   2ef3c:	subs	r0, r0, r2
   2ef40:	sbcs	r0, r1, r3
   2ef44:	blt	2ef9c <ftello64@plt+0x1d714>
   2ef48:	umull	r8, r0, r6, r2
   2ef4c:	ldr	r7, [sp, #4]
   2ef50:	mla	r0, r6, r3, r0
   2ef54:	mla	r4, r9, r2, r0
   2ef58:	cmp	r4, #0
   2ef5c:	bmi	2ef9c <ftello64@plt+0x1d714>
   2ef60:	ldr	r3, [sp, #28]
   2ef64:	mvn	r0, #0
   2ef68:	mvn	r1, #-2147483648	; 0x80000000
   2ef6c:	str	r7, [sp, #4]
   2ef70:	mvn	r7, #0
   2ef74:	mvn	r9, #-2147483648	; 0x80000000
   2ef78:	bl	31638 <ftello64@plt+0x1fdb0>
   2ef7c:	ldr	r2, [sp, #24]
   2ef80:	ldr	r3, [sp, #28]
   2ef84:	subs	r0, r0, r8
   2ef88:	mov	r6, #1
   2ef8c:	sbcs	r0, r1, r4
   2ef90:	str	r6, [sp, #8]
   2ef94:	bge	2efd8 <ftello64@plt+0x1d750>
   2ef98:	b	2eff4 <ftello64@plt+0x1d76c>
   2ef9c:	mov	r0, #0
   2efa0:	mov	r1, #-2147483648	; 0x80000000
   2efa4:	mov	r2, r8
   2efa8:	mov	r3, r4
   2efac:	str	r7, [sp, #4]
   2efb0:	bl	31564 <ftello64@plt+0x1fcdc>
   2efb4:	ldr	r2, [sp, #24]
   2efb8:	ldr	r3, [sp, #28]
   2efbc:	mov	r7, #1
   2efc0:	mov	r9, #-2147483648	; 0x80000000
   2efc4:	str	r7, [sp, #8]
   2efc8:	mov	r7, #0
   2efcc:	subs	r0, r0, r2
   2efd0:	sbcs	r0, r1, r3
   2efd4:	blt	2f02c <ftello64@plt+0x1d7a4>
   2efd8:	umull	r7, r0, r8, r2
   2efdc:	mla	r0, r8, r3, r0
   2efe0:	mla	r9, r4, r2, r0
   2efe4:	ldr	r0, [sp, #4]
   2efe8:	cmp	r9, #0
   2efec:	str	r0, [sp, #8]
   2eff0:	bmi	2f02c <ftello64@plt+0x1d7a4>
   2eff4:	ldr	r3, [sp, #28]
   2eff8:	mvn	r0, #0
   2effc:	mvn	r1, #-2147483648	; 0x80000000
   2f000:	mvn	r4, #0
   2f004:	mvn	r8, #-2147483648	; 0x80000000
   2f008:	bl	31638 <ftello64@plt+0x1fdb0>
   2f00c:	ldr	r2, [sp, #24]
   2f010:	ldr	r3, [sp, #28]
   2f014:	subs	r0, r0, r7
   2f018:	sbcs	r0, r1, r9
   2f01c:	bge	2f068 <ftello64@plt+0x1d7e0>
   2f020:	mov	r0, #1
   2f024:	str	r0, [sp, #8]
   2f028:	b	2f07c <ftello64@plt+0x1d7f4>
   2f02c:	mov	r0, #0
   2f030:	mov	r1, #-2147483648	; 0x80000000
   2f034:	mov	r2, r7
   2f038:	mov	r3, r9
   2f03c:	bl	31564 <ftello64@plt+0x1fcdc>
   2f040:	ldr	r2, [sp, #24]
   2f044:	ldr	r3, [sp, #28]
   2f048:	subs	r0, r0, r2
   2f04c:	sbcs	r0, r1, r3
   2f050:	bge	2f068 <ftello64@plt+0x1d7e0>
   2f054:	mov	r0, #1
   2f058:	mov	r4, #0
   2f05c:	mov	r8, #-2147483648	; 0x80000000
   2f060:	str	r0, [sp, #8]
   2f064:	b	2f0b0 <ftello64@plt+0x1d828>
   2f068:	umull	r4, r0, r7, r2
   2f06c:	mla	r0, r7, r3, r0
   2f070:	mla	r8, r9, r2, r0
   2f074:	cmp	r8, #0
   2f078:	bmi	2f0b0 <ftello64@plt+0x1d828>
   2f07c:	ldr	r3, [sp, #28]
   2f080:	mvn	r0, #0
   2f084:	mvn	r1, #-2147483648	; 0x80000000
   2f088:	mvn	r6, #0
   2f08c:	mvn	r9, #-2147483648	; 0x80000000
   2f090:	bl	31638 <ftello64@plt+0x1fdb0>
   2f094:	ldr	r2, [sp, #24]
   2f098:	ldr	r3, [sp, #28]
   2f09c:	subs	r0, r0, r4
   2f0a0:	sbcs	r0, r1, r8
   2f0a4:	bge	2f0e8 <ftello64@plt+0x1d860>
   2f0a8:	mov	r8, #1
   2f0ac:	b	2f100 <ftello64@plt+0x1d878>
   2f0b0:	mov	r0, #0
   2f0b4:	mov	r1, #-2147483648	; 0x80000000
   2f0b8:	mov	r2, r4
   2f0bc:	mov	r3, r8
   2f0c0:	bl	31564 <ftello64@plt+0x1fcdc>
   2f0c4:	ldr	r2, [sp, #24]
   2f0c8:	ldr	r3, [sp, #28]
   2f0cc:	subs	r0, r0, r2
   2f0d0:	sbcs	r0, r1, r3
   2f0d4:	bge	2f0e8 <ftello64@plt+0x1d860>
   2f0d8:	mov	r8, #1
   2f0dc:	mov	r6, #0
   2f0e0:	mov	r9, #-2147483648	; 0x80000000
   2f0e4:	b	2f150 <ftello64@plt+0x1d8c8>
   2f0e8:	umull	r6, r0, r4, r2
   2f0ec:	mla	r0, r4, r3, r0
   2f0f0:	mla	r9, r8, r2, r0
   2f0f4:	ldr	r8, [sp, #8]
   2f0f8:	cmp	r9, #0
   2f0fc:	bmi	2f150 <ftello64@plt+0x1d8c8>
   2f100:	ldr	r3, [sp, #28]
   2f104:	mvn	r0, #0
   2f108:	mvn	r1, #-2147483648	; 0x80000000
   2f10c:	mvn	r4, #0
   2f110:	mvn	r7, #-2147483648	; 0x80000000
   2f114:	bl	31638 <ftello64@plt+0x1fdb0>
   2f118:	ldr	r3, [sp, #24]
   2f11c:	ldr	ip, [sp, #28]
   2f120:	subs	r0, r0, r6
   2f124:	mov	r2, #1
   2f128:	sbcs	r0, r1, r9
   2f12c:	blt	2f140 <ftello64@plt+0x1d8b8>
   2f130:	umull	r4, r0, r6, r3
   2f134:	mov	r2, #0
   2f138:	mla	r0, r6, ip, r0
   2f13c:	mla	r7, r9, r3, r0
   2f140:	ldr	r9, [sp, #12]
   2f144:	orr	r3, r2, r8
   2f148:	mov	r6, r4
   2f14c:	b	2f33c <ftello64@plt+0x1dab4>
   2f150:	mov	r0, #0
   2f154:	mov	r1, #-2147483648	; 0x80000000
   2f158:	mov	r2, r6
   2f15c:	mov	r3, r9
   2f160:	bl	31564 <ftello64@plt+0x1fcdc>
   2f164:	ldr	r3, [sp, #24]
   2f168:	ldr	ip, [sp, #28]
   2f16c:	mov	r2, #1
   2f170:	mov	r4, #0
   2f174:	mov	r7, #-2147483648	; 0x80000000
   2f178:	subs	r0, r0, r3
   2f17c:	sbcs	r0, r1, ip
   2f180:	bge	2f130 <ftello64@plt+0x1d8a8>
   2f184:	b	2f140 <ftello64@plt+0x1d8b8>
   2f188:	ldr	r6, [sp, #8]
   2f18c:	mov	r0, #0
   2f190:	mov	r1, #-2147483648	; 0x80000000
   2f194:	mov	r3, r8
   2f198:	str	r4, [sp, #4]
   2f19c:	mov	r2, r6
   2f1a0:	bl	31564 <ftello64@plt+0x1fcdc>
   2f1a4:	ldr	r2, [sp, #24]
   2f1a8:	ldr	r3, [sp, #28]
   2f1ac:	mov	r7, #1
   2f1b0:	mov	r9, #0
   2f1b4:	mov	r4, #-2147483648	; 0x80000000
   2f1b8:	subs	r0, r0, r2
   2f1bc:	sbcs	r0, r1, r3
   2f1c0:	blt	2f218 <ftello64@plt+0x1d990>
   2f1c4:	umull	r9, r0, r6, r2
   2f1c8:	ldr	r7, [sp, #4]
   2f1cc:	mla	r0, r6, r3, r0
   2f1d0:	mla	r4, r8, r2, r0
   2f1d4:	cmp	r4, #0
   2f1d8:	bmi	2f218 <ftello64@plt+0x1d990>
   2f1dc:	ldr	r3, [sp, #28]
   2f1e0:	mvn	r0, #0
   2f1e4:	mvn	r1, #-2147483648	; 0x80000000
   2f1e8:	str	r7, [sp, #4]
   2f1ec:	mvn	r8, #0
   2f1f0:	mvn	r7, #-2147483648	; 0x80000000
   2f1f4:	bl	31638 <ftello64@plt+0x1fdb0>
   2f1f8:	ldr	r2, [sp, #24]
   2f1fc:	ldr	r3, [sp, #28]
   2f200:	subs	r0, r0, r9
   2f204:	mov	r6, #1
   2f208:	sbcs	r0, r1, r4
   2f20c:	str	r6, [sp, #8]
   2f210:	bge	2f254 <ftello64@plt+0x1d9cc>
   2f214:	b	2f270 <ftello64@plt+0x1d9e8>
   2f218:	mov	r0, #0
   2f21c:	mov	r1, #-2147483648	; 0x80000000
   2f220:	mov	r2, r9
   2f224:	mov	r3, r4
   2f228:	str	r7, [sp, #4]
   2f22c:	bl	31564 <ftello64@plt+0x1fcdc>
   2f230:	ldr	r2, [sp, #24]
   2f234:	ldr	r3, [sp, #28]
   2f238:	mov	r7, #1
   2f23c:	mov	r8, #0
   2f240:	str	r7, [sp, #8]
   2f244:	mov	r7, #-2147483648	; 0x80000000
   2f248:	subs	r0, r0, r2
   2f24c:	sbcs	r0, r1, r3
   2f250:	blt	2f2a4 <ftello64@plt+0x1da1c>
   2f254:	umull	r8, r0, r9, r2
   2f258:	mla	r0, r9, r3, r0
   2f25c:	mla	r7, r4, r2, r0
   2f260:	ldr	r0, [sp, #4]
   2f264:	cmp	r7, #0
   2f268:	str	r0, [sp, #8]
   2f26c:	bmi	2f2a4 <ftello64@plt+0x1da1c>
   2f270:	ldr	r3, [sp, #28]
   2f274:	mvn	r0, #0
   2f278:	mvn	r1, #-2147483648	; 0x80000000
   2f27c:	mvn	r4, #0
   2f280:	mvn	r9, #-2147483648	; 0x80000000
   2f284:	bl	31638 <ftello64@plt+0x1fdb0>
   2f288:	ldr	r2, [sp, #24]
   2f28c:	ldr	r3, [sp, #28]
   2f290:	subs	r0, r0, r8
   2f294:	sbcs	r0, r1, r7
   2f298:	bge	2f2dc <ftello64@plt+0x1da54>
   2f29c:	mov	r8, #1
   2f2a0:	b	2f2f4 <ftello64@plt+0x1da6c>
   2f2a4:	mov	r0, #0
   2f2a8:	mov	r1, #-2147483648	; 0x80000000
   2f2ac:	mov	r2, r8
   2f2b0:	mov	r3, r7
   2f2b4:	bl	31564 <ftello64@plt+0x1fcdc>
   2f2b8:	ldr	r2, [sp, #24]
   2f2bc:	ldr	r3, [sp, #28]
   2f2c0:	subs	r0, r0, r2
   2f2c4:	sbcs	r0, r1, r3
   2f2c8:	bge	2f2dc <ftello64@plt+0x1da54>
   2f2cc:	mov	r8, #1
   2f2d0:	mov	r4, #0
   2f2d4:	mov	r9, #-2147483648	; 0x80000000
   2f2d8:	b	2f36c <ftello64@plt+0x1dae4>
   2f2dc:	umull	r4, r0, r8, r2
   2f2e0:	mla	r0, r8, r3, r0
   2f2e4:	ldr	r8, [sp, #8]
   2f2e8:	mla	r9, r7, r2, r0
   2f2ec:	cmp	r9, #0
   2f2f0:	bmi	2f36c <ftello64@plt+0x1dae4>
   2f2f4:	ldr	r3, [sp, #28]
   2f2f8:	mvn	r0, #0
   2f2fc:	mvn	r1, #-2147483648	; 0x80000000
   2f300:	mvn	r6, #0
   2f304:	mvn	r7, #-2147483648	; 0x80000000
   2f308:	bl	31638 <ftello64@plt+0x1fdb0>
   2f30c:	ldr	r3, [sp, #24]
   2f310:	ldr	ip, [sp, #28]
   2f314:	subs	r0, r0, r4
   2f318:	mov	r2, #1
   2f31c:	sbcs	r0, r1, r9
   2f320:	blt	2f334 <ftello64@plt+0x1daac>
   2f324:	umull	r6, r0, r4, r3
   2f328:	mov	r2, #0
   2f32c:	mla	r0, r4, ip, r0
   2f330:	mla	r7, r9, r3, r0
   2f334:	ldr	r9, [sp, #12]
   2f338:	orr	r3, r2, r8
   2f33c:	ldr	r1, [sp, #20]
   2f340:	ldr	r2, [sp, #16]
   2f344:	orr	r5, r3, r5
   2f348:	add	r0, r1, r2
   2f34c:	str	r0, [sl]
   2f350:	ldrb	r0, [r1, r2]
   2f354:	cmp	r0, #0
   2f358:	orrne	r5, r5, #2
   2f35c:	strd	r6, [r9]
   2f360:	mov	r0, r5
   2f364:	sub	sp, fp, #28
   2f368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f36c:	mov	r0, #0
   2f370:	mov	r1, #-2147483648	; 0x80000000
   2f374:	mov	r2, r4
   2f378:	mov	r3, r9
   2f37c:	bl	31564 <ftello64@plt+0x1fcdc>
   2f380:	ldr	r3, [sp, #24]
   2f384:	ldr	ip, [sp, #28]
   2f388:	mov	r2, #1
   2f38c:	mov	r6, #0
   2f390:	mov	r7, #-2147483648	; 0x80000000
   2f394:	subs	r0, r0, r3
   2f398:	sbcs	r0, r1, ip
   2f39c:	bge	2f324 <ftello64@plt+0x1da9c>
   2f3a0:	b	2f334 <ftello64@plt+0x1daac>
   2f3a4:	ldr	r6, [sp, #8]
   2f3a8:	mov	r0, #0
   2f3ac:	mov	r1, #-2147483648	; 0x80000000
   2f3b0:	mov	r3, r9
   2f3b4:	str	r4, [sp]
   2f3b8:	mov	r2, r6
   2f3bc:	bl	31564 <ftello64@plt+0x1fcdc>
   2f3c0:	ldr	r2, [sp, #24]
   2f3c4:	ldr	r3, [sp, #28]
   2f3c8:	mov	r7, #1
   2f3cc:	mov	r8, #-2147483648	; 0x80000000
   2f3d0:	subs	r0, r0, r2
   2f3d4:	sbcs	r0, r1, r3
   2f3d8:	mov	r0, #0
   2f3dc:	str	r0, [sp, #4]
   2f3e0:	blt	2f440 <ftello64@plt+0x1dbb8>
   2f3e4:	umull	r1, r0, r6, r2
   2f3e8:	ldr	r7, [sp]
   2f3ec:	mla	r0, r6, r3, r0
   2f3f0:	mla	r8, r9, r2, r0
   2f3f4:	str	r1, [sp, #4]
   2f3f8:	cmp	r8, #0
   2f3fc:	bmi	2f440 <ftello64@plt+0x1dbb8>
   2f400:	ldr	r3, [sp, #28]
   2f404:	mvn	r0, #0
   2f408:	mvn	r1, #-2147483648	; 0x80000000
   2f40c:	str	r7, [sp]
   2f410:	mvn	r7, #0
   2f414:	mvn	r4, #-2147483648	; 0x80000000
   2f418:	bl	31638 <ftello64@plt+0x1fdb0>
   2f41c:	mov	r6, #1
   2f420:	ldr	r2, [sp, #24]
   2f424:	ldr	r3, [sp, #28]
   2f428:	str	r6, [sp, #8]
   2f42c:	ldr	r6, [sp, #4]
   2f430:	subs	r0, r0, r6
   2f434:	sbcs	r0, r1, r8
   2f438:	bge	2f480 <ftello64@plt+0x1dbf8>
   2f43c:	b	2f49c <ftello64@plt+0x1dc14>
   2f440:	ldr	r6, [sp, #4]
   2f444:	mov	r0, #0
   2f448:	mov	r1, #-2147483648	; 0x80000000
   2f44c:	mov	r3, r8
   2f450:	str	r7, [sp]
   2f454:	mov	r2, r6
   2f458:	bl	31564 <ftello64@plt+0x1fcdc>
   2f45c:	ldr	r2, [sp, #24]
   2f460:	ldr	r3, [sp, #28]
   2f464:	mov	r7, #1
   2f468:	mov	r4, #-2147483648	; 0x80000000
   2f46c:	str	r7, [sp, #8]
   2f470:	mov	r7, #0
   2f474:	subs	r0, r0, r2
   2f478:	sbcs	r0, r1, r3
   2f47c:	blt	2f4d4 <ftello64@plt+0x1dc4c>
   2f480:	umull	r7, r0, r6, r2
   2f484:	mla	r0, r6, r3, r0
   2f488:	mla	r4, r8, r2, r0
   2f48c:	ldr	r0, [sp]
   2f490:	cmp	r4, #0
   2f494:	str	r0, [sp, #8]
   2f498:	bmi	2f4d4 <ftello64@plt+0x1dc4c>
   2f49c:	ldr	r3, [sp, #28]
   2f4a0:	mvn	r0, #0
   2f4a4:	mvn	r1, #-2147483648	; 0x80000000
   2f4a8:	mvn	r9, #0
   2f4ac:	mvn	r8, #-2147483648	; 0x80000000
   2f4b0:	bl	31638 <ftello64@plt+0x1fdb0>
   2f4b4:	ldr	r2, [sp, #24]
   2f4b8:	ldr	r3, [sp, #28]
   2f4bc:	subs	r0, r0, r7
   2f4c0:	sbcs	r0, r1, r4
   2f4c4:	bge	2f510 <ftello64@plt+0x1dc88>
   2f4c8:	mov	r0, #1
   2f4cc:	str	r0, [sp, #8]
   2f4d0:	b	2f524 <ftello64@plt+0x1dc9c>
   2f4d4:	mov	r0, #0
   2f4d8:	mov	r1, #-2147483648	; 0x80000000
   2f4dc:	mov	r2, r7
   2f4e0:	mov	r3, r4
   2f4e4:	bl	31564 <ftello64@plt+0x1fcdc>
   2f4e8:	ldr	r2, [sp, #24]
   2f4ec:	ldr	r3, [sp, #28]
   2f4f0:	subs	r0, r0, r2
   2f4f4:	sbcs	r0, r1, r3
   2f4f8:	bge	2f510 <ftello64@plt+0x1dc88>
   2f4fc:	mov	r0, #1
   2f500:	mov	r9, #0
   2f504:	mov	r8, #-2147483648	; 0x80000000
   2f508:	str	r0, [sp, #8]
   2f50c:	b	2f55c <ftello64@plt+0x1dcd4>
   2f510:	umull	r9, r0, r7, r2
   2f514:	mla	r0, r7, r3, r0
   2f518:	mla	r8, r4, r2, r0
   2f51c:	cmp	r8, #0
   2f520:	bmi	2f55c <ftello64@plt+0x1dcd4>
   2f524:	ldr	r3, [sp, #28]
   2f528:	mvn	r0, #0
   2f52c:	mvn	r1, #-2147483648	; 0x80000000
   2f530:	mvn	r4, #0
   2f534:	mvn	r7, #-2147483648	; 0x80000000
   2f538:	bl	31638 <ftello64@plt+0x1fdb0>
   2f53c:	ldr	r2, [sp, #24]
   2f540:	ldr	r3, [sp, #28]
   2f544:	subs	r0, r0, r9
   2f548:	sbcs	r0, r1, r8
   2f54c:	bge	2f598 <ftello64@plt+0x1dd10>
   2f550:	mov	r0, #1
   2f554:	str	r0, [sp, #8]
   2f558:	b	2f5ac <ftello64@plt+0x1dd24>
   2f55c:	mov	r0, #0
   2f560:	mov	r1, #-2147483648	; 0x80000000
   2f564:	mov	r2, r9
   2f568:	mov	r3, r8
   2f56c:	bl	31564 <ftello64@plt+0x1fcdc>
   2f570:	ldr	r2, [sp, #24]
   2f574:	ldr	r3, [sp, #28]
   2f578:	subs	r0, r0, r2
   2f57c:	sbcs	r0, r1, r3
   2f580:	bge	2f598 <ftello64@plt+0x1dd10>
   2f584:	mov	r0, #1
   2f588:	mov	r4, #0
   2f58c:	mov	r7, #-2147483648	; 0x80000000
   2f590:	str	r0, [sp, #8]
   2f594:	b	2f5e4 <ftello64@plt+0x1dd5c>
   2f598:	umull	r4, r0, r9, r2
   2f59c:	mla	r0, r9, r3, r0
   2f5a0:	mla	r7, r8, r2, r0
   2f5a4:	cmp	r7, #0
   2f5a8:	bmi	2f5e4 <ftello64@plt+0x1dd5c>
   2f5ac:	ldr	r3, [sp, #28]
   2f5b0:	mvn	r0, #0
   2f5b4:	mvn	r1, #-2147483648	; 0x80000000
   2f5b8:	mvn	r8, #0
   2f5bc:	mvn	r9, #-2147483648	; 0x80000000
   2f5c0:	bl	31638 <ftello64@plt+0x1fdb0>
   2f5c4:	ldr	r2, [sp, #24]
   2f5c8:	ldr	r3, [sp, #28]
   2f5cc:	subs	r0, r0, r4
   2f5d0:	sbcs	r0, r1, r7
   2f5d4:	bge	2f620 <ftello64@plt+0x1dd98>
   2f5d8:	mov	r0, #1
   2f5dc:	str	r0, [sp, #8]
   2f5e0:	b	2f634 <ftello64@plt+0x1ddac>
   2f5e4:	mov	r0, #0
   2f5e8:	mov	r1, #-2147483648	; 0x80000000
   2f5ec:	mov	r2, r4
   2f5f0:	mov	r3, r7
   2f5f4:	bl	31564 <ftello64@plt+0x1fcdc>
   2f5f8:	ldr	r2, [sp, #24]
   2f5fc:	ldr	r3, [sp, #28]
   2f600:	subs	r0, r0, r2
   2f604:	sbcs	r0, r1, r3
   2f608:	bge	2f620 <ftello64@plt+0x1dd98>
   2f60c:	mov	r0, #1
   2f610:	mov	r8, #0
   2f614:	mov	r9, #-2147483648	; 0x80000000
   2f618:	str	r0, [sp, #8]
   2f61c:	b	2f670 <ftello64@plt+0x1dde8>
   2f620:	umull	r8, r0, r4, r2
   2f624:	mla	r0, r4, r3, r0
   2f628:	mla	r9, r7, r2, r0
   2f62c:	cmp	r9, #0
   2f630:	bmi	2f670 <ftello64@plt+0x1dde8>
   2f634:	ldr	r3, [sp, #28]
   2f638:	mvn	r0, #0
   2f63c:	mvn	r1, #-2147483648	; 0x80000000
   2f640:	mvn	r4, #0
   2f644:	mvn	r6, #-2147483648	; 0x80000000
   2f648:	bl	31638 <ftello64@plt+0x1fdb0>
   2f64c:	ldr	r2, [sp, #24]
   2f650:	ldr	r3, [sp, #28]
   2f654:	subs	r0, r0, r8
   2f658:	sbcs	r0, r1, r9
   2f65c:	bge	2f6b0 <ftello64@plt+0x1de28>
   2f660:	ldr	r9, [sp, #12]
   2f664:	mov	r0, #1
   2f668:	str	r0, [sp, #8]
   2f66c:	b	2f6c8 <ftello64@plt+0x1de40>
   2f670:	mov	r0, #0
   2f674:	mov	r1, #-2147483648	; 0x80000000
   2f678:	mov	r2, r8
   2f67c:	mov	r3, r9
   2f680:	bl	31564 <ftello64@plt+0x1fcdc>
   2f684:	ldr	r2, [sp, #24]
   2f688:	ldr	r3, [sp, #28]
   2f68c:	subs	r0, r0, r2
   2f690:	sbcs	r0, r1, r3
   2f694:	bge	2f6b0 <ftello64@plt+0x1de28>
   2f698:	ldr	r9, [sp, #12]
   2f69c:	mov	r0, #1
   2f6a0:	mov	r4, #0
   2f6a4:	mov	r6, #-2147483648	; 0x80000000
   2f6a8:	str	r0, [sp, #8]
   2f6ac:	b	2f714 <ftello64@plt+0x1de8c>
   2f6b0:	umull	r4, r0, r8, r2
   2f6b4:	mla	r0, r8, r3, r0
   2f6b8:	mla	r6, r9, r2, r0
   2f6bc:	ldr	r9, [sp, #12]
   2f6c0:	cmp	r6, #0
   2f6c4:	bmi	2f714 <ftello64@plt+0x1de8c>
   2f6c8:	ldr	r3, [sp, #28]
   2f6cc:	mvn	r0, #0
   2f6d0:	mvn	r1, #-2147483648	; 0x80000000
   2f6d4:	mov	r8, r6
   2f6d8:	mvn	r6, #0
   2f6dc:	mvn	r7, #-2147483648	; 0x80000000
   2f6e0:	bl	31638 <ftello64@plt+0x1fdb0>
   2f6e4:	ldr	r3, [sp, #24]
   2f6e8:	ldr	ip, [sp, #28]
   2f6ec:	subs	r0, r0, r4
   2f6f0:	mov	r2, #1
   2f6f4:	sbcs	r0, r1, r8
   2f6f8:	blt	2f70c <ftello64@plt+0x1de84>
   2f6fc:	umull	r6, r0, r4, r3
   2f700:	mov	r2, #0
   2f704:	mla	r0, r4, ip, r0
   2f708:	mla	r7, r8, r3, r0
   2f70c:	ldr	r0, [sp, #8]
   2f710:	b	2e858 <ftello64@plt+0x1cfd0>
   2f714:	mov	r0, #0
   2f718:	mov	r1, #-2147483648	; 0x80000000
   2f71c:	mov	r2, r4
   2f720:	mov	r3, r6
   2f724:	bl	31564 <ftello64@plt+0x1fcdc>
   2f728:	ldr	r3, [sp, #24]
   2f72c:	ldr	ip, [sp, #28]
   2f730:	mov	r8, r6
   2f734:	mov	r2, #1
   2f738:	mov	r6, #0
   2f73c:	mov	r7, #-2147483648	; 0x80000000
   2f740:	subs	r0, r0, r3
   2f744:	sbcs	r0, r1, ip
   2f748:	bge	2f6fc <ftello64@plt+0x1de74>
   2f74c:	b	2f70c <ftello64@plt+0x1de84>
   2f750:	movw	r0, #10928	; 0x2ab0
   2f754:	movw	r1, #10966	; 0x2ad6
   2f758:	movw	r3, #10982	; 0x2ae6
   2f75c:	mov	r2, #85	; 0x55
   2f760:	movt	r0, #3
   2f764:	movt	r1, #3
   2f768:	movt	r3, #3
   2f76c:	bl	1187c <__assert_fail@plt>
   2f770:	clz	r2, r1
   2f774:	clz	r3, r0
   2f778:	lsr	r2, r2, #5
   2f77c:	lsr	r3, r3, #5
   2f780:	orrs	r2, r3, r2
   2f784:	movwne	r1, #1
   2f788:	movwne	r0, #1
   2f78c:	cmp	r1, #0
   2f790:	beq	2f7c0 <ftello64@plt+0x1df38>
   2f794:	mvn	r2, #-2147483648	; 0x80000000
   2f798:	udiv	r2, r2, r1
   2f79c:	cmp	r2, r0
   2f7a0:	bcs	2f7c0 <ftello64@plt+0x1df38>
   2f7a4:	push	{fp, lr}
   2f7a8:	mov	fp, sp
   2f7ac:	bl	1172c <__errno_location@plt>
   2f7b0:	mov	r1, #12
   2f7b4:	str	r1, [r0]
   2f7b8:	mov	r0, #0
   2f7bc:	pop	{fp, pc}
   2f7c0:	b	114b0 <calloc@plt>
   2f7c4:	cmp	r0, #0
   2f7c8:	movweq	r0, #1
   2f7cc:	cmn	r0, #1
   2f7d0:	ble	2f7d8 <ftello64@plt+0x1df50>
   2f7d4:	b	11678 <malloc@plt>
   2f7d8:	push	{fp, lr}
   2f7dc:	mov	fp, sp
   2f7e0:	bl	1172c <__errno_location@plt>
   2f7e4:	mov	r1, #12
   2f7e8:	str	r1, [r0]
   2f7ec:	mov	r0, #0
   2f7f0:	pop	{fp, pc}
   2f7f4:	push	{fp, lr}
   2f7f8:	mov	fp, sp
   2f7fc:	cmp	r0, #0
   2f800:	beq	2f81c <ftello64@plt+0x1df94>
   2f804:	cmp	r1, #0
   2f808:	beq	2f828 <ftello64@plt+0x1dfa0>
   2f80c:	cmn	r1, #1
   2f810:	ble	2f834 <ftello64@plt+0x1dfac>
   2f814:	pop	{fp, lr}
   2f818:	b	115dc <realloc@plt>
   2f81c:	mov	r0, r1
   2f820:	pop	{fp, lr}
   2f824:	b	2f7c4 <ftello64@plt+0x1df3c>
   2f828:	bl	15b80 <ftello64@plt+0x42f8>
   2f82c:	mov	r0, #0
   2f830:	pop	{fp, pc}
   2f834:	bl	1172c <__errno_location@plt>
   2f838:	mov	r1, #12
   2f83c:	str	r1, [r0]
   2f840:	mov	r0, #0
   2f844:	pop	{fp, pc}
   2f848:	cmp	r0, r1
   2f84c:	moveq	r0, #0
   2f850:	bxeq	lr
   2f854:	ldrb	r3, [r1]
   2f858:	ldrb	ip, [r0]
   2f85c:	sub	r2, r3, #65	; 0x41
   2f860:	cmp	r2, #26
   2f864:	sub	r2, ip, #65	; 0x41
   2f868:	addcc	r3, r3, #32
   2f86c:	cmp	r2, #26
   2f870:	addcc	ip, ip, #32
   2f874:	uxtb	r3, r3
   2f878:	uxtb	r2, ip
   2f87c:	cmp	r2, #0
   2f880:	beq	2f894 <ftello64@plt+0x1e00c>
   2f884:	add	r1, r1, #1
   2f888:	add	r0, r0, #1
   2f88c:	cmp	r2, r3
   2f890:	beq	2f854 <ftello64@plt+0x1dfcc>
   2f894:	sub	r0, r2, r3
   2f898:	bx	lr
   2f89c:	push	{r4, r5, r6, sl, fp, lr}
   2f8a0:	add	fp, sp, #16
   2f8a4:	mov	r4, r0
   2f8a8:	bl	11648 <__fpending@plt>
   2f8ac:	ldr	r6, [r4]
   2f8b0:	mov	r5, r0
   2f8b4:	mov	r0, r4
   2f8b8:	bl	2f9e4 <ftello64@plt+0x1e15c>
   2f8bc:	tst	r6, #32
   2f8c0:	bne	2f8f8 <ftello64@plt+0x1e070>
   2f8c4:	cmp	r0, #0
   2f8c8:	mov	r4, r0
   2f8cc:	mvnne	r4, #0
   2f8d0:	cmp	r5, #0
   2f8d4:	bne	2f904 <ftello64@plt+0x1e07c>
   2f8d8:	cmp	r0, #0
   2f8dc:	beq	2f904 <ftello64@plt+0x1e07c>
   2f8e0:	bl	1172c <__errno_location@plt>
   2f8e4:	ldr	r0, [r0]
   2f8e8:	subs	r4, r0, #9
   2f8ec:	mvnne	r4, #0
   2f8f0:	mov	r0, r4
   2f8f4:	pop	{r4, r5, r6, sl, fp, pc}
   2f8f8:	mvn	r4, #0
   2f8fc:	cmp	r0, #0
   2f900:	beq	2f90c <ftello64@plt+0x1e084>
   2f904:	mov	r0, r4
   2f908:	pop	{r4, r5, r6, sl, fp, pc}
   2f90c:	bl	1172c <__errno_location@plt>
   2f910:	mov	r1, #0
   2f914:	str	r1, [r0]
   2f918:	mov	r0, r4
   2f91c:	pop	{r4, r5, r6, sl, fp, pc}
   2f920:	push	{r4, r5, r6, r7, fp, lr}
   2f924:	add	fp, sp, #16
   2f928:	mov	r4, r0
   2f92c:	ldr	r0, [r0, #4]
   2f930:	mov	r5, r1
   2f934:	cmp	r0, r1
   2f938:	bcs	2f96c <ftello64@plt+0x1e0e4>
   2f93c:	mov	r6, r3
   2f940:	cmp	r3, #0
   2f944:	beq	2f978 <ftello64@plt+0x1e0f0>
   2f948:	mvn	r0, #0
   2f94c:	udiv	r0, r0, r6
   2f950:	cmp	r0, r5
   2f954:	bcs	2f978 <ftello64@plt+0x1e0f0>
   2f958:	bl	1172c <__errno_location@plt>
   2f95c:	mov	r1, #12
   2f960:	str	r1, [r0]
   2f964:	mov	r0, #0
   2f968:	pop	{r4, r5, r6, r7, fp, pc}
   2f96c:	mov	r0, #1
   2f970:	str	r5, [r4]
   2f974:	pop	{r4, r5, r6, r7, fp, pc}
   2f978:	ldr	r0, [r4, #8]
   2f97c:	mul	r1, r6, r5
   2f980:	cmp	r0, r2
   2f984:	beq	2f99c <ftello64@plt+0x1e114>
   2f988:	bl	2f7f4 <ftello64@plt+0x1df6c>
   2f98c:	mov	r7, r0
   2f990:	cmp	r0, #0
   2f994:	bne	2f9cc <ftello64@plt+0x1e144>
   2f998:	b	2f9dc <ftello64@plt+0x1e154>
   2f99c:	mov	r0, r1
   2f9a0:	bl	2f7c4 <ftello64@plt+0x1df3c>
   2f9a4:	cmp	r0, #0
   2f9a8:	beq	2f9dc <ftello64@plt+0x1e154>
   2f9ac:	ldr	r1, [r4, #8]
   2f9b0:	mov	r7, r0
   2f9b4:	cmp	r1, #0
   2f9b8:	beq	2f9cc <ftello64@plt+0x1e144>
   2f9bc:	ldr	r0, [r4]
   2f9c0:	mul	r2, r0, r6
   2f9c4:	mov	r0, r7
   2f9c8:	bl	1157c <memcpy@plt>
   2f9cc:	mov	r0, #1
   2f9d0:	str	r5, [r4]
   2f9d4:	stmib	r4, {r5, r7}
   2f9d8:	pop	{r4, r5, r6, r7, fp, pc}
   2f9dc:	mov	r0, #0
   2f9e0:	pop	{r4, r5, r6, r7, fp, pc}
   2f9e4:	push	{r4, r5, r6, sl, fp, lr}
   2f9e8:	add	fp, sp, #16
   2f9ec:	sub	sp, sp, #8
   2f9f0:	mov	r4, r0
   2f9f4:	bl	1178c <fileno@plt>
   2f9f8:	cmn	r0, #1
   2f9fc:	ble	2fa70 <ftello64@plt+0x1e1e8>
   2fa00:	mov	r0, r4
   2fa04:	bl	1169c <__freading@plt>
   2fa08:	cmp	r0, #0
   2fa0c:	beq	2fa38 <ftello64@plt+0x1e1b0>
   2fa10:	mov	r0, r4
   2fa14:	bl	1178c <fileno@plt>
   2fa18:	mov	r1, #1
   2fa1c:	mov	r2, #0
   2fa20:	mov	r3, #0
   2fa24:	str	r1, [sp]
   2fa28:	bl	11624 <lseek64@plt>
   2fa2c:	and	r0, r0, r1
   2fa30:	cmn	r0, #1
   2fa34:	beq	2fa70 <ftello64@plt+0x1e1e8>
   2fa38:	mov	r0, r4
   2fa3c:	bl	2fa80 <ftello64@plt+0x1e1f8>
   2fa40:	cmp	r0, #0
   2fa44:	beq	2fa70 <ftello64@plt+0x1e1e8>
   2fa48:	bl	1172c <__errno_location@plt>
   2fa4c:	ldr	r6, [r0]
   2fa50:	mov	r5, r0
   2fa54:	mov	r0, r4
   2fa58:	bl	117b0 <fclose@plt>
   2fa5c:	cmp	r6, #0
   2fa60:	strne	r6, [r5]
   2fa64:	mvnne	r0, #0
   2fa68:	sub	sp, fp, #16
   2fa6c:	pop	{r4, r5, r6, sl, fp, pc}
   2fa70:	mov	r0, r4
   2fa74:	sub	sp, fp, #16
   2fa78:	pop	{r4, r5, r6, sl, fp, lr}
   2fa7c:	b	117b0 <fclose@plt>
   2fa80:	push	{r4, sl, fp, lr}
   2fa84:	add	fp, sp, #8
   2fa88:	sub	sp, sp, #8
   2fa8c:	mov	r4, r0
   2fa90:	cmp	r0, #0
   2fa94:	beq	2facc <ftello64@plt+0x1e244>
   2fa98:	mov	r0, r4
   2fa9c:	bl	1169c <__freading@plt>
   2faa0:	cmp	r0, #0
   2faa4:	beq	2facc <ftello64@plt+0x1e244>
   2faa8:	ldrb	r0, [r4, #1]
   2faac:	tst	r0, #1
   2fab0:	beq	2facc <ftello64@plt+0x1e244>
   2fab4:	mov	r0, #1
   2fab8:	mov	r2, #0
   2fabc:	mov	r3, #0
   2fac0:	str	r0, [sp]
   2fac4:	mov	r0, r4
   2fac8:	bl	2fadc <ftello64@plt+0x1e254>
   2facc:	mov	r0, r4
   2fad0:	sub	sp, fp, #8
   2fad4:	pop	{r4, sl, fp, lr}
   2fad8:	b	11528 <fflush@plt>
   2fadc:	push	{r4, r5, r6, r7, fp, lr}
   2fae0:	add	fp, sp, #16
   2fae4:	sub	sp, sp, #8
   2fae8:	mov	r4, r0
   2faec:	ldr	r0, [r0, #4]
   2faf0:	mov	r5, r3
   2faf4:	mov	r6, r2
   2faf8:	ldr	r1, [r4, #8]
   2fafc:	cmp	r1, r0
   2fb00:	bne	2fb1c <ftello64@plt+0x1e294>
   2fb04:	ldrd	r0, [r4, #16]
   2fb08:	cmp	r1, r0
   2fb0c:	bne	2fb1c <ftello64@plt+0x1e294>
   2fb10:	ldr	r0, [r4, #36]	; 0x24
   2fb14:	cmp	r0, #0
   2fb18:	beq	2fb34 <ftello64@plt+0x1e2ac>
   2fb1c:	mov	r0, r4
   2fb20:	mov	r2, r6
   2fb24:	mov	r3, r5
   2fb28:	sub	sp, fp, #16
   2fb2c:	pop	{r4, r5, r6, r7, fp, lr}
   2fb30:	b	117c8 <fseeko64@plt>
   2fb34:	ldr	r7, [fp, #8]
   2fb38:	mov	r0, r4
   2fb3c:	bl	1178c <fileno@plt>
   2fb40:	mov	r2, r6
   2fb44:	mov	r3, r5
   2fb48:	str	r7, [sp]
   2fb4c:	bl	11624 <lseek64@plt>
   2fb50:	and	r2, r0, r1
   2fb54:	cmn	r2, #1
   2fb58:	beq	2fb78 <ftello64@plt+0x1e2f0>
   2fb5c:	strd	r0, [r4, #80]	; 0x50
   2fb60:	ldr	r0, [r4]
   2fb64:	bic	r0, r0, #16
   2fb68:	str	r0, [r4]
   2fb6c:	mov	r0, #0
   2fb70:	sub	sp, fp, #16
   2fb74:	pop	{r4, r5, r6, r7, fp, pc}
   2fb78:	mvn	r0, #0
   2fb7c:	sub	sp, fp, #16
   2fb80:	pop	{r4, r5, r6, r7, fp, pc}
   2fb84:	push	{fp, lr}
   2fb88:	mov	fp, sp
   2fb8c:	mov	r0, #14
   2fb90:	bl	11804 <nl_langinfo@plt>
   2fb94:	movw	r1, #6672	; 0x1a10
   2fb98:	cmp	r0, #0
   2fb9c:	movt	r1, #3
   2fba0:	movne	r1, r0
   2fba4:	movw	r0, #11060	; 0x2b34
   2fba8:	ldrb	r2, [r1]
   2fbac:	movt	r0, #3
   2fbb0:	cmp	r2, #0
   2fbb4:	movne	r0, r1
   2fbb8:	pop	{fp, pc}
   2fbbc:	push	{r4, r5, r6, r7, fp, lr}
   2fbc0:	add	fp, sp, #16
   2fbc4:	mov	r4, r0
   2fbc8:	ldrb	r0, [r0, #16]
   2fbcc:	cmp	r0, #0
   2fbd0:	popne	{r4, r5, r6, r7, fp, pc}
   2fbd4:	ldrb	r0, [r4, #4]
   2fbd8:	ldr	r5, [r4, #20]
   2fbdc:	cmp	r0, #0
   2fbe0:	beq	2fc3c <ftello64@plt+0x1e3b4>
   2fbe4:	ldr	r0, [r4]
   2fbe8:	add	r6, r4, #8
   2fbec:	add	r7, r4, #32
   2fbf0:	mov	r1, r5
   2fbf4:	mov	r3, r6
   2fbf8:	sub	r2, r0, r5
   2fbfc:	mov	r0, r7
   2fc00:	bl	2fe20 <ftello64@plt+0x1e598>
   2fc04:	cmn	r0, #2
   2fc08:	str	r0, [r4, #24]
   2fc0c:	beq	2fcc8 <ftello64@plt+0x1e440>
   2fc10:	cmp	r0, #0
   2fc14:	beq	2fc7c <ftello64@plt+0x1e3f4>
   2fc18:	cmn	r0, #1
   2fc1c:	bne	2fca0 <ftello64@plt+0x1e418>
   2fc20:	mov	r0, #0
   2fc24:	strb	r0, [r4, #28]
   2fc28:	mov	r0, #1
   2fc2c:	str	r0, [r4, #24]
   2fc30:	mov	r0, #1
   2fc34:	strb	r0, [r4, #16]
   2fc38:	pop	{r4, r5, r6, r7, fp, pc}
   2fc3c:	ldrb	r0, [r5]
   2fc40:	movw	r2, #11264	; 0x2c00
   2fc44:	movt	r2, #3
   2fc48:	ubfx	r1, r0, #5, #3
   2fc4c:	ldr	r1, [r2, r1, lsl #2]
   2fc50:	and	r2, r0, #31
   2fc54:	mov	r0, #1
   2fc58:	tst	r1, r0, lsl r2
   2fc5c:	beq	2fcec <ftello64@plt+0x1e464>
   2fc60:	str	r0, [r4, #24]
   2fc64:	ldrb	r1, [r5]
   2fc68:	strb	r0, [r4, #28]
   2fc6c:	str	r1, [r4, #32]
   2fc70:	mov	r0, #1
   2fc74:	strb	r0, [r4, #16]
   2fc78:	pop	{r4, r5, r6, r7, fp, pc}
   2fc7c:	mov	r0, #1
   2fc80:	str	r0, [r4, #24]
   2fc84:	ldr	r0, [r4, #20]
   2fc88:	ldrb	r0, [r0]
   2fc8c:	cmp	r0, #0
   2fc90:	bne	2fd08 <ftello64@plt+0x1e480>
   2fc94:	ldr	r0, [r7]
   2fc98:	cmp	r0, #0
   2fc9c:	bne	2fd28 <ftello64@plt+0x1e4a0>
   2fca0:	mov	r0, #1
   2fca4:	strb	r0, [r4, #28]
   2fca8:	mov	r0, r6
   2fcac:	bl	115a0 <mbsinit@plt>
   2fcb0:	cmp	r0, #0
   2fcb4:	movne	r0, #0
   2fcb8:	strbne	r0, [r4, #4]
   2fcbc:	mov	r0, #1
   2fcc0:	strb	r0, [r4, #16]
   2fcc4:	pop	{r4, r5, r6, r7, fp, pc}
   2fcc8:	mov	r0, #0
   2fccc:	strb	r0, [r4, #28]
   2fcd0:	ldr	r0, [r4]
   2fcd4:	ldr	r1, [r4, #20]
   2fcd8:	sub	r0, r0, r1
   2fcdc:	str	r0, [r4, #24]
   2fce0:	mov	r0, #1
   2fce4:	strb	r0, [r4, #16]
   2fce8:	pop	{r4, r5, r6, r7, fp, pc}
   2fcec:	add	r0, r4, #8
   2fcf0:	bl	115a0 <mbsinit@plt>
   2fcf4:	cmp	r0, #0
   2fcf8:	beq	2fd48 <ftello64@plt+0x1e4c0>
   2fcfc:	mov	r0, #1
   2fd00:	strb	r0, [r4, #4]
   2fd04:	b	2fbe4 <ftello64@plt+0x1e35c>
   2fd08:	movw	r0, #11150	; 0x2b8e
   2fd0c:	movw	r1, #11089	; 0x2b51
   2fd10:	movw	r3, #11104	; 0x2b60
   2fd14:	mov	r2, #162	; 0xa2
   2fd18:	movt	r0, #3
   2fd1c:	movt	r1, #3
   2fd20:	movt	r3, #3
   2fd24:	bl	1187c <__assert_fail@plt>
   2fd28:	movw	r0, #11173	; 0x2ba5
   2fd2c:	movw	r1, #11089	; 0x2b51
   2fd30:	movw	r3, #11104	; 0x2b60
   2fd34:	mov	r2, #163	; 0xa3
   2fd38:	movt	r0, #3
   2fd3c:	movt	r1, #3
   2fd40:	movt	r3, #3
   2fd44:	bl	1187c <__assert_fail@plt>
   2fd48:	movw	r0, #11066	; 0x2b3a
   2fd4c:	movw	r1, #11089	; 0x2b51
   2fd50:	movw	r3, #11104	; 0x2b60
   2fd54:	mov	r2, #135	; 0x87
   2fd58:	movt	r0, #3
   2fd5c:	movt	r1, #3
   2fd60:	movt	r3, #3
   2fd64:	bl	1187c <__assert_fail@plt>
   2fd68:	ldr	r3, [r0, #20]
   2fd6c:	ldr	r2, [r0]
   2fd70:	add	r3, r3, r1
   2fd74:	add	r1, r2, r1
   2fd78:	str	r3, [r0, #20]
   2fd7c:	str	r1, [r0]
   2fd80:	bx	lr
   2fd84:	push	{r4, r5, r6, sl, fp, lr}
   2fd88:	add	fp, sp, #16
   2fd8c:	mov	r4, r0
   2fd90:	ldr	r0, [r1]
   2fd94:	mov	r5, r1
   2fd98:	str	r0, [r4]
   2fd9c:	add	r0, r4, #8
   2fda0:	ldrb	r1, [r1, #4]
   2fda4:	cmp	r1, #0
   2fda8:	strb	r1, [r4, #4]
   2fdac:	beq	2fdc0 <ftello64@plt+0x1e538>
   2fdb0:	ldr	r1, [r5, #8]
   2fdb4:	ldr	r2, [r5, #12]
   2fdb8:	stm	r0, {r1, r2}
   2fdbc:	b	2fdcc <ftello64@plt+0x1e544>
   2fdc0:	mov	r1, #0
   2fdc4:	str	r1, [r0]
   2fdc8:	str	r1, [r0, #4]
   2fdcc:	ldrb	r0, [r5, #16]
   2fdd0:	strb	r0, [r4, #16]
   2fdd4:	add	r0, r5, #36	; 0x24
   2fdd8:	ldr	r1, [r5, #20]
   2fddc:	cmp	r1, r0
   2fde0:	beq	2fdec <ftello64@plt+0x1e564>
   2fde4:	mov	r6, r1
   2fde8:	b	2fdfc <ftello64@plt+0x1e574>
   2fdec:	ldr	r2, [r5, #24]
   2fdf0:	add	r6, r4, #36	; 0x24
   2fdf4:	mov	r0, r6
   2fdf8:	bl	1157c <memcpy@plt>
   2fdfc:	str	r6, [r4, #20]
   2fe00:	ldr	r0, [r5, #24]
   2fe04:	str	r0, [r4, #24]
   2fe08:	ldrb	r0, [r5, #28]
   2fe0c:	strb	r0, [r4, #28]
   2fe10:	cmp	r0, #0
   2fe14:	ldrne	r0, [r5, #32]
   2fe18:	strne	r0, [r4, #32]
   2fe1c:	pop	{r4, r5, r6, sl, fp, pc}
   2fe20:	push	{r4, r5, r6, r7, fp, lr}
   2fe24:	add	fp, sp, #16
   2fe28:	sub	sp, sp, #8
   2fe2c:	cmp	r0, #0
   2fe30:	add	r5, sp, #4
   2fe34:	mov	r7, r2
   2fe38:	mov	r4, r1
   2fe3c:	movne	r5, r0
   2fe40:	mov	r0, r5
   2fe44:	bl	11654 <mbrtowc@plt>
   2fe48:	mov	r6, r0
   2fe4c:	cmp	r7, #0
   2fe50:	beq	2fe78 <ftello64@plt+0x1e5f0>
   2fe54:	cmn	r6, #2
   2fe58:	bcc	2fe78 <ftello64@plt+0x1e5f0>
   2fe5c:	mov	r0, #0
   2fe60:	bl	31258 <ftello64@plt+0x1f9d0>
   2fe64:	cmp	r0, #0
   2fe68:	bne	2fe78 <ftello64@plt+0x1e5f0>
   2fe6c:	ldrb	r0, [r4]
   2fe70:	mov	r6, #1
   2fe74:	str	r0, [r5]
   2fe78:	mov	r0, r6
   2fe7c:	sub	sp, fp, #16
   2fe80:	pop	{r4, r5, r6, r7, fp, pc}
   2fe84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe88:	add	fp, sp, #28
   2fe8c:	sub	sp, sp, #308	; 0x134
   2fe90:	mov	r6, r1
   2fe94:	mov	sl, r0
   2fe98:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2fe9c:	cmp	r0, #2
   2fea0:	bcc	30254 <ftello64@plt+0x1e9cc>
   2fea4:	mov	r4, #0
   2fea8:	sub	r0, fp, #88	; 0x58
   2feac:	str	r4, [fp, #-80]	; 0xffffffb0
   2feb0:	str	r4, [fp, #-84]	; 0xffffffac
   2feb4:	strb	r4, [fp, #-76]	; 0xffffffb4
   2feb8:	strb	r4, [fp, #-88]	; 0xffffffa8
   2febc:	str	r6, [fp, #-72]	; 0xffffffb8
   2fec0:	bl	309b8 <ftello64@plt+0x1f130>
   2fec4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2fec8:	cmp	r0, #0
   2fecc:	beq	2fedc <ftello64@plt+0x1e654>
   2fed0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2fed4:	cmp	r0, #0
   2fed8:	beq	3037c <ftello64@plt+0x1eaf4>
   2fedc:	add	r0, sp, #136	; 0x88
   2fee0:	str	r4, [fp, #-136]	; 0xffffff78
   2fee4:	str	r4, [fp, #-140]	; 0xffffff74
   2fee8:	str	r6, [fp, #-128]	; 0xffffff80
   2feec:	strb	r4, [fp, #-132]	; 0xffffff7c
   2fef0:	str	r6, [sp, #16]
   2fef4:	strb	r4, [fp, #-144]	; 0xffffff70
   2fef8:	str	r4, [sp, #144]	; 0x90
   2fefc:	str	r4, [sp, #140]	; 0x8c
   2ff00:	str	sl, [sp, #152]	; 0x98
   2ff04:	strb	r4, [sp, #148]	; 0x94
   2ff08:	strb	r4, [sp, #136]	; 0x88
   2ff0c:	bl	309b8 <ftello64@plt+0x1f130>
   2ff10:	ldrb	r0, [sp, #160]	; 0xa0
   2ff14:	cmp	r0, #0
   2ff18:	beq	2ff28 <ftello64@plt+0x1e6a0>
   2ff1c:	ldr	r0, [sp, #164]	; 0xa4
   2ff20:	cmp	r0, #0
   2ff24:	beq	303a0 <ftello64@plt+0x1eb18>
   2ff28:	add	r0, sp, #24
   2ff2c:	mov	r8, #1
   2ff30:	mov	r6, #0
   2ff34:	sub	r5, fp, #144	; 0x90
   2ff38:	mov	r1, #0
   2ff3c:	mov	r7, #0
   2ff40:	mov	r9, #0
   2ff44:	add	r0, r0, #4
   2ff48:	str	r0, [sp, #12]
   2ff4c:	add	r0, sp, #136	; 0x88
   2ff50:	add	r0, r0, #16
   2ff54:	str	r0, [sp, #8]
   2ff58:	add	r0, r9, r9, lsl #2
   2ff5c:	mov	r4, r7
   2ff60:	cmp	r7, r0
   2ff64:	bcc	30010 <ftello64@plt+0x1e788>
   2ff68:	tst	r8, #1
   2ff6c:	beq	30010 <ftello64@plt+0x1e788>
   2ff70:	cmp	r9, #10
   2ff74:	bcc	30010 <ftello64@plt+0x1e788>
   2ff78:	subs	r0, r4, r1
   2ff7c:	beq	2ffc4 <ftello64@plt+0x1e73c>
   2ff80:	sub	r7, r1, r4
   2ff84:	b	2ffa4 <ftello64@plt+0x1e71c>
   2ff88:	strb	r6, [fp, #-132]	; 0xffffff7c
   2ff8c:	adds	r7, r7, #1
   2ff90:	ldr	r0, [fp, #-128]	; 0xffffff80
   2ff94:	ldr	r1, [fp, #-124]	; 0xffffff84
   2ff98:	add	r0, r0, r1
   2ff9c:	str	r0, [fp, #-128]	; 0xffffff80
   2ffa0:	bcs	2ffc4 <ftello64@plt+0x1e73c>
   2ffa4:	mov	r0, r5
   2ffa8:	bl	309b8 <ftello64@plt+0x1f130>
   2ffac:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2ffb0:	cmp	r0, #0
   2ffb4:	beq	2ff88 <ftello64@plt+0x1e700>
   2ffb8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2ffbc:	cmp	r0, #0
   2ffc0:	bne	2ff88 <ftello64@plt+0x1e700>
   2ffc4:	mov	r0, r5
   2ffc8:	bl	309b8 <ftello64@plt+0x1f130>
   2ffcc:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2ffd0:	cmp	r0, #0
   2ffd4:	beq	3000c <ftello64@plt+0x1e784>
   2ffd8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2ffdc:	mov	r1, r4
   2ffe0:	cmp	r0, #0
   2ffe4:	bne	30010 <ftello64@plt+0x1e788>
   2ffe8:	ldr	r1, [sp, #16]
   2ffec:	mov	r0, sl
   2fff0:	add	r2, sp, #80	; 0x50
   2fff4:	bl	303e0 <ftello64@plt+0x1eb58>
   2fff8:	mov	r8, #0
   2fffc:	cmp	r0, #0
   30000:	mov	r1, r4
   30004:	beq	30010 <ftello64@plt+0x1e788>
   30008:	b	303cc <ftello64@plt+0x1eb44>
   3000c:	mov	r1, r4
   30010:	ldrb	r0, [sp, #160]	; 0xa0
   30014:	add	r7, r4, #1
   30018:	str	r1, [sp, #20]
   3001c:	cmp	r0, #0
   30020:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   30024:	cmpne	r0, #0
   30028:	bne	30054 <ftello64@plt+0x1e7cc>
   3002c:	ldr	r2, [sp, #156]	; 0x9c
   30030:	ldr	r0, [fp, #-68]	; 0xffffffbc
   30034:	cmp	r2, r0
   30038:	bne	30210 <ftello64@plt+0x1e988>
   3003c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   30040:	ldr	r0, [sp, #152]	; 0x98
   30044:	bl	11708 <bcmp@plt>
   30048:	cmp	r0, #0
   3004c:	bne	30210 <ftello64@plt+0x1e988>
   30050:	b	30064 <ftello64@plt+0x1e7dc>
   30054:	ldr	r0, [fp, #-60]	; 0xffffffc4
   30058:	ldr	r1, [sp, #164]	; 0xa4
   3005c:	cmp	r1, r0
   30060:	bne	30210 <ftello64@plt+0x1e988>
   30064:	add	r2, sp, #136	; 0x88
   30068:	mov	r1, #48	; 0x30
   3006c:	add	r3, sp, #80	; 0x50
   30070:	str	r9, [sp]
   30074:	str	r8, [sp, #4]
   30078:	mov	r0, r2
   3007c:	add	r2, r2, #32
   30080:	vld1.64	{d16-d17}, [r0], r1
   30084:	ldr	r1, [sp, #8]
   30088:	vld1.64	{d20-d21}, [r2]
   3008c:	vldr	d22, [r0]
   30090:	add	r0, r3, #32
   30094:	vld1.64	{d18-d19}, [r1]
   30098:	add	r1, r3, #16
   3009c:	vst1.64	{d20-d21}, [r0]
   300a0:	mov	r0, r3
   300a4:	vst1.64	{d18-d19}, [r1]
   300a8:	mov	r1, #12
   300ac:	vst1.64	{d16-d17}, [r0], r1
   300b0:	strb	r6, [r0]
   300b4:	ldr	r0, [sp, #16]
   300b8:	vstr	d22, [sp, #128]	; 0x80
   300bc:	ldr	r1, [sp, #100]	; 0x64
   300c0:	str	r0, [sp, #40]	; 0x28
   300c4:	ldr	r0, [sp, #96]	; 0x60
   300c8:	strb	r6, [sp, #24]
   300cc:	add	r0, r0, r1
   300d0:	str	r0, [sp, #96]	; 0x60
   300d4:	ldr	r0, [sp, #12]
   300d8:	str	r6, [r0]
   300dc:	str	r6, [r0, #4]
   300e0:	add	r0, sp, #24
   300e4:	strb	r6, [sp, #36]	; 0x24
   300e8:	bl	309b8 <ftello64@plt+0x1f130>
   300ec:	ldrb	r0, [sp, #48]	; 0x30
   300f0:	cmp	r0, #0
   300f4:	beq	30104 <ftello64@plt+0x1e87c>
   300f8:	ldr	r0, [sp, #52]	; 0x34
   300fc:	cmp	r0, #0
   30100:	beq	303dc <ftello64@plt+0x1eb54>
   30104:	strb	r6, [sp, #36]	; 0x24
   30108:	ldr	r0, [sp, #40]	; 0x28
   3010c:	ldr	r1, [sp, #44]	; 0x2c
   30110:	add	r0, r0, r1
   30114:	str	r0, [sp, #40]	; 0x28
   30118:	add	r0, sp, #24
   3011c:	bl	309b8 <ftello64@plt+0x1f130>
   30120:	ldrb	r0, [sp, #48]	; 0x30
   30124:	cmp	r0, #0
   30128:	beq	30138 <ftello64@plt+0x1e8b0>
   3012c:	ldr	r0, [sp, #52]	; 0x34
   30130:	cmp	r0, #0
   30134:	beq	303ac <ftello64@plt+0x1eb24>
   30138:	add	r7, r4, #2
   3013c:	add	r0, sp, #80	; 0x50
   30140:	bl	309b8 <ftello64@plt+0x1f130>
   30144:	ldr	r0, [sp, #108]	; 0x6c
   30148:	ldrb	r1, [sp, #104]	; 0x68
   3014c:	cmp	r0, #0
   30150:	bne	3015c <ftello64@plt+0x1e8d4>
   30154:	cmp	r1, #0
   30158:	bne	3038c <ftello64@plt+0x1eb04>
   3015c:	cmp	r1, #0
   30160:	ldrbne	r1, [sp, #48]	; 0x30
   30164:	cmpne	r1, #0
   30168:	bne	301a4 <ftello64@plt+0x1e91c>
   3016c:	ldr	r4, [sp, #100]	; 0x64
   30170:	ldr	r0, [sp, #44]	; 0x2c
   30174:	cmp	r4, r0
   30178:	bne	30204 <ftello64@plt+0x1e97c>
   3017c:	ldr	r8, [sp, #40]	; 0x28
   30180:	ldr	r9, [sp, #96]	; 0x60
   30184:	mov	r2, r4
   30188:	mov	r0, r9
   3018c:	mov	r1, r8
   30190:	bl	11708 <bcmp@plt>
   30194:	cmp	r0, #0
   30198:	mov	r0, r4
   3019c:	beq	301c0 <ftello64@plt+0x1e938>
   301a0:	b	30204 <ftello64@plt+0x1e97c>
   301a4:	ldr	r1, [sp, #52]	; 0x34
   301a8:	cmp	r0, r1
   301ac:	bne	30204 <ftello64@plt+0x1e97c>
   301b0:	ldr	r8, [sp, #40]	; 0x28
   301b4:	ldr	r4, [sp, #44]	; 0x2c
   301b8:	ldr	r9, [sp, #96]	; 0x60
   301bc:	ldr	r0, [sp, #100]	; 0x64
   301c0:	mov	r1, #0
   301c4:	add	r0, r9, r0
   301c8:	strb	r1, [sp, #92]	; 0x5c
   301cc:	str	r0, [sp, #96]	; 0x60
   301d0:	add	r0, r8, r4
   301d4:	strb	r1, [sp, #36]	; 0x24
   301d8:	str	r0, [sp, #40]	; 0x28
   301dc:	add	r0, sp, #24
   301e0:	bl	309b8 <ftello64@plt+0x1f130>
   301e4:	ldrb	r0, [sp, #48]	; 0x30
   301e8:	add	r7, r7, #1
   301ec:	cmp	r0, #0
   301f0:	beq	3013c <ftello64@plt+0x1e8b4>
   301f4:	ldr	r0, [sp, #52]	; 0x34
   301f8:	cmp	r0, #0
   301fc:	bne	3013c <ftello64@plt+0x1e8b4>
   30200:	b	303ac <ftello64@plt+0x1eb24>
   30204:	ldr	r8, [sp, #4]
   30208:	ldr	r9, [sp]
   3020c:	mov	r6, #0
   30210:	mov	r4, #0
   30214:	add	r9, r9, #1
   30218:	strb	r4, [sp, #148]	; 0x94
   3021c:	ldr	r0, [sp, #152]	; 0x98
   30220:	ldr	r1, [sp, #156]	; 0x9c
   30224:	add	r0, r0, r1
   30228:	str	r0, [sp, #152]	; 0x98
   3022c:	add	r0, sp, #136	; 0x88
   30230:	bl	309b8 <ftello64@plt+0x1f130>
   30234:	ldrb	r0, [sp, #160]	; 0xa0
   30238:	ldr	r1, [sp, #20]
   3023c:	cmp	r0, #0
   30240:	beq	2ff58 <ftello64@plt+0x1e6d0>
   30244:	ldr	r0, [sp, #164]	; 0xa4
   30248:	cmp	r0, #0
   3024c:	bne	2ff58 <ftello64@plt+0x1e6d0>
   30250:	b	303a0 <ftello64@plt+0x1eb18>
   30254:	ldrb	r5, [r6]
   30258:	cmp	r5, #0
   3025c:	beq	3039c <ftello64@plt+0x1eb14>
   30260:	ldrb	r9, [sl]
   30264:	cmp	r9, #0
   30268:	beq	3038c <ftello64@plt+0x1eb04>
   3026c:	mov	lr, #1
   30270:	mov	ip, #0
   30274:	mov	r3, r6
   30278:	mov	r7, #0
   3027c:	mov	r8, #0
   30280:	add	r0, r8, r8, lsl #2
   30284:	cmp	r7, r0
   30288:	bcc	302e0 <ftello64@plt+0x1ea58>
   3028c:	tst	lr, #1
   30290:	beq	302e0 <ftello64@plt+0x1ea58>
   30294:	cmp	r8, #10
   30298:	bcc	302e0 <ftello64@plt+0x1ea58>
   3029c:	cmp	r3, #0
   302a0:	beq	3031c <ftello64@plt+0x1ea94>
   302a4:	sub	r1, r7, ip
   302a8:	mov	r0, r3
   302ac:	str	r7, [sp, #20]
   302b0:	mov	r7, r5
   302b4:	mov	r4, lr
   302b8:	mov	r5, r3
   302bc:	bl	117bc <strnlen@plt>
   302c0:	mov	r3, r5
   302c4:	mov	r5, r7
   302c8:	ldr	r7, [sp, #20]
   302cc:	mov	lr, r4
   302d0:	ldrb	r0, [r3, r0]!
   302d4:	mov	ip, r7
   302d8:	cmp	r0, #0
   302dc:	beq	3031c <ftello64@plt+0x1ea94>
   302e0:	uxtb	r0, r9
   302e4:	cmp	r0, r5
   302e8:	bne	30360 <ftello64@plt+0x1ead8>
   302ec:	mov	r0, #1
   302f0:	ldrb	r1, [r6, r0]
   302f4:	cmp	r1, #0
   302f8:	beq	3037c <ftello64@plt+0x1eaf4>
   302fc:	ldrb	r2, [sl, r0]
   30300:	cmp	r2, #0
   30304:	beq	3038c <ftello64@plt+0x1eb04>
   30308:	add	r0, r0, #1
   3030c:	cmp	r2, r1
   30310:	beq	302f0 <ftello64@plt+0x1ea68>
   30314:	add	r7, r7, r0
   30318:	b	30364 <ftello64@plt+0x1eadc>
   3031c:	mov	r0, r6
   30320:	mov	r4, ip
   30324:	bl	11714 <strlen@plt>
   30328:	mov	r2, r0
   3032c:	mov	r0, sl
   30330:	mov	r1, r6
   30334:	sub	r3, fp, #88	; 0x58
   30338:	bl	30820 <ftello64@plt+0x1ef98>
   3033c:	cmp	r0, #0
   30340:	bne	303bc <ftello64@plt+0x1eb34>
   30344:	ldrb	r9, [sl]
   30348:	mov	lr, #0
   3034c:	mov	r3, #0
   30350:	mov	ip, r4
   30354:	uxtb	r0, r9
   30358:	cmp	r0, r5
   3035c:	beq	302ec <ftello64@plt+0x1ea64>
   30360:	add	r7, r7, #1
   30364:	ldrb	r9, [sl, #1]!
   30368:	add	r8, r8, #1
   3036c:	mov	r4, #0
   30370:	cmp	r9, #0
   30374:	bne	30280 <ftello64@plt+0x1e9f8>
   30378:	b	303a0 <ftello64@plt+0x1eb18>
   3037c:	mov	r4, sl
   30380:	mov	r0, r4
   30384:	sub	sp, fp, #28
   30388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3038c:	mov	r4, #0
   30390:	mov	r0, r4
   30394:	sub	sp, fp, #28
   30398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3039c:	mov	r4, sl
   303a0:	mov	r0, r4
   303a4:	sub	sp, fp, #28
   303a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303ac:	ldr	r4, [sp, #152]	; 0x98
   303b0:	mov	r0, r4
   303b4:	sub	sp, fp, #28
   303b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303bc:	ldr	r4, [fp, #-88]	; 0xffffffa8
   303c0:	mov	r0, r4
   303c4:	sub	sp, fp, #28
   303c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303cc:	ldr	r4, [sp, #80]	; 0x50
   303d0:	mov	r0, r4
   303d4:	sub	sp, fp, #28
   303d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303dc:	bl	11864 <abort@plt>
   303e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   303e4:	add	fp, sp, #28
   303e8:	sub	sp, sp, #132	; 0x84
   303ec:	mov	r7, r0
   303f0:	mov	r0, r1
   303f4:	mov	r6, r2
   303f8:	mov	r4, r1
   303fc:	bl	31410 <ftello64@plt+0x1fb88>
   30400:	mov	sl, r0
   30404:	movw	r0, #47662	; 0xba2e
   30408:	mov	r5, #0
   3040c:	movt	r0, #744	; 0x2e8
   30410:	cmp	sl, r0
   30414:	bhi	30448 <ftello64@plt+0x1ebc0>
   30418:	mov	r0, #44	; 0x2c
   3041c:	mul	r0, sl, r0
   30420:	cmp	r0, #4016	; 0xfb0
   30424:	bhi	30454 <ftello64@plt+0x1ebcc>
   30428:	add	r0, r0, #22
   3042c:	bic	r0, r0, #7
   30430:	sub	r0, sp, r0
   30434:	add	r1, r0, #15
   30438:	bic	r9, r1, #15
   3043c:	mov	sp, r0
   30440:	cmp	r9, #0
   30444:	bne	30464 <ftello64@plt+0x1ebdc>
   30448:	mov	r0, r5
   3044c:	sub	sp, fp, #28
   30450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30454:	bl	312c4 <ftello64@plt+0x1fa3c>
   30458:	mov	r9, r0
   3045c:	cmp	r9, #0
   30460:	beq	30448 <ftello64@plt+0x1ebc0>
   30464:	str	r6, [fp, #-152]	; 0xffffff68
   30468:	mov	r6, #0
   3046c:	str	r7, [fp, #-156]	; 0xffffff64
   30470:	str	r6, [fp, #-80]	; 0xffffffb0
   30474:	str	r6, [fp, #-84]	; 0xffffffac
   30478:	strb	r6, [fp, #-76]	; 0xffffffb4
   3047c:	strb	r6, [fp, #-88]	; 0xffffffa8
   30480:	str	r4, [fp, #-72]	; 0xffffffb8
   30484:	sub	r4, fp, #88	; 0x58
   30488:	mov	r0, r4
   3048c:	bl	309b8 <ftello64@plt+0x1f130>
   30490:	add	r0, sl, sl, lsl #2
   30494:	add	r8, r9, r0, lsl #3
   30498:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   3049c:	cmp	r0, #0
   304a0:	beq	304b0 <ftello64@plt+0x1ec28>
   304a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   304a8:	cmp	r0, #0
   304ac:	beq	30530 <ftello64@plt+0x1eca8>
   304b0:	add	r7, r9, #16
   304b4:	add	r5, r4, #32
   304b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   304bc:	cmp	r0, r5
   304c0:	bne	304d8 <ftello64@plt+0x1ec50>
   304c4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   304c8:	mov	r0, r7
   304cc:	mov	r1, r5
   304d0:	bl	1157c <memcpy@plt>
   304d4:	mov	r0, r7
   304d8:	str	r0, [r7, #-16]
   304dc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   304e0:	str	r0, [r7, #-12]
   304e4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   304e8:	strb	r0, [r7, #-8]
   304ec:	cmp	r0, #0
   304f0:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   304f4:	strne	r0, [r7, #-4]
   304f8:	strb	r6, [fp, #-76]	; 0xffffffb4
   304fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   30500:	ldr	r1, [fp, #-68]	; 0xffffffbc
   30504:	add	r0, r0, r1
   30508:	str	r0, [fp, #-72]	; 0xffffffb8
   3050c:	mov	r0, r4
   30510:	bl	309b8 <ftello64@plt+0x1f130>
   30514:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   30518:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3051c:	add	r7, r7, #40	; 0x28
   30520:	cmp	r1, #0
   30524:	beq	304b8 <ftello64@plt+0x1ec30>
   30528:	cmp	r0, #0
   3052c:	bne	304b8 <ftello64@plt+0x1ec30>
   30530:	mov	r0, #1
   30534:	cmp	sl, #3
   30538:	str	sl, [fp, #-148]	; 0xffffff6c
   3053c:	str	r0, [r8, #4]
   30540:	bcc	3063c <ftello64@plt+0x1edb4>
   30544:	mov	sl, #2
   30548:	mov	r7, #0
   3054c:	b	3056c <ftello64@plt+0x1ece4>
   30550:	mov	r7, #0
   30554:	mov	r0, sl
   30558:	str	r0, [r8, sl, lsl #2]
   3055c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   30560:	add	sl, sl, #1
   30564:	cmp	sl, r0
   30568:	beq	3063c <ftello64@plt+0x1edb4>
   3056c:	add	r0, sl, sl, lsl #2
   30570:	add	r0, r9, r0, lsl #3
   30574:	ldrb	r1, [r0, #-32]	; 0xffffffe0
   30578:	sub	r6, r0, #40	; 0x28
   3057c:	sub	r4, r0, #36	; 0x24
   30580:	cmp	r1, #0
   30584:	beq	305ec <ftello64@plt+0x1ed64>
   30588:	sub	r5, r0, #28
   3058c:	add	r0, r7, r7, lsl #2
   30590:	add	r1, r9, r0, lsl #3
   30594:	ldrb	r2, [r1, #8]
   30598:	cmp	r2, #0
   3059c:	beq	305b4 <ftello64@plt+0x1ed2c>
   305a0:	ldr	r0, [r1, #12]
   305a4:	ldr	r1, [r5]
   305a8:	cmp	r1, r0
   305ac:	bne	305d8 <ftello64@plt+0x1ed50>
   305b0:	b	30630 <ftello64@plt+0x1eda8>
   305b4:	ldr	r1, [r1, #4]
   305b8:	ldr	r2, [r4]
   305bc:	cmp	r2, r1
   305c0:	bne	305d8 <ftello64@plt+0x1ed50>
   305c4:	ldr	r1, [r9, r0, lsl #3]
   305c8:	ldr	r0, [r6]
   305cc:	bl	11708 <bcmp@plt>
   305d0:	cmp	r0, #0
   305d4:	beq	30630 <ftello64@plt+0x1eda8>
   305d8:	cmp	r7, #0
   305dc:	beq	30550 <ftello64@plt+0x1ecc8>
   305e0:	ldr	r0, [r8, r7, lsl #2]
   305e4:	sub	r7, r7, r0
   305e8:	b	3058c <ftello64@plt+0x1ed04>
   305ec:	ldr	r4, [r4]
   305f0:	add	r0, r7, r7, lsl #2
   305f4:	add	r1, r9, r0, lsl #3
   305f8:	ldr	r1, [r1, #4]
   305fc:	cmp	r4, r1
   30600:	bne	3061c <ftello64@plt+0x1ed94>
   30604:	ldr	r1, [r9, r0, lsl #3]
   30608:	ldr	r0, [r6]
   3060c:	mov	r2, r4
   30610:	bl	11708 <bcmp@plt>
   30614:	cmp	r0, #0
   30618:	beq	30630 <ftello64@plt+0x1eda8>
   3061c:	cmp	r7, #0
   30620:	beq	30550 <ftello64@plt+0x1ecc8>
   30624:	ldr	r0, [r8, r7, lsl #2]
   30628:	sub	r7, r7, r0
   3062c:	b	305f0 <ftello64@plt+0x1ed68>
   30630:	add	r7, r7, #1
   30634:	sub	r0, sl, r7
   30638:	b	30558 <ftello64@plt+0x1ecd0>
   3063c:	ldr	r0, [fp, #-152]	; 0xffffff68
   30640:	mov	r6, #0
   30644:	str	r6, [r0]
   30648:	ldr	r0, [fp, #-156]	; 0xffffff64
   3064c:	str	r6, [fp, #-80]	; 0xffffffb0
   30650:	str	r6, [fp, #-84]	; 0xffffffac
   30654:	strb	r6, [fp, #-76]	; 0xffffffb4
   30658:	strb	r6, [fp, #-88]	; 0xffffffa8
   3065c:	str	r6, [fp, #-136]	; 0xffffff78
   30660:	str	r6, [fp, #-140]	; 0xffffff74
   30664:	str	r0, [fp, #-128]	; 0xffffff80
   30668:	str	r0, [fp, #-72]	; 0xffffffb8
   3066c:	sub	r0, fp, #144	; 0x90
   30670:	strb	r6, [fp, #-132]	; 0xffffff7c
   30674:	strb	r6, [fp, #-144]	; 0xffffff70
   30678:	bl	309b8 <ftello64@plt+0x1f130>
   3067c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   30680:	ldrb	r1, [fp, #-120]	; 0xffffff88
   30684:	cmp	r0, #0
   30688:	bne	30694 <ftello64@plt+0x1ee0c>
   3068c:	cmp	r1, #0
   30690:	bne	30804 <ftello64@plt+0x1ef7c>
   30694:	clz	r1, r1
   30698:	sub	r4, fp, #88	; 0x58
   3069c:	mov	sl, #0
   306a0:	lsr	r1, r1, #5
   306a4:	add	r2, sl, sl, lsl #2
   306a8:	tst	r1, #1
   306ac:	add	r3, r9, r2, lsl #3
   306b0:	bne	306d8 <ftello64@plt+0x1ee50>
   306b4:	ldrb	r1, [r3, #8]
   306b8:	cmp	r1, #0
   306bc:	beq	306d8 <ftello64@plt+0x1ee50>
   306c0:	ldr	r1, [r3, #12]
   306c4:	cmp	r1, r0
   306c8:	bne	30704 <ftello64@plt+0x1ee7c>
   306cc:	ldr	r7, [fp, #-128]	; 0xffffff80
   306d0:	ldr	r5, [fp, #-124]	; 0xffffff84
   306d4:	b	30760 <ftello64@plt+0x1eed8>
   306d8:	ldr	r5, [r3, #4]
   306dc:	ldr	r0, [fp, #-124]	; 0xffffff84
   306e0:	cmp	r5, r0
   306e4:	bne	30704 <ftello64@plt+0x1ee7c>
   306e8:	ldr	r0, [r9, r2, lsl #3]
   306ec:	ldr	r7, [fp, #-128]	; 0xffffff80
   306f0:	mov	r2, r5
   306f4:	mov	r1, r7
   306f8:	bl	11708 <bcmp@plt>
   306fc:	cmp	r0, #0
   30700:	beq	30760 <ftello64@plt+0x1eed8>
   30704:	cmp	sl, #0
   30708:	beq	30780 <ftello64@plt+0x1eef8>
   3070c:	ldr	r5, [r8, sl, lsl #2]
   30710:	sub	sl, sl, r5
   30714:	cmp	r5, #0
   30718:	bne	3073c <ftello64@plt+0x1eeb4>
   3071c:	b	307cc <ftello64@plt+0x1ef44>
   30720:	strb	r6, [fp, #-76]	; 0xffffffb4
   30724:	subs	r5, r5, #1
   30728:	ldr	r0, [fp, #-72]	; 0xffffffb8
   3072c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   30730:	add	r0, r0, r1
   30734:	str	r0, [fp, #-72]	; 0xffffffb8
   30738:	beq	307cc <ftello64@plt+0x1ef44>
   3073c:	mov	r0, r4
   30740:	bl	309b8 <ftello64@plt+0x1f130>
   30744:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   30748:	cmp	r0, #0
   3074c:	beq	30720 <ftello64@plt+0x1ee98>
   30750:	ldr	r0, [fp, #-60]	; 0xffffffc4
   30754:	cmp	r0, #0
   30758:	bne	30720 <ftello64@plt+0x1ee98>
   3075c:	b	3081c <ftello64@plt+0x1ef94>
   30760:	add	r0, r7, r5
   30764:	strb	r6, [fp, #-132]	; 0xffffff7c
   30768:	add	sl, sl, #1
   3076c:	str	r0, [fp, #-128]	; 0xffffff80
   30770:	ldr	r0, [fp, #-148]	; 0xffffff6c
   30774:	cmp	sl, r0
   30778:	bne	307cc <ftello64@plt+0x1ef44>
   3077c:	b	307f8 <ftello64@plt+0x1ef70>
   30780:	mov	r0, r4
   30784:	bl	309b8 <ftello64@plt+0x1f130>
   30788:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   3078c:	cmp	r0, #0
   30790:	beq	307a0 <ftello64@plt+0x1ef18>
   30794:	ldr	r0, [fp, #-60]	; 0xffffffc4
   30798:	cmp	r0, #0
   3079c:	beq	3081c <ftello64@plt+0x1ef94>
   307a0:	mov	sl, #0
   307a4:	strb	sl, [fp, #-76]	; 0xffffffb4
   307a8:	strb	sl, [fp, #-132]	; 0xffffff7c
   307ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   307b0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   307b4:	add	r0, r0, r1
   307b8:	ldr	r1, [fp, #-124]	; 0xffffff84
   307bc:	str	r0, [fp, #-72]	; 0xffffffb8
   307c0:	ldr	r0, [fp, #-128]	; 0xffffff80
   307c4:	add	r0, r0, r1
   307c8:	str	r0, [fp, #-128]	; 0xffffff80
   307cc:	sub	r0, fp, #144	; 0x90
   307d0:	bl	309b8 <ftello64@plt+0x1f130>
   307d4:	ldrb	r2, [fp, #-120]	; 0xffffff88
   307d8:	clz	r0, r2
   307dc:	lsr	r1, r0, #5
   307e0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   307e4:	cmp	r0, #0
   307e8:	bne	306a4 <ftello64@plt+0x1ee1c>
   307ec:	cmp	r2, #0
   307f0:	beq	306a4 <ftello64@plt+0x1ee1c>
   307f4:	b	30804 <ftello64@plt+0x1ef7c>
   307f8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   307fc:	ldr	r1, [fp, #-152]	; 0xffffff68
   30800:	str	r0, [r1]
   30804:	mov	r0, r9
   30808:	bl	31334 <ftello64@plt+0x1faac>
   3080c:	mov	r5, #1
   30810:	mov	r0, r5
   30814:	sub	sp, fp, #28
   30818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3081c:	bl	11864 <abort@plt>
   30820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   30824:	add	fp, sp, #24
   30828:	mov	r4, #0
   3082c:	cmn	r2, #-536870911	; 0xe0000001
   30830:	bhi	30994 <ftello64@plt+0x1f10c>
   30834:	mov	r7, r0
   30838:	lsl	r0, r2, #2
   3083c:	mov	r8, r3
   30840:	mov	r5, r2
   30844:	mov	r6, r1
   30848:	cmp	r0, #4016	; 0xfb0
   3084c:	bhi	30988 <ftello64@plt+0x1f100>
   30850:	add	r0, r0, #22
   30854:	bic	r0, r0, #7
   30858:	sub	r1, sp, r0
   3085c:	add	r0, r1, #15
   30860:	bic	r0, r0, #15
   30864:	mov	sp, r1
   30868:	cmp	r0, #0
   3086c:	beq	30994 <ftello64@plt+0x1f10c>
   30870:	mov	r1, #1
   30874:	cmp	r5, #3
   30878:	str	r1, [r0, #4]
   3087c:	bcc	308f0 <ftello64@plt+0x1f068>
   30880:	mov	r1, #2
   30884:	mov	r2, #0
   30888:	b	308a4 <ftello64@plt+0x1f01c>
   3088c:	add	r2, r2, #1
   30890:	sub	r3, r1, r2
   30894:	str	r3, [r0, r1, lsl #2]
   30898:	add	r1, r1, #1
   3089c:	cmp	r1, r5
   308a0:	beq	308f0 <ftello64@plt+0x1f068>
   308a4:	add	r3, r1, r6
   308a8:	ldrb	r4, [r6, r2]
   308ac:	ldrb	r3, [r3, #-1]
   308b0:	cmp	r3, r4
   308b4:	beq	3088c <ftello64@plt+0x1f004>
   308b8:	cmp	r2, #0
   308bc:	beq	308d8 <ftello64@plt+0x1f050>
   308c0:	ldr	r4, [r0, r2, lsl #2]
   308c4:	sub	r2, r2, r4
   308c8:	ldrb	r4, [r6, r2]
   308cc:	cmp	r3, r4
   308d0:	bne	308b8 <ftello64@plt+0x1f030>
   308d4:	b	3088c <ftello64@plt+0x1f004>
   308d8:	mov	r2, #0
   308dc:	mov	r3, r1
   308e0:	str	r3, [r0, r1, lsl #2]
   308e4:	add	r1, r1, #1
   308e8:	cmp	r1, r5
   308ec:	bne	308a4 <ftello64@plt+0x1f01c>
   308f0:	mov	r1, #0
   308f4:	str	r1, [r8]
   308f8:	ldrb	r3, [r7]
   308fc:	cmp	r3, #0
   30900:	beq	309a4 <ftello64@plt+0x1f11c>
   30904:	mov	r2, r7
   30908:	ldrb	r4, [r6, r1]
   3090c:	uxtb	r3, r3
   30910:	cmp	r4, r3
   30914:	bne	30964 <ftello64@plt+0x1f0dc>
   30918:	b	30944 <ftello64@plt+0x1f0bc>
   3091c:	add	r7, r7, #1
   30920:	add	r2, r2, #1
   30924:	mov	r1, #0
   30928:	ldrb	r3, [r7]
   3092c:	cmp	r3, #0
   30930:	beq	309a4 <ftello64@plt+0x1f11c>
   30934:	ldrb	r4, [r6, r1]
   30938:	uxtb	r3, r3
   3093c:	cmp	r4, r3
   30940:	bne	30964 <ftello64@plt+0x1f0dc>
   30944:	add	r1, r1, #1
   30948:	cmp	r1, r5
   3094c:	beq	309a0 <ftello64@plt+0x1f118>
   30950:	add	r7, r7, #1
   30954:	ldrb	r3, [r7]
   30958:	cmp	r3, #0
   3095c:	bne	30934 <ftello64@plt+0x1f0ac>
   30960:	b	309a4 <ftello64@plt+0x1f11c>
   30964:	cmp	r1, #0
   30968:	beq	3091c <ftello64@plt+0x1f094>
   3096c:	ldr	r3, [r0, r1, lsl #2]
   30970:	sub	r1, r1, r3
   30974:	add	r2, r2, r3
   30978:	ldrb	r3, [r7]
   3097c:	cmp	r3, #0
   30980:	bne	30934 <ftello64@plt+0x1f0ac>
   30984:	b	309a4 <ftello64@plt+0x1f11c>
   30988:	bl	312c4 <ftello64@plt+0x1fa3c>
   3098c:	cmp	r0, #0
   30990:	bne	30870 <ftello64@plt+0x1efe8>
   30994:	mov	r0, r4
   30998:	sub	sp, fp, #24
   3099c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   309a0:	str	r2, [r8]
   309a4:	bl	31334 <ftello64@plt+0x1faac>
   309a8:	mov	r4, #1
   309ac:	mov	r0, r4
   309b0:	sub	sp, fp, #24
   309b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   309b8:	push	{r4, r5, r6, r7, fp, lr}
   309bc:	add	fp, sp, #16
   309c0:	mov	r4, r0
   309c4:	ldrb	r0, [r0, #12]
   309c8:	cmp	r0, #0
   309cc:	popne	{r4, r5, r6, r7, fp, pc}
   309d0:	ldrb	r0, [r4]
   309d4:	ldr	r5, [r4, #16]
   309d8:	cmp	r0, #0
   309dc:	beq	30a44 <ftello64@plt+0x1f1bc>
   309e0:	bl	11630 <__ctype_get_mb_cur_max@plt>
   309e4:	mov	r1, r0
   309e8:	mov	r0, r5
   309ec:	bl	31228 <ftello64@plt+0x1f9a0>
   309f0:	add	r6, r4, #4
   309f4:	add	r7, r4, #28
   309f8:	mov	r2, r0
   309fc:	mov	r1, r5
   30a00:	mov	r0, r7
   30a04:	mov	r3, r6
   30a08:	bl	2fe20 <ftello64@plt+0x1e598>
   30a0c:	cmn	r0, #2
   30a10:	str	r0, [r4, #20]
   30a14:	beq	30ad0 <ftello64@plt+0x1f248>
   30a18:	cmp	r0, #0
   30a1c:	beq	30a84 <ftello64@plt+0x1f1fc>
   30a20:	cmn	r0, #1
   30a24:	bne	30aa8 <ftello64@plt+0x1f220>
   30a28:	mov	r0, #0
   30a2c:	strb	r0, [r4, #24]
   30a30:	mov	r0, #1
   30a34:	str	r0, [r4, #20]
   30a38:	mov	r0, #1
   30a3c:	strb	r0, [r4, #12]
   30a40:	pop	{r4, r5, r6, r7, fp, pc}
   30a44:	ldrb	r0, [r5]
   30a48:	movw	r2, #11264	; 0x2c00
   30a4c:	movt	r2, #3
   30a50:	ubfx	r1, r0, #5, #3
   30a54:	ldr	r1, [r2, r1, lsl #2]
   30a58:	and	r2, r0, #31
   30a5c:	mov	r0, #1
   30a60:	tst	r1, r0, lsl r2
   30a64:	beq	30af0 <ftello64@plt+0x1f268>
   30a68:	str	r0, [r4, #20]
   30a6c:	ldrb	r1, [r5]
   30a70:	strb	r0, [r4, #24]
   30a74:	str	r1, [r4, #28]
   30a78:	mov	r0, #1
   30a7c:	strb	r0, [r4, #12]
   30a80:	pop	{r4, r5, r6, r7, fp, pc}
   30a84:	mov	r0, #1
   30a88:	str	r0, [r4, #20]
   30a8c:	ldr	r0, [r4, #16]
   30a90:	ldrb	r0, [r0]
   30a94:	cmp	r0, #0
   30a98:	bne	30b0c <ftello64@plt+0x1f284>
   30a9c:	ldr	r0, [r7]
   30aa0:	cmp	r0, #0
   30aa4:	bne	30b2c <ftello64@plt+0x1f2a4>
   30aa8:	mov	r0, #1
   30aac:	strb	r0, [r4, #24]
   30ab0:	mov	r0, r6
   30ab4:	bl	115a0 <mbsinit@plt>
   30ab8:	cmp	r0, #0
   30abc:	movne	r0, #0
   30ac0:	strbne	r0, [r4]
   30ac4:	mov	r0, #1
   30ac8:	strb	r0, [r4, #12]
   30acc:	pop	{r4, r5, r6, r7, fp, pc}
   30ad0:	ldr	r0, [r4, #16]
   30ad4:	bl	11714 <strlen@plt>
   30ad8:	mov	r1, #0
   30adc:	strb	r1, [r4, #24]
   30ae0:	str	r0, [r4, #20]
   30ae4:	mov	r0, #1
   30ae8:	strb	r0, [r4, #12]
   30aec:	pop	{r4, r5, r6, r7, fp, pc}
   30af0:	add	r0, r4, #4
   30af4:	bl	115a0 <mbsinit@plt>
   30af8:	cmp	r0, #0
   30afc:	beq	30b4c <ftello64@plt+0x1f2c4>
   30b00:	mov	r0, #1
   30b04:	strb	r0, [r4]
   30b08:	b	309e0 <ftello64@plt+0x1f158>
   30b0c:	movw	r0, #11150	; 0x2b8e
   30b10:	movw	r1, #11191	; 0x2bb7
   30b14:	movw	r3, #11207	; 0x2bc7
   30b18:	mov	r2, #171	; 0xab
   30b1c:	movt	r0, #3
   30b20:	movt	r1, #3
   30b24:	movt	r3, #3
   30b28:	bl	1187c <__assert_fail@plt>
   30b2c:	movw	r0, #11173	; 0x2ba5
   30b30:	movw	r1, #11191	; 0x2bb7
   30b34:	movw	r3, #11207	; 0x2bc7
   30b38:	mov	r2, #172	; 0xac
   30b3c:	movt	r0, #3
   30b40:	movt	r1, #3
   30b44:	movt	r3, #3
   30b48:	bl	1187c <__assert_fail@plt>
   30b4c:	movw	r0, #11066	; 0x2b3a
   30b50:	movw	r1, #11191	; 0x2bb7
   30b54:	movw	r3, #11207	; 0x2bc7
   30b58:	mov	r2, #143	; 0x8f
   30b5c:	movt	r0, #3
   30b60:	movt	r1, #3
   30b64:	movt	r3, #3
   30b68:	bl	1187c <__assert_fail@plt>
   30b6c:	ldr	r2, [r0, #16]
   30b70:	add	r1, r2, r1
   30b74:	str	r1, [r0, #16]
   30b78:	bx	lr
   30b7c:	push	{r4, r5, r6, sl, fp, lr}
   30b80:	add	fp, sp, #16
   30b84:	mov	r5, r1
   30b88:	ldrb	r1, [r1]
   30b8c:	mov	r4, r0
   30b90:	strb	r1, [r0], #4
   30b94:	cmp	r1, #0
   30b98:	beq	30ba8 <ftello64@plt+0x1f320>
   30b9c:	ldmib	r5, {r1, r2}
   30ba0:	stm	r0, {r1, r2}
   30ba4:	b	30bb4 <ftello64@plt+0x1f32c>
   30ba8:	mov	r1, #0
   30bac:	str	r1, [r0]
   30bb0:	str	r1, [r0, #4]
   30bb4:	ldrb	r0, [r5, #12]
   30bb8:	strb	r0, [r4, #12]
   30bbc:	add	r0, r5, #32
   30bc0:	ldr	r1, [r5, #16]
   30bc4:	cmp	r1, r0
   30bc8:	beq	30bd4 <ftello64@plt+0x1f34c>
   30bcc:	mov	r6, r1
   30bd0:	b	30be4 <ftello64@plt+0x1f35c>
   30bd4:	ldr	r2, [r5, #20]
   30bd8:	add	r6, r4, #32
   30bdc:	mov	r0, r6
   30be0:	bl	1157c <memcpy@plt>
   30be4:	str	r6, [r4, #16]
   30be8:	ldr	r0, [r5, #20]
   30bec:	str	r0, [r4, #20]
   30bf0:	ldrb	r0, [r5, #24]
   30bf4:	strb	r0, [r4, #24]
   30bf8:	cmp	r0, #0
   30bfc:	ldrne	r0, [r5, #28]
   30c00:	strne	r0, [r4, #28]
   30c04:	pop	{r4, r5, r6, sl, fp, pc}
   30c08:	cmp	r2, #0
   30c0c:	beq	30c3c <ftello64@plt+0x1f3b4>
   30c10:	mvn	r3, #0
   30c14:	udiv	r3, r3, r2
   30c18:	cmp	r3, r1
   30c1c:	bcs	30c3c <ftello64@plt+0x1f3b4>
   30c20:	push	{fp, lr}
   30c24:	mov	fp, sp
   30c28:	bl	1172c <__errno_location@plt>
   30c2c:	mov	r1, #12
   30c30:	str	r1, [r0]
   30c34:	mov	r0, #0
   30c38:	pop	{fp, pc}
   30c3c:	mul	r1, r2, r1
   30c40:	b	2f7f4 <ftello64@plt+0x1df6c>
   30c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c48:	add	fp, sp, #28
   30c4c:	sub	sp, sp, #44	; 0x2c
   30c50:	sub	sp, sp, #4096	; 0x1000
   30c54:	mov	r5, r0
   30c58:	mov	r0, #0
   30c5c:	str	r3, [sp, #16]
   30c60:	mov	r4, r1
   30c64:	str	r2, [sp, #20]
   30c68:	mov	r1, #0
   30c6c:	mov	r3, #0
   30c70:	str	r0, [sp]
   30c74:	mov	r0, r2
   30c78:	mov	r2, #0
   30c7c:	bl	11504 <iconv@plt>
   30c80:	cmp	r4, #0
   30c84:	mov	r6, #0
   30c88:	str	r5, [sp, #8]
   30c8c:	str	r5, [sp, #36]	; 0x24
   30c90:	str	r4, [sp, #32]
   30c94:	str	r4, [sp, #12]
   30c98:	beq	30d14 <ftello64@plt+0x1f48c>
   30c9c:	mov	r6, #0
   30ca0:	add	r8, sp, #40	; 0x28
   30ca4:	mov	sl, #4096	; 0x1000
   30ca8:	add	r9, sp, #24
   30cac:	add	r4, sp, #36	; 0x24
   30cb0:	add	r7, sp, #32
   30cb4:	add	r5, sp, #28
   30cb8:	b	30cd4 <ftello64@plt+0x1f44c>
   30cbc:	ldr	r1, [sp, #28]
   30cc0:	sub	r0, r6, r8
   30cc4:	add	r6, r0, r1
   30cc8:	ldr	r0, [sp, #32]
   30ccc:	cmp	r0, #0
   30cd0:	beq	30d14 <ftello64@plt+0x1f48c>
   30cd4:	ldr	r0, [sp, #20]
   30cd8:	mov	r1, r4
   30cdc:	mov	r2, r7
   30ce0:	mov	r3, r5
   30ce4:	str	r8, [sp, #28]
   30ce8:	str	sl, [sp, #24]
   30cec:	str	r9, [sp]
   30cf0:	bl	11504 <iconv@plt>
   30cf4:	cmn	r0, #1
   30cf8:	bne	30cbc <ftello64@plt+0x1f434>
   30cfc:	bl	1172c <__errno_location@plt>
   30d00:	ldr	r0, [r0]
   30d04:	cmp	r0, #7
   30d08:	beq	30cbc <ftello64@plt+0x1f434>
   30d0c:	cmp	r0, #22
   30d10:	bne	30e48 <ftello64@plt+0x1f5c0>
   30d14:	mov	r0, #4096	; 0x1000
   30d18:	add	r4, sp, #40	; 0x28
   30d1c:	add	r3, sp, #28
   30d20:	mov	r1, #0
   30d24:	mov	r2, #0
   30d28:	str	r0, [sp, #24]
   30d2c:	add	r0, sp, #24
   30d30:	str	r4, [sp, #28]
   30d34:	str	r0, [sp]
   30d38:	ldr	r0, [sp, #20]
   30d3c:	bl	11504 <iconv@plt>
   30d40:	cmn	r0, #1
   30d44:	beq	30e20 <ftello64@plt+0x1f598>
   30d48:	ldr	r1, [sp, #28]
   30d4c:	sub	r0, r6, r4
   30d50:	add	r6, r0, r1
   30d54:	mov	r0, #1
   30d58:	mvn	r9, #0
   30d5c:	cmp	r0, #0
   30d60:	beq	30eec <ftello64@plt+0x1f664>
   30d64:	ldr	r1, [fp, #8]
   30d68:	cmp	r6, #0
   30d6c:	beq	30e34 <ftello64@plt+0x1f5ac>
   30d70:	ldr	r0, [sp, #16]
   30d74:	ldr	r4, [r0]
   30d78:	cmp	r4, #0
   30d7c:	beq	30d8c <ftello64@plt+0x1f504>
   30d80:	ldr	r0, [r1]
   30d84:	cmp	r0, r6
   30d88:	bcs	30da0 <ftello64@plt+0x1f518>
   30d8c:	mov	r0, r6
   30d90:	bl	2f7c4 <ftello64@plt+0x1df3c>
   30d94:	mov	r4, r0
   30d98:	cmp	r0, #0
   30d9c:	beq	30e5c <ftello64@plt+0x1f5d4>
   30da0:	mov	r0, #0
   30da4:	mov	r1, #0
   30da8:	mov	r2, #0
   30dac:	mov	r3, #0
   30db0:	str	r0, [sp]
   30db4:	ldr	r0, [sp, #20]
   30db8:	bl	11504 <iconv@plt>
   30dbc:	ldr	r0, [sp, #8]
   30dc0:	mov	sl, r4
   30dc4:	str	r4, [sp, #32]
   30dc8:	str	r6, [sp, #28]
   30dcc:	str	r0, [sp, #40]	; 0x28
   30dd0:	ldr	r0, [sp, #12]
   30dd4:	cmp	r0, #0
   30dd8:	str	r0, [sp, #36]	; 0x24
   30ddc:	beq	30e84 <ftello64@plt+0x1f5fc>
   30de0:	add	r8, sp, #28
   30de4:	add	r5, sp, #40	; 0x28
   30de8:	add	r7, sp, #36	; 0x24
   30dec:	add	r4, sp, #32
   30df0:	ldr	r0, [sp, #20]
   30df4:	mov	r1, r5
   30df8:	mov	r2, r7
   30dfc:	mov	r3, r4
   30e00:	str	r8, [sp]
   30e04:	bl	11504 <iconv@plt>
   30e08:	cmn	r0, #1
   30e0c:	beq	30e74 <ftello64@plt+0x1f5ec>
   30e10:	ldr	r0, [sp, #36]	; 0x24
   30e14:	cmp	r0, #0
   30e18:	bne	30df0 <ftello64@plt+0x1f568>
   30e1c:	b	30e84 <ftello64@plt+0x1f5fc>
   30e20:	mov	r0, #0
   30e24:	mvn	r9, #0
   30e28:	cmp	r0, #0
   30e2c:	bne	30d64 <ftello64@plt+0x1f4dc>
   30e30:	b	30eec <ftello64@plt+0x1f664>
   30e34:	mov	r9, #0
   30e38:	str	r9, [r1]
   30e3c:	mov	r0, r9
   30e40:	sub	sp, fp, #28
   30e44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e48:	mov	r0, #0
   30e4c:	mvn	r9, #0
   30e50:	cmp	r0, #0
   30e54:	bne	30d64 <ftello64@plt+0x1f4dc>
   30e58:	b	30eec <ftello64@plt+0x1f664>
   30e5c:	bl	1172c <__errno_location@plt>
   30e60:	mov	r1, #12
   30e64:	str	r1, [r0]
   30e68:	mov	r0, r9
   30e6c:	sub	sp, fp, #28
   30e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e74:	bl	1172c <__errno_location@plt>
   30e78:	ldr	r0, [r0]
   30e7c:	cmp	r0, #22
   30e80:	bne	30ed4 <ftello64@plt+0x1f64c>
   30e84:	add	r0, sp, #28
   30e88:	add	r3, sp, #32
   30e8c:	mov	r1, #0
   30e90:	mov	r2, #0
   30e94:	str	r0, [sp]
   30e98:	ldr	r0, [sp, #20]
   30e9c:	bl	11504 <iconv@plt>
   30ea0:	cmn	r0, #1
   30ea4:	beq	30ed4 <ftello64@plt+0x1f64c>
   30ea8:	ldr	r0, [sp, #28]
   30eac:	cmp	r0, #0
   30eb0:	bne	30ef8 <ftello64@plt+0x1f670>
   30eb4:	ldr	r0, [sp, #16]
   30eb8:	mov	r9, #0
   30ebc:	str	sl, [r0]
   30ec0:	ldr	r0, [fp, #8]
   30ec4:	str	r6, [r0]
   30ec8:	mov	r0, r9
   30ecc:	sub	sp, fp, #28
   30ed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30ed4:	ldr	r0, [sp, #16]
   30ed8:	ldr	r1, [r0]
   30edc:	cmp	sl, r1
   30ee0:	beq	30eec <ftello64@plt+0x1f664>
   30ee4:	mov	r0, sl
   30ee8:	bl	15b80 <ftello64@plt+0x42f8>
   30eec:	mov	r0, r9
   30ef0:	sub	sp, fp, #28
   30ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30ef8:	bl	11864 <abort@plt>
   30efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30f00:	add	fp, sp, #28
   30f04:	sub	sp, sp, #20
   30f08:	mov	r8, r1
   30f0c:	str	r0, [sp, #16]
   30f10:	bl	11714 <strlen@plt>
   30f14:	cmp	r0, #4096	; 0x1000
   30f18:	mov	r5, r0
   30f1c:	str	r0, [sp, #12]
   30f20:	lslcc	r5, r0, #4
   30f24:	add	r4, r5, #1
   30f28:	mov	r0, r4
   30f2c:	bl	2f7c4 <ftello64@plt+0x1df3c>
   30f30:	cmp	r0, #0
   30f34:	beq	30fe4 <ftello64@plt+0x1f75c>
   30f38:	mov	r7, r0
   30f3c:	mov	r0, #0
   30f40:	mov	r1, #0
   30f44:	mov	r2, #0
   30f48:	mov	r3, #0
   30f4c:	str	r0, [sp]
   30f50:	mov	r0, r8
   30f54:	bl	11504 <iconv@plt>
   30f58:	stmib	sp, {r5, r7}
   30f5c:	add	r5, sp, #4
   30f60:	add	r1, sp, #16
   30f64:	add	r2, sp, #12
   30f68:	add	r3, sp, #8
   30f6c:	mov	r0, r8
   30f70:	str	r5, [sp]
   30f74:	bl	11504 <iconv@plt>
   30f78:	cmn	r0, #1
   30f7c:	beq	30ffc <ftello64@plt+0x1f774>
   30f80:	mov	r6, r7
   30f84:	add	r3, sp, #8
   30f88:	mov	r0, r8
   30f8c:	mov	r1, #0
   30f90:	mov	r2, #0
   30f94:	str	r5, [sp]
   30f98:	bl	11504 <iconv@plt>
   30f9c:	cmn	r0, #1
   30fa0:	beq	3107c <ftello64@plt+0x1f7f4>
   30fa4:	mov	r5, r6
   30fa8:	ldr	r0, [sp, #8]
   30fac:	add	r1, r0, #1
   30fb0:	str	r1, [sp, #8]
   30fb4:	mov	r1, #0
   30fb8:	strb	r1, [r0]
   30fbc:	ldr	r0, [sp, #8]
   30fc0:	sub	r1, r0, r5
   30fc4:	cmp	r1, r4
   30fc8:	bcs	31100 <ftello64@plt+0x1f878>
   30fcc:	mov	r0, r5
   30fd0:	bl	2f7f4 <ftello64@plt+0x1df6c>
   30fd4:	cmp	r0, #0
   30fd8:	moveq	r0, r5
   30fdc:	sub	sp, fp, #28
   30fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30fe4:	bl	1172c <__errno_location@plt>
   30fe8:	mov	r1, #12
   30fec:	str	r1, [r0]
   30ff0:	mov	r0, #0
   30ff4:	sub	sp, fp, #28
   30ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30ffc:	bl	1172c <__errno_location@plt>
   31000:	mov	r9, r0
   31004:	ldr	r0, [r9]
   31008:	cmp	r0, #7
   3100c:	bne	31138 <ftello64@plt+0x1f8b0>
   31010:	cmp	r4, r4, lsl #1
   31014:	bcs	3110c <ftello64@plt+0x1f884>
   31018:	ldr	sl, [sp, #8]
   3101c:	lsl	r4, r4, #1
   31020:	mov	r0, r7
   31024:	mov	r1, r4
   31028:	bl	2f7f4 <ftello64@plt+0x1df6c>
   3102c:	cmp	r0, #0
   31030:	beq	3110c <ftello64@plt+0x1f884>
   31034:	mov	r6, r0
   31038:	sub	r0, sl, r7
   3103c:	add	r5, sp, #4
   31040:	add	r2, sp, #12
   31044:	add	r3, sp, #8
   31048:	add	r1, r6, r0
   3104c:	mvn	r0, r0
   31050:	str	r5, [sp]
   31054:	add	r0, r4, r0
   31058:	str	r1, [sp, #8]
   3105c:	add	r1, sp, #16
   31060:	str	r0, [sp, #4]
   31064:	mov	r0, r8
   31068:	bl	11504 <iconv@plt>
   3106c:	cmn	r0, #1
   31070:	mov	r7, r6
   31074:	beq	31004 <ftello64@plt+0x1f77c>
   31078:	b	30f84 <ftello64@plt+0x1f6fc>
   3107c:	bl	1172c <__errno_location@plt>
   31080:	mov	r7, r0
   31084:	add	r9, sp, #8
   31088:	ldr	r0, [r7]
   3108c:	cmp	r0, #7
   31090:	bne	31120 <ftello64@plt+0x1f898>
   31094:	cmp	r4, r4, lsl #1
   31098:	bcs	31118 <ftello64@plt+0x1f890>
   3109c:	ldr	sl, [sp, #8]
   310a0:	lsl	r4, r4, #1
   310a4:	mov	r0, r6
   310a8:	mov	r1, r4
   310ac:	bl	2f7f4 <ftello64@plt+0x1df6c>
   310b0:	cmp	r0, #0
   310b4:	beq	31118 <ftello64@plt+0x1f890>
   310b8:	mov	r5, r0
   310bc:	sub	r0, sl, r6
   310c0:	mov	r2, #0
   310c4:	mov	r3, r9
   310c8:	add	r1, r5, r0
   310cc:	mvn	r0, r0
   310d0:	add	r0, r4, r0
   310d4:	str	r1, [sp, #8]
   310d8:	mov	r1, #0
   310dc:	str	r0, [sp, #4]
   310e0:	add	r0, sp, #4
   310e4:	str	r0, [sp]
   310e8:	mov	r0, r8
   310ec:	bl	11504 <iconv@plt>
   310f0:	cmn	r0, #1
   310f4:	mov	r6, r5
   310f8:	beq	31088 <ftello64@plt+0x1f800>
   310fc:	b	30fa8 <ftello64@plt+0x1f720>
   31100:	mov	r0, r5
   31104:	sub	sp, fp, #28
   31108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3110c:	mov	r0, #12
   31110:	str	r0, [r9]
   31114:	b	31124 <ftello64@plt+0x1f89c>
   31118:	mov	r0, #12
   3111c:	str	r0, [r7]
   31120:	mov	r7, r6
   31124:	mov	r0, r7
   31128:	bl	15b80 <ftello64@plt+0x42f8>
   3112c:	mov	r0, #0
   31130:	sub	sp, fp, #28
   31134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31138:	cmp	r0, #22
   3113c:	beq	30f80 <ftello64@plt+0x1f6f8>
   31140:	b	31124 <ftello64@plt+0x1f89c>
   31144:	push	{r4, r5, r6, r7, fp, lr}
   31148:	add	fp, sp, #16
   3114c:	mov	r5, r0
   31150:	ldrb	r0, [r0]
   31154:	cmp	r0, #0
   31158:	beq	311c4 <ftello64@plt+0x1f93c>
   3115c:	mov	r4, r1
   31160:	mov	r0, r1
   31164:	mov	r1, r2
   31168:	mov	r6, r2
   3116c:	bl	2f848 <ftello64@plt+0x1dfc0>
   31170:	cmp	r0, #0
   31174:	beq	311c4 <ftello64@plt+0x1f93c>
   31178:	mov	r0, r6
   3117c:	mov	r1, r4
   31180:	bl	11684 <iconv_open@plt>
   31184:	mov	r4, #0
   31188:	cmn	r0, #1
   3118c:	beq	311d8 <ftello64@plt+0x1f950>
   31190:	mov	r6, r0
   31194:	mov	r0, r5
   31198:	mov	r1, r6
   3119c:	bl	30efc <ftello64@plt+0x1f674>
   311a0:	cmp	r0, #0
   311a4:	beq	311f8 <ftello64@plt+0x1f970>
   311a8:	mov	r5, r0
   311ac:	mov	r0, r6
   311b0:	bl	114ec <iconv_close@plt>
   311b4:	cmn	r0, #1
   311b8:	ble	31218 <ftello64@plt+0x1f990>
   311bc:	mov	r0, r5
   311c0:	pop	{r4, r5, r6, r7, fp, pc}
   311c4:	mov	r0, r5
   311c8:	bl	115c4 <strdup@plt>
   311cc:	mov	r4, r0
   311d0:	cmp	r0, #0
   311d4:	beq	311e0 <ftello64@plt+0x1f958>
   311d8:	mov	r0, r4
   311dc:	pop	{r4, r5, r6, r7, fp, pc}
   311e0:	bl	1172c <__errno_location@plt>
   311e4:	mov	r1, #12
   311e8:	mov	r4, #0
   311ec:	str	r1, [r0]
   311f0:	mov	r0, r4
   311f4:	pop	{r4, r5, r6, r7, fp, pc}
   311f8:	bl	1172c <__errno_location@plt>
   311fc:	ldr	r7, [r0]
   31200:	mov	r5, r0
   31204:	mov	r0, r6
   31208:	bl	114ec <iconv_close@plt>
   3120c:	mov	r0, r4
   31210:	str	r7, [r5]
   31214:	pop	{r4, r5, r6, r7, fp, pc}
   31218:	mov	r0, r5
   3121c:	bl	15b80 <ftello64@plt+0x42f8>
   31220:	mov	r0, r4
   31224:	pop	{r4, r5, r6, r7, fp, pc}
   31228:	push	{r4, r5, fp, lr}
   3122c:	add	fp, sp, #8
   31230:	mov	r4, r1
   31234:	mov	r1, #0
   31238:	mov	r5, r0
   3123c:	mov	r2, r4
   31240:	bl	117a4 <memchr@plt>
   31244:	sub	r1, r0, r5
   31248:	cmp	r0, #0
   3124c:	addne	r4, r1, #1
   31250:	mov	r0, r4
   31254:	pop	{r4, r5, fp, pc}
   31258:	push	{r4, sl, fp, lr}
   3125c:	add	fp, sp, #8
   31260:	sub	sp, sp, #264	; 0x108
   31264:	add	r1, sp, #7
   31268:	movw	r2, #257	; 0x101
   3126c:	bl	314c4 <ftello64@plt+0x1fc3c>
   31270:	mov	r4, #0
   31274:	cmp	r0, #0
   31278:	bne	312b8 <ftello64@plt+0x1fa30>
   3127c:	movw	r1, #11255	; 0x2bf7
   31280:	add	r0, sp, #7
   31284:	mov	r2, #2
   31288:	movt	r1, #3
   3128c:	bl	11708 <bcmp@plt>
   31290:	cmp	r0, #0
   31294:	beq	312b8 <ftello64@plt+0x1fa30>
   31298:	movw	r1, #11257	; 0x2bf9
   3129c:	add	r0, sp, #7
   312a0:	mov	r2, #6
   312a4:	movt	r1, #3
   312a8:	bl	11708 <bcmp@plt>
   312ac:	cmp	r0, #0
   312b0:	mov	r4, r0
   312b4:	movwne	r4, #1
   312b8:	mov	r0, r4
   312bc:	sub	sp, fp, #8
   312c0:	pop	{r4, sl, fp, pc}
   312c4:	push	{r4, sl, fp, lr}
   312c8:	add	fp, sp, #8
   312cc:	mov	r4, #0
   312d0:	adds	r0, r0, #16
   312d4:	adc	r1, r4, #0
   312d8:	rsb	r2, r1, #0
   312dc:	eors	r2, r2, r1
   312e0:	movwne	r2, #1
   312e4:	cmp	r0, #0
   312e8:	bmi	31308 <ftello64@plt+0x1fa80>
   312ec:	cmp	r2, #0
   312f0:	asreq	r2, r0, #31
   312f4:	eoreq	r3, r0, r0
   312f8:	andeq	r2, r2, #1
   312fc:	eoreq	r1, r1, r2
   31300:	orrseq	r1, r3, r1
   31304:	beq	31310 <ftello64@plt+0x1fa88>
   31308:	mov	r0, r4
   3130c:	pop	{r4, sl, fp, pc}
   31310:	bl	11678 <malloc@plt>
   31314:	cmp	r0, #0
   31318:	addne	r4, r0, #8
   3131c:	movne	r1, #8
   31320:	bfine	r4, r1, #0, #4
   31324:	subne	r0, r4, r0
   31328:	strbne	r0, [r4, #-1]
   3132c:	mov	r0, r4
   31330:	pop	{r4, sl, fp, pc}
   31334:	push	{fp, lr}
   31338:	mov	fp, sp
   3133c:	tst	r0, #7
   31340:	bne	3135c <ftello64@plt+0x1fad4>
   31344:	tst	r0, #8
   31348:	popeq	{fp, pc}
   3134c:	ldrb	r1, [r0, #-1]
   31350:	sub	r0, r0, r1
   31354:	pop	{fp, lr}
   31358:	b	15b80 <ftello64@plt+0x42f8>
   3135c:	bl	11864 <abort@plt>
   31360:	push	{r4, sl, fp, lr}
   31364:	add	fp, sp, #8
   31368:	mov	r4, r0
   3136c:	bl	11534 <wcwidth@plt>
   31370:	cmn	r0, #1
   31374:	popgt	{r4, sl, fp, pc}
   31378:	mov	r0, r4
   3137c:	bl	115f4 <iswcntrl@plt>
   31380:	clz	r0, r0
   31384:	lsr	r0, r0, #5
   31388:	pop	{r4, sl, fp, pc}
   3138c:	push	{r4, r5, r6, sl, fp, lr}
   31390:	add	fp, sp, #16
   31394:	mov	r4, r0
   31398:	mov	r0, r1
   3139c:	mov	r5, r1
   313a0:	ldr	r1, [r0], #16
   313a4:	cmp	r1, r0
   313a8:	beq	313b4 <ftello64@plt+0x1fb2c>
   313ac:	mov	r6, r1
   313b0:	b	313c4 <ftello64@plt+0x1fb3c>
   313b4:	ldr	r2, [r5, #4]
   313b8:	add	r6, r4, #16
   313bc:	mov	r0, r6
   313c0:	bl	1157c <memcpy@plt>
   313c4:	str	r6, [r4]
   313c8:	ldr	r0, [r5, #4]
   313cc:	str	r0, [r4, #4]
   313d0:	ldrb	r0, [r5, #8]
   313d4:	strb	r0, [r4, #8]
   313d8:	cmp	r0, #0
   313dc:	ldrne	r0, [r5, #12]
   313e0:	strne	r0, [r4, #12]
   313e4:	pop	{r4, r5, r6, sl, fp, pc}
   313e8:	movw	r2, #11264	; 0x2c00
   313ec:	ubfx	r1, r0, #5, #3
   313f0:	and	r0, r0, #31
   313f4:	movt	r2, #3
   313f8:	ldr	r1, [r2, r1, lsl #2]
   313fc:	mov	r2, #1
   31400:	and	r0, r1, r2, lsl r0
   31404:	cmp	r0, #0
   31408:	movwne	r0, #1
   3140c:	bx	lr
   31410:	push	{r4, r5, r6, sl, fp, lr}
   31414:	add	fp, sp, #16
   31418:	sub	sp, sp, #56	; 0x38
   3141c:	mov	r5, r0
   31420:	bl	11630 <__ctype_get_mb_cur_max@plt>
   31424:	cmp	r0, #2
   31428:	bcc	314b4 <ftello64@plt+0x1fc2c>
   3142c:	mov	r4, #0
   31430:	mov	r0, sp
   31434:	str	r4, [sp, #8]
   31438:	str	r4, [sp, #4]
   3143c:	strb	r4, [sp, #12]
   31440:	strb	r4, [sp]
   31444:	str	r5, [sp, #16]
   31448:	bl	309b8 <ftello64@plt+0x1f130>
   3144c:	ldrb	r0, [sp, #24]
   31450:	cmp	r0, #0
   31454:	beq	31464 <ftello64@plt+0x1fbdc>
   31458:	ldr	r0, [sp, #28]
   3145c:	cmp	r0, #0
   31460:	beq	314a8 <ftello64@plt+0x1fc20>
   31464:	mov	r6, #0
   31468:	mov	r5, sp
   3146c:	mov	r4, #0
   31470:	strb	r6, [sp, #12]
   31474:	ldr	r0, [sp, #16]
   31478:	ldr	r1, [sp, #20]
   3147c:	add	r0, r0, r1
   31480:	str	r0, [sp, #16]
   31484:	mov	r0, r5
   31488:	bl	309b8 <ftello64@plt+0x1f130>
   3148c:	ldrb	r1, [sp, #24]
   31490:	ldr	r0, [sp, #28]
   31494:	add	r4, r4, #1
   31498:	cmp	r1, #0
   3149c:	beq	31470 <ftello64@plt+0x1fbe8>
   314a0:	cmp	r0, #0
   314a4:	bne	31470 <ftello64@plt+0x1fbe8>
   314a8:	mov	r0, r4
   314ac:	sub	sp, fp, #16
   314b0:	pop	{r4, r5, r6, sl, fp, pc}
   314b4:	mov	r0, r5
   314b8:	sub	sp, fp, #16
   314bc:	pop	{r4, r5, r6, sl, fp, lr}
   314c0:	b	11714 <strlen@plt>
   314c4:	push	{r4, r5, r6, r7, fp, lr}
   314c8:	add	fp, sp, #16
   314cc:	mov	r4, r1
   314d0:	mov	r1, #0
   314d4:	mov	r6, r2
   314d8:	bl	117e0 <setlocale@plt>
   314dc:	cmp	r0, #0
   314e0:	beq	31510 <ftello64@plt+0x1fc88>
   314e4:	mov	r7, r0
   314e8:	bl	11714 <strlen@plt>
   314ec:	cmp	r0, r6
   314f0:	bcs	3152c <ftello64@plt+0x1fca4>
   314f4:	add	r2, r0, #1
   314f8:	mov	r0, r4
   314fc:	mov	r1, r7
   31500:	bl	1157c <memcpy@plt>
   31504:	mov	r5, #0
   31508:	mov	r0, r5
   3150c:	pop	{r4, r5, r6, r7, fp, pc}
   31510:	mov	r5, #22
   31514:	cmp	r6, #0
   31518:	beq	31554 <ftello64@plt+0x1fccc>
   3151c:	mov	r0, #0
   31520:	strb	r0, [r4]
   31524:	mov	r0, r5
   31528:	pop	{r4, r5, r6, r7, fp, pc}
   3152c:	mov	r5, #34	; 0x22
   31530:	cmp	r6, #0
   31534:	beq	31554 <ftello64@plt+0x1fccc>
   31538:	sub	r6, r6, #1
   3153c:	mov	r0, r4
   31540:	mov	r1, r7
   31544:	mov	r2, r6
   31548:	bl	1157c <memcpy@plt>
   3154c:	mov	r0, #0
   31550:	strb	r0, [r4, r6]
   31554:	mov	r0, r5
   31558:	pop	{r4, r5, r6, r7, fp, pc}
   3155c:	mov	r1, #0
   31560:	b	117e0 <setlocale@plt>
   31564:	cmp	r3, #0
   31568:	cmpeq	r2, #0
   3156c:	bne	31590 <ftello64@plt+0x1fd08>
   31570:	cmp	r1, #0
   31574:	movlt	r1, #-2147483648	; 0x80000000
   31578:	movlt	r0, #0
   3157c:	blt	3158c <ftello64@plt+0x1fd04>
   31580:	cmpeq	r0, #0
   31584:	mvnne	r1, #-2147483648	; 0x80000000
   31588:	mvnne	r0, #0
   3158c:	b	31674 <ftello64@plt+0x1fdec>
   31590:	sub	sp, sp, #8
   31594:	push	{sp, lr}
   31598:	cmp	r1, #0
   3159c:	blt	315bc <ftello64@plt+0x1fd34>
   315a0:	cmp	r3, #0
   315a4:	blt	315f0 <ftello64@plt+0x1fd68>
   315a8:	bl	31684 <ftello64@plt+0x1fdfc>
   315ac:	ldr	lr, [sp, #4]
   315b0:	add	sp, sp, #8
   315b4:	pop	{r2, r3}
   315b8:	bx	lr
   315bc:	rsbs	r0, r0, #0
   315c0:	sbc	r1, r1, r1, lsl #1
   315c4:	cmp	r3, #0
   315c8:	blt	31614 <ftello64@plt+0x1fd8c>
   315cc:	bl	31684 <ftello64@plt+0x1fdfc>
   315d0:	ldr	lr, [sp, #4]
   315d4:	add	sp, sp, #8
   315d8:	pop	{r2, r3}
   315dc:	rsbs	r0, r0, #0
   315e0:	sbc	r1, r1, r1, lsl #1
   315e4:	rsbs	r2, r2, #0
   315e8:	sbc	r3, r3, r3, lsl #1
   315ec:	bx	lr
   315f0:	rsbs	r2, r2, #0
   315f4:	sbc	r3, r3, r3, lsl #1
   315f8:	bl	31684 <ftello64@plt+0x1fdfc>
   315fc:	ldr	lr, [sp, #4]
   31600:	add	sp, sp, #8
   31604:	pop	{r2, r3}
   31608:	rsbs	r0, r0, #0
   3160c:	sbc	r1, r1, r1, lsl #1
   31610:	bx	lr
   31614:	rsbs	r2, r2, #0
   31618:	sbc	r3, r3, r3, lsl #1
   3161c:	bl	31684 <ftello64@plt+0x1fdfc>
   31620:	ldr	lr, [sp, #4]
   31624:	add	sp, sp, #8
   31628:	pop	{r2, r3}
   3162c:	rsbs	r2, r2, #0
   31630:	sbc	r3, r3, r3, lsl #1
   31634:	bx	lr
   31638:	cmp	r3, #0
   3163c:	cmpeq	r2, #0
   31640:	bne	31658 <ftello64@plt+0x1fdd0>
   31644:	cmp	r1, #0
   31648:	cmpeq	r0, #0
   3164c:	mvnne	r1, #0
   31650:	mvnne	r0, #0
   31654:	b	31674 <ftello64@plt+0x1fdec>
   31658:	sub	sp, sp, #8
   3165c:	push	{sp, lr}
   31660:	bl	31684 <ftello64@plt+0x1fdfc>
   31664:	ldr	lr, [sp, #4]
   31668:	add	sp, sp, #8
   3166c:	pop	{r2, r3}
   31670:	bx	lr
   31674:	push	{r1, lr}
   31678:	mov	r0, #8
   3167c:	bl	114d4 <raise@plt>
   31680:	pop	{r1, pc}
   31684:	cmp	r1, r3
   31688:	cmpeq	r0, r2
   3168c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31690:	mov	r4, r0
   31694:	movcc	r0, #0
   31698:	mov	r5, r1
   3169c:	ldr	lr, [sp, #36]	; 0x24
   316a0:	movcc	r1, r0
   316a4:	bcc	317a0 <ftello64@plt+0x1ff18>
   316a8:	cmp	r3, #0
   316ac:	clzeq	ip, r2
   316b0:	clzne	ip, r3
   316b4:	addeq	ip, ip, #32
   316b8:	cmp	r5, #0
   316bc:	clzeq	r1, r4
   316c0:	addeq	r1, r1, #32
   316c4:	clzne	r1, r5
   316c8:	sub	ip, ip, r1
   316cc:	sub	sl, ip, #32
   316d0:	lsl	r9, r3, ip
   316d4:	rsb	fp, ip, #32
   316d8:	orr	r9, r9, r2, lsl sl
   316dc:	orr	r9, r9, r2, lsr fp
   316e0:	lsl	r8, r2, ip
   316e4:	cmp	r5, r9
   316e8:	cmpeq	r4, r8
   316ec:	movcc	r0, #0
   316f0:	movcc	r1, r0
   316f4:	bcc	31710 <ftello64@plt+0x1fe88>
   316f8:	mov	r0, #1
   316fc:	subs	r4, r4, r8
   31700:	lsl	r1, r0, sl
   31704:	orr	r1, r1, r0, lsr fp
   31708:	lsl	r0, r0, ip
   3170c:	sbc	r5, r5, r9
   31710:	cmp	ip, #0
   31714:	beq	317a0 <ftello64@plt+0x1ff18>
   31718:	lsr	r6, r8, #1
   3171c:	orr	r6, r6, r9, lsl #31
   31720:	lsr	r7, r9, #1
   31724:	mov	r2, ip
   31728:	b	3174c <ftello64@plt+0x1fec4>
   3172c:	subs	r3, r4, r6
   31730:	sbc	r8, r5, r7
   31734:	adds	r3, r3, r3
   31738:	adc	r8, r8, r8
   3173c:	adds	r4, r3, #1
   31740:	adc	r5, r8, #0
   31744:	subs	r2, r2, #1
   31748:	beq	31768 <ftello64@plt+0x1fee0>
   3174c:	cmp	r5, r7
   31750:	cmpeq	r4, r6
   31754:	bcs	3172c <ftello64@plt+0x1fea4>
   31758:	adds	r4, r4, r4
   3175c:	adc	r5, r5, r5
   31760:	subs	r2, r2, #1
   31764:	bne	3174c <ftello64@plt+0x1fec4>
   31768:	lsr	r3, r4, ip
   3176c:	orr	r3, r3, r5, lsl fp
   31770:	lsr	r2, r5, ip
   31774:	orr	r3, r3, r5, lsr sl
   31778:	adds	r0, r0, r4
   3177c:	mov	r4, r3
   31780:	lsl	r3, r2, ip
   31784:	orr	r3, r3, r4, lsl sl
   31788:	lsl	ip, r4, ip
   3178c:	orr	r3, r3, r4, lsr fp
   31790:	adc	r1, r1, r5
   31794:	subs	r0, r0, ip
   31798:	mov	r5, r2
   3179c:	sbc	r1, r1, r3
   317a0:	cmp	lr, #0
   317a4:	strdne	r4, [lr]
   317a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   317ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   317b0:	mov	r7, r0
   317b4:	ldr	r6, [pc, #72]	; 31804 <ftello64@plt+0x1ff7c>
   317b8:	ldr	r5, [pc, #72]	; 31808 <ftello64@plt+0x1ff80>
   317bc:	add	r6, pc, r6
   317c0:	add	r5, pc, r5
   317c4:	sub	r6, r6, r5
   317c8:	mov	r8, r1
   317cc:	mov	r9, r2
   317d0:	bl	11484 <pthread_mutex_unlock@plt-0x20>
   317d4:	asrs	r6, r6, #2
   317d8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   317dc:	mov	r4, #0
   317e0:	add	r4, r4, #1
   317e4:	ldr	r3, [r5], #4
   317e8:	mov	r2, r9
   317ec:	mov	r1, r8
   317f0:	mov	r0, r7
   317f4:	blx	r3
   317f8:	cmp	r6, r4
   317fc:	bne	317e0 <ftello64@plt+0x1ff58>
   31800:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31804:	andeq	r1, r1, r8, asr #14
   31808:	andeq	r1, r1, r0, asr #14
   3180c:	bx	lr
   31810:	ldr	r3, [pc, #12]	; 31824 <ftello64@plt+0x1ff9c>
   31814:	mov	r1, #0
   31818:	add	r3, pc, r3
   3181c:	ldr	r2, [r3]
   31820:	b	11750 <__cxa_atexit@plt>
   31824:	andeq	r1, r1, r4, asr #18

Disassembly of section .fini:

00031828 <.fini>:
   31828:	push	{r3, lr}
   3182c:	pop	{r3, pc}
