0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1689604284,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/alu_control.v,,blk_mem_gen_0,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sim_1/new/top_test.v,1689603862,verilog,,,,top_tb,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/alu_control.v,1689604832,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/control_top.v,,alu_control,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/clk_div.v,1689596568,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/control_top.v,,clk_div,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/control_top.v,1689600249,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/main_decoder.v,,control_top,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/main_decoder.v,1689598882,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/pc.v,,main_decoder,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/pc.v,1689602627,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/pc_adder.v,,pc,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/pc_adder.v,1689603829,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/top.v,,pc_adder,,,,,,,,
E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sources_1/new/top.v,1689602564,verilog,,E:/Projects/Architecture_Learn/Vivado_exercise/mips_cpu/lab2/lab_2/lab_2.srcs/sim_1/new/top_test.v,,top,,,,,,,,
