Analysis & Synthesis report for a2dv2
Tue Mar 15 11:55:39 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"
 20. SignalTap II Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 23. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 15 11:55:39 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,000                                       ;
;     Total combinational functions  ; 601                                         ;
;     Dedicated logic registers      ; 756                                         ;
; Total registers                    ; 756                                         ;
; Total pins                         ; 249                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; a2d_data_a.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v                                                       ;             ;
; a2dv2.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v                                                            ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                           ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_ku14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ku14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                         ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                              ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld56d4e773/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,000                    ;
;                                             ;                          ;
; Total combinational functions               ; 601                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 275                      ;
;     -- 3 input functions                    ; 186                      ;
;     -- <=2 input functions                  ; 140                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 527                      ;
;     -- arithmetic mode                      ; 74                       ;
;                                             ;                          ;
; Total registers                             ; 756                      ;
;     -- Dedicated logic registers            ; 756                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 249                      ;
; Total memory bits                           ; 3584                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 473                      ;
; Total fan-out                               ; 5077                     ;
; Average fan-out                             ; 2.64                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |a2dv2                                                                                                                                  ; 601 (2)           ; 756 (14)     ; 3584        ; 0            ; 0       ; 0         ; 249  ; 0            ; |a2dv2                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |a2d_data_a:a2d_data_a_inst|                                                                                                         ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 40 (21)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 173 (1)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 172 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 172 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 172 (1)           ; 110 (6)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 171 (0)           ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 171 (130)         ; 104 (76)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 383 (2)           ; 608 (56)     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 381 (0)           ; 552 (0)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 381 (88)          ; 552 (186)    ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_ku14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 67 (1)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 56 (0)            ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 89 (8)            ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 28           ; 128          ; 28           ; 3584 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; In-System Sources and Probes ; 9.1     ; N/A          ; N/A          ; |a2dv2|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                          ; a2d_data_a.v    ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a2da_data[0..13]                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; Total Number of Removed Registers = 14                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 756   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 297   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 391   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |a2dv2|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |a2dv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 14              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 105                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; source ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 298                         ;
; cycloneiii_ff         ; 38                          ;
;     CLR               ; 16                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 13                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 45                          ;
;     normal            ; 45                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 0.94                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 223                                                    ;
; cycloneiii_ff         ; 608                                                    ;
;     CLR               ; 62                                                     ;
;     ENA               ; 96                                                     ;
;     ENA CLR           ; 148                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 9                                                      ;
;     plain             ; 249                                                    ;
; cycloneiii_lcell_comb ; 383                                                    ;
;     arith             ; 66                                                     ;
;         2 data inputs ; 65                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 317                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 109                                                    ;
;         4 data inputs ; 177                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.81                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 172                                      ;
; cycloneiii_ff         ; 110                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 48                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 173                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 165                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 66                                       ;
;         4 data inputs ; 66                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; a2da_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; a2da_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; per_a2da_d[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[0]                       ; N/A     ;
; per_a2da_d[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[0]                       ; N/A     ;
; per_a2da_d[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[10]                      ; N/A     ;
; per_a2da_d[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[10]                      ; N/A     ;
; per_a2da_d[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[11]                      ; N/A     ;
; per_a2da_d[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[11]                      ; N/A     ;
; per_a2da_d[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[12]                      ; N/A     ;
; per_a2da_d[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[12]                      ; N/A     ;
; per_a2da_d[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[13]                      ; N/A     ;
; per_a2da_d[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[13]                      ; N/A     ;
; per_a2da_d[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[1]                       ; N/A     ;
; per_a2da_d[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[1]                       ; N/A     ;
; per_a2da_d[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[2]                       ; N/A     ;
; per_a2da_d[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[2]                       ; N/A     ;
; per_a2da_d[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[3]                       ; N/A     ;
; per_a2da_d[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[3]                       ; N/A     ;
; per_a2da_d[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[4]                       ; N/A     ;
; per_a2da_d[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[4]                       ; N/A     ;
; per_a2da_d[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[5]                       ; N/A     ;
; per_a2da_d[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[5]                       ; N/A     ;
; per_a2da_d[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[6]                       ; N/A     ;
; per_a2da_d[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[6]                       ; N/A     ;
; per_a2da_d[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[7]                       ; N/A     ;
; per_a2da_d[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[7]                       ; N/A     ;
; per_a2da_d[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[8]                       ; N/A     ;
; per_a2da_d[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[8]                       ; N/A     ;
; per_a2da_d[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[9]                       ; N/A     ;
; per_a2da_d[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; per_a2da_d[9]                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Mar 15 11:55:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file a2dv2.v
    Info (12023): Found entity 1: a2dv2 File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12127): Elaborating entity "a2dv2" for the top level hierarchy
Warning (10858): Verilog HDL warning at a2dv2.v(194): object sys_clk used but never assigned File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 194
Warning (10030): Net "sys_clk" at a2dv2.v(194) has no driver or initial value, using a default initial value '0' File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 194
Warning (10034): Output port "LEDG" at a2dv2.v(109) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
Warning (10034): Output port "LEDR" at a2dv2.v(110) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
Warning (10034): Output port "HEX0" at a2dv2.v(119) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
Warning (10034): Output port "HEX1" at a2dv2.v(120) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
Warning (10034): Output port "HEX2" at a2dv2.v(121) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
Warning (10034): Output port "HEX3" at a2dv2.v(122) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
Warning (10034): Output port "HEX4" at a2dv2.v(123) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
Warning (10034): Output port "HEX5" at a2dv2.v(124) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
Warning (10034): Output port "HEX6" at a2dv2.v(125) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
Warning (10034): Output port "HEX7" at a2dv2.v(126) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
Warning (10034): Output port "FL_ADDR" at a2dv2.v(147) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
Warning (10034): Output port "DA" at a2dv2.v(178) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
Warning (10034): Output port "DB" at a2dv2.v(179) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
Warning (10034): Output port "LCD_BLON" at a2dv2.v(129) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
Warning (10034): Output port "LCD_EN" at a2dv2.v(131) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
Warning (10034): Output port "LCD_ON" at a2dv2.v(132) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
Warning (10034): Output port "LCD_RS" at a2dv2.v(133) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
Warning (10034): Output port "LCD_RW" at a2dv2.v(134) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
Warning (10034): Output port "SD_CLK" at a2dv2.v(137) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
Warning (10034): Output port "I2C_SCLK" at a2dv2.v(143) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 143
Warning (10034): Output port "FL_CE_N" at a2dv2.v(148) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
Warning (10034): Output port "FL_OE_N" at a2dv2.v(150) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
Warning (10034): Output port "FL_RST_N" at a2dv2.v(151) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 151
Warning (10034): Output port "FL_WE_N" at a2dv2.v(153) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 153
Warning (10034): Output port "FL_WP_N" at a2dv2.v(154) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
Warning (10034): Output port "ADB_OE" at a2dv2.v(166) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
Warning (10034): Output port "ADB_SPI_CS" at a2dv2.v(168) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
Warning (10034): Output port "AIC_DIN" at a2dv2.v(170) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
Warning (10034): Output port "AIC_SPI_CS" at a2dv2.v(174) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
Warning (10034): Output port "AIC_XCLK" at a2dv2.v(175) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
Warning (10034): Output port "CLKOUT0" at a2dv2.v(177) has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
Info (12128): Elaborating entity "a2d_data_a" for hierarchy "a2d_data_a:a2d_data_a_inst" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 242
Info (12128): Elaborating entity "altsource_probe" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 72
Info (12130): Elaborated megafunction instantiation "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 72
Info (12133): Instantiated megafunction "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 72
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "a2da"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ku14.tdf
    Info (12023): Found entity 1: altsyncram_ku14 File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ku14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.15.11:55:30 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SCLK" and its non-tri-state driver. File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 157
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SDIO" and its non-tri-state driver. File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 130
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 138
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 139
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 144
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 149
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13040): bidirectional pin "FPGA_CLK_B_N" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13040): bidirectional pin "FPGA_CLK_B_P" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 183
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 184
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "FPGA_CLK_A_N" is fed by VCC File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
    Warning (13033): The pin "FPGA_CLK_A_P" is fed by GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 157
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 109
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 110
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 119
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 120
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 121
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 122
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 123
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 124
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 125
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 126
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 129
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 131
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 132
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 133
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 134
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 137
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 143
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 147
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 148
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 150
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 151
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 153
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 161
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 163
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 166
    Warning (13410): Pin "ADB_SPI_CS" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 177
    Warning (13410): Pin "DA[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[7]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[8]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[9]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[10]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[11]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[12]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DA[13]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 350
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 105
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 106
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 113
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 113
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 113
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 116
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 140
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 152
    Warning (15610): No output dependent on input pin "ADA_OR" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (15610): No output dependent on input pin "ADB_D[0]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[1]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[2]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[3]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[4]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[5]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[6]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[7]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[8]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[9]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[10]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[11]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[12]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_D[13]" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 164
    Warning (15610): No output dependent on input pin "ADB_DCO" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "ADB_OR" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 167
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 176
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 185
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/Jesse/github projects/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
Info (21057): Implemented 1296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 1014 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Tue Mar 15 11:55:39 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:47


