--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf

Design file:              TOP_LEVEL.ncd
Physical constraint file: TOP_LEVEL.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk_i
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
button_restart_game_i|    4.576(R)|      SLOW  |   -2.334(R)|      FAST  |game_clk_s        |   0.000|
rst_i                |   12.575(R)|      SLOW  |   -1.470(R)|      FAST  |game_clk_s        |   0.000|
                     |   15.575(R)|      SLOW  |   -2.648(R)|      FAST  |pixel_clk_s       |   0.000|
                     |   11.000(R)|      SLOW  |   -3.517(R)|      FAST  |spi_clk_s         |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Blue_o<0>   |        25.659(R)|      SLOW  |         5.180(R)|      FAST  |game_clk_s        |   0.000|
            |        26.506(R)|      SLOW  |         5.392(R)|      FAST  |pixel_clk_s       |   0.000|
Blue_o<1>   |        24.264(R)|      SLOW  |         5.999(R)|      FAST  |game_clk_s        |   0.000|
            |        25.111(R)|      SLOW  |         5.511(R)|      FAST  |pixel_clk_s       |   0.000|
Green_o<0>  |        24.040(R)|      SLOW  |         6.217(R)|      FAST  |game_clk_s        |   0.000|
            |        24.887(R)|      SLOW  |         5.801(R)|      FAST  |pixel_clk_s       |   0.000|
Green_o<1>  |        24.197(R)|      SLOW  |         5.341(R)|      FAST  |game_clk_s        |   0.000|
            |        25.978(R)|      SLOW  |         5.514(R)|      FAST  |pixel_clk_s       |   0.000|
Green_o<2>  |        24.930(R)|      SLOW  |         5.666(R)|      FAST  |game_clk_s        |   0.000|
            |        25.777(R)|      SLOW  |         5.480(R)|      FAST  |pixel_clk_s       |   0.000|
HS_o        |         7.929(R)|      SLOW  |         4.126(R)|      FAST  |pixel_clk_s       |   0.000|
Red_o<0>    |        24.015(R)|      SLOW  |         5.634(R)|      FAST  |game_clk_s        |   0.000|
            |        25.368(R)|      SLOW  |         5.246(R)|      FAST  |pixel_clk_s       |   0.000|
Red_o<1>    |        24.620(R)|      SLOW  |         5.612(R)|      FAST  |game_clk_s        |   0.000|
            |        26.310(R)|      SLOW  |         5.059(R)|      FAST  |pixel_clk_s       |   0.000|
Red_o<2>    |        23.946(R)|      SLOW  |         5.839(R)|      FAST  |game_clk_s        |   0.000|
            |        25.830(R)|      SLOW  |         5.379(R)|      FAST  |pixel_clk_s       |   0.000|
SCLK_p0_o   |        10.698(R)|      SLOW  |         5.729(R)|      FAST  |spi_clk_s         |   0.000|
SCLK_p1_o   |        10.248(R)|      SLOW  |         5.421(R)|      FAST  |spi_clk_s         |   0.000|
VS_o        |         8.807(R)|      SLOW  |         4.660(R)|      FAST  |pixel_clk_s       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   16.149|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 22 20:15:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



