# Softcore RISC V CPU

A single cycle implementation of the rv32i ISA created with VHDL

Built for the Basys 3 board
