// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2025 Antmicro
// SPDX-License-Identifier: CC0-1.0

`verilator_config
`ifdef WORKERS
hier_workers -module "Test" -workers `WORKERS
hier_workers -module "Check" -workers `WORKERS
`endif
