Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  8 00:24:11 2024
| Host         : LAPTOP-H1BP50B7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_SINE_RAM_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_SINE_RAM_0_0 from xilinx.com:user:SINE_RAM:2.0 (Rev. 6) to xilinx.com:user:SINE_RAM:2.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_SINE_RAM_0_0'. These changes may impact your design.


-Upgrade has added port 'enable'

-Upgrade has added port 'sin_data'


