---
COUNT: 1
DESCRIPTION: HSU_PTA CSR Spec
INTR:
  FATAL_0:
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rmmu_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: emmu_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: db_region_lut_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: db_address_mapping_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: vp_lut_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b3_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd0
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd1
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd2
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_4k_bound_cross_err
      WIDTH: 1
  FATAL_1:
    - DESCRIPTION: ''
      NAME: c1_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd0
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd1
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd2
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd3
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd4
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_tlp_ovf_err
      WIDTH: 1
  NON_FATAL_0:
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl0_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: data_buf_sl1_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl0_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl1_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: desc_buf_sl2_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rmmu_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: emmu_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: db_region_lut_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: db_address_mapping_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: vp_lut_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: int_ds_table_b3_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: reserved
      NAME: rsvd0
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd1
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd2
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_4k_bound_cross_err
      WIDTH: 1
  NON_FATAL_1:
    - DESCRIPTION: ''
      NAME: c1_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd0
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd1
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd2
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_oor_pfvf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd3
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_np_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_ur_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_oor_addr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_db_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_csr_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_msix_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_pba_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: rsvd4
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_other_reg_access_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_poison_wr_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_rmmu_miss_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_4k_bound_cross_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_p_rc_int_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_tlp_ovf_err
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_tlp_ovf_err
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_PTA_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_pta_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_pta_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_pta_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: ''
        NAME: data_buf_sl0_b0_merr
        WIDTH: 1
      - &2
        DESCRIPTION: ''
        NAME: data_buf_sl1_b0_merr
        WIDTH: 1
      - &3
        DESCRIPTION: ''
        NAME: data_buf_sl0_b1_merr
        WIDTH: 1
      - &4
        DESCRIPTION: ''
        NAME: data_buf_sl1_b1_merr
        WIDTH: 1
      - &5
        DESCRIPTION: ''
        NAME: data_buf_sl0_b2_merr
        WIDTH: 1
      - &6
        DESCRIPTION: ''
        NAME: data_buf_sl1_b2_merr
        WIDTH: 1
      - &7
        DESCRIPTION: ''
        NAME: data_buf_sl0_b3_merr
        WIDTH: 1
      - &8
        DESCRIPTION: ''
        NAME: data_buf_sl1_b3_merr
        WIDTH: 1
      - &9
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b0_merr
        WIDTH: 1
      - &10
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b0_merr
        WIDTH: 1
      - &11
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b0_merr
        WIDTH: 1
      - &12
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b1_merr
        WIDTH: 1
      - &13
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b1_merr
        WIDTH: 1
      - &14
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b1_merr
        WIDTH: 1
      - &15
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b2_merr
        WIDTH: 1
      - &16
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b2_merr
        WIDTH: 1
      - &17
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b2_merr
        WIDTH: 1
      - &18
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b3_merr
        WIDTH: 1
      - &19
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b3_merr
        WIDTH: 1
      - &20
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b3_merr
        WIDTH: 1
      - &21
        DESCRIPTION: ''
        NAME: rmmu_merr
        WIDTH: 1
      - &22
        DESCRIPTION: ''
        NAME: emmu_merr
        WIDTH: 1
      - &23
        DESCRIPTION: ''
        NAME: db_region_lut_merr
        WIDTH: 1
      - &24
        DESCRIPTION: ''
        NAME: db_address_mapping_merr
        WIDTH: 1
      - &25
        DESCRIPTION: ''
        NAME: vp_lut_merr
        WIDTH: 1
      - &26
        DESCRIPTION: ''
        NAME: int_ds_table_b0_merr
        WIDTH: 1
      - &27
        DESCRIPTION: ''
        NAME: int_ds_table_b1_merr
        WIDTH: 1
      - &28
        DESCRIPTION: ''
        NAME: int_ds_table_b2_merr
        WIDTH: 1
      - &29
        DESCRIPTION: ''
        NAME: int_ds_table_b3_merr
        WIDTH: 1
      - &30
        DESCRIPTION: ''
        NAME: c0_oor_pfvf_err
        WIDTH: 1
      - &31
        DESCRIPTION: ''
        NAME: c0_np_oor_addr_err
        WIDTH: 1
      - &32
        DESCRIPTION: ''
        NAME: c0_np_db_access_err
        WIDTH: 1
      - &33
        DESCRIPTION: ''
        NAME: c0_np_csr_reg_access_err
        WIDTH: 1
      - &34
        DESCRIPTION: ''
        NAME: c0_np_msix_reg_access_err
        WIDTH: 1
      - &35
        DESCRIPTION: ''
        NAME: c0_np_pba_reg_access_err
        WIDTH: 1
      - &36
        DESCRIPTION: ''
        NAME: rsvd0
        WIDTH: 1
      - &37
        DESCRIPTION: ''
        NAME: c0_np_other_reg_access_err
        WIDTH: 1
      - &38
        DESCRIPTION: ''
        NAME: c0_np_rmmu_miss_err
        WIDTH: 1
      - &39
        DESCRIPTION: ''
        NAME: c0_ur_err
        WIDTH: 1
      - &40
        DESCRIPTION: ''
        NAME: c0_p_oor_addr_err
        WIDTH: 1
      - &41
        DESCRIPTION: ''
        NAME: c0_p_db_access_err
        WIDTH: 1
      - &42
        DESCRIPTION: ''
        NAME: c0_p_csr_reg_access_err
        WIDTH: 1
      - &43
        DESCRIPTION: ''
        NAME: c0_p_msix_reg_access_err
        WIDTH: 1
      - &44
        DESCRIPTION: ''
        NAME: c0_p_pba_reg_access_err
        WIDTH: 1
      - &45
        DESCRIPTION: ''
        NAME: rsvd1
        WIDTH: 1
      - &46
        DESCRIPTION: ''
        NAME: c0_p_other_reg_access_err
        WIDTH: 1
      - &47
        DESCRIPTION: ''
        NAME: c0_p_poison_wr_err
        WIDTH: 1
      - &48
        DESCRIPTION: ''
        NAME: c0_p_rmmu_miss_err
        WIDTH: 1
      - &49
        DESCRIPTION: ''
        NAME: c1_oor_pfvf_err
        WIDTH: 1
      - &50
        DESCRIPTION: ''
        NAME: c1_np_oor_addr_err
        WIDTH: 1
      - &51
        DESCRIPTION: ''
        NAME: c1_np_db_access_err
        WIDTH: 1
      - &52
        DESCRIPTION: ''
        NAME: c1_np_csr_reg_access_err
        WIDTH: 1
      - &53
        DESCRIPTION: ''
        NAME: c1_np_msix_reg_access_err
        WIDTH: 1
      - &54
        DESCRIPTION: ''
        NAME: c1_np_pba_reg_access_err
        WIDTH: 1
      - &55
        DESCRIPTION: ''
        NAME: rsvd2
        WIDTH: 1
      - &56
        DESCRIPTION: ''
        NAME: c1_np_other_reg_access_err
        WIDTH: 1
      - &57
        DESCRIPTION: ''
        NAME: c1_np_rmmu_miss_err
        WIDTH: 1
      - &58
        DESCRIPTION: ''
        NAME: c1_ur_err
        WIDTH: 1
      - &59
        DESCRIPTION: ''
        NAME: c0_np_4k_bound_cross_err
        WIDTH: 1
      - &60
        DESCRIPTION: ''
        NAME: c1_np_4k_bound_cross_err
        WIDTH: 1
      - &61
        DESCRIPTION: ''
        NAME: c2_np_4k_bound_cross_err
        WIDTH: 1
      - &62
        DESCRIPTION: ''
        NAME: c3_np_4k_bound_cross_err
        WIDTH: 1
      - &63
        DESCRIPTION: ''
        NAME: c0_p_4k_bound_cross_err
        WIDTH: 1
      - &64
        DESCRIPTION: ''
        NAME: c1_p_4k_bound_cross_err
        WIDTH: 1
    NAME: hsu_pta_fatal_0_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
    NAME: hsu_pta_fatal_0_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
    NAME: hsu_pta_fatal_0_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
    NAME: hsu_pta_fatal_0_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
    NAME: hsu_pta_fatal_0_intr_bclr
  - ATTR: 256
    FLDLST:
      - &65
        DESCRIPTION: ''
        NAME: c1_p_oor_addr_err
        WIDTH: 1
      - &66
        DESCRIPTION: ''
        NAME: c1_p_db_access_err
        WIDTH: 1
      - &67
        DESCRIPTION: ''
        NAME: c1_p_csr_reg_access_err
        WIDTH: 1
      - &68
        DESCRIPTION: ''
        NAME: c1_p_msix_reg_access_err
        WIDTH: 1
      - &69
        DESCRIPTION: ''
        NAME: c1_p_pba_reg_access_err
        WIDTH: 1
      - &70
        DESCRIPTION: ''
        NAME: rsvd0
        WIDTH: 1
      - &71
        DESCRIPTION: ''
        NAME: c1_p_other_reg_access_err
        WIDTH: 1
      - &72
        DESCRIPTION: ''
        NAME: c1_p_poison_wr_err
        WIDTH: 1
      - &73
        DESCRIPTION: ''
        NAME: c1_p_rmmu_miss_err
        WIDTH: 1
      - &74
        DESCRIPTION: ''
        NAME: c2_oor_pfvf_err
        WIDTH: 1
      - &75
        DESCRIPTION: ''
        NAME: c2_np_oor_addr_err
        WIDTH: 1
      - &76
        DESCRIPTION: ''
        NAME: c2_np_db_access_err
        WIDTH: 1
      - &77
        DESCRIPTION: ''
        NAME: c2_np_csr_reg_access_err
        WIDTH: 1
      - &78
        DESCRIPTION: ''
        NAME: c2_np_msix_reg_access_err
        WIDTH: 1
      - &79
        DESCRIPTION: ''
        NAME: c2_np_pba_reg_access_err
        WIDTH: 1
      - &80
        DESCRIPTION: ''
        NAME: rsvd1
        WIDTH: 1
      - &81
        DESCRIPTION: ''
        NAME: c2_np_other_reg_access_err
        WIDTH: 1
      - &82
        DESCRIPTION: ''
        NAME: c2_np_rmmu_miss_err
        WIDTH: 1
      - &83
        DESCRIPTION: ''
        NAME: c2_ur_err
        WIDTH: 1
      - &84
        DESCRIPTION: ''
        NAME: c2_p_oor_addr_err
        WIDTH: 1
      - &85
        DESCRIPTION: ''
        NAME: c2_p_db_access_err
        WIDTH: 1
      - &86
        DESCRIPTION: ''
        NAME: c2_p_csr_reg_access_err
        WIDTH: 1
      - &87
        DESCRIPTION: ''
        NAME: c2_p_msix_reg_access_err
        WIDTH: 1
      - &88
        DESCRIPTION: ''
        NAME: c2_p_pba_reg_access_err
        WIDTH: 1
      - &89
        DESCRIPTION: ''
        NAME: rsvd2
        WIDTH: 1
      - &90
        DESCRIPTION: ''
        NAME: c2_p_other_reg_access_err
        WIDTH: 1
      - &91
        DESCRIPTION: ''
        NAME: c2_p_poison_wr_err
        WIDTH: 1
      - &92
        DESCRIPTION: ''
        NAME: c2_p_rmmu_miss_err
        WIDTH: 1
      - &93
        DESCRIPTION: ''
        NAME: c3_oor_pfvf_err
        WIDTH: 1
      - &94
        DESCRIPTION: ''
        NAME: c3_np_oor_addr_err
        WIDTH: 1
      - &95
        DESCRIPTION: ''
        NAME: c3_np_db_access_err
        WIDTH: 1
      - &96
        DESCRIPTION: ''
        NAME: c3_np_csr_reg_access_err
        WIDTH: 1
      - &97
        DESCRIPTION: ''
        NAME: c3_np_msix_reg_access_err
        WIDTH: 1
      - &98
        DESCRIPTION: ''
        NAME: c3_np_pba_reg_access_err
        WIDTH: 1
      - &99
        DESCRIPTION: ''
        NAME: rsvd3
        WIDTH: 1
      - &100
        DESCRIPTION: ''
        NAME: c3_np_other_reg_access_err
        WIDTH: 1
      - &101
        DESCRIPTION: ''
        NAME: c3_np_rmmu_miss_err
        WIDTH: 1
      - &102
        DESCRIPTION: ''
        NAME: c3_ur_err
        WIDTH: 1
      - &103
        DESCRIPTION: ''
        NAME: c3_p_oor_addr_err
        WIDTH: 1
      - &104
        DESCRIPTION: ''
        NAME: c3_p_db_access_err
        WIDTH: 1
      - &105
        DESCRIPTION: ''
        NAME: c3_p_csr_reg_access_err
        WIDTH: 1
      - &106
        DESCRIPTION: ''
        NAME: c3_p_msix_reg_access_err
        WIDTH: 1
      - &107
        DESCRIPTION: ''
        NAME: c3_p_pba_reg_access_err
        WIDTH: 1
      - &108
        DESCRIPTION: ''
        NAME: rsvd4
        WIDTH: 1
      - &109
        DESCRIPTION: ''
        NAME: c3_p_other_reg_access_err
        WIDTH: 1
      - &110
        DESCRIPTION: ''
        NAME: c3_p_poison_wr_err
        WIDTH: 1
      - &111
        DESCRIPTION: ''
        NAME: c3_p_rmmu_miss_err
        WIDTH: 1
      - &112
        DESCRIPTION: ''
        NAME: c2_p_4k_bound_cross_err
        WIDTH: 1
      - &113
        DESCRIPTION: ''
        NAME: c3_p_4k_bound_cross_err
        WIDTH: 1
      - &114
        DESCRIPTION: ''
        NAME: c0_p_rc_int_err
        WIDTH: 1
      - &115
        DESCRIPTION: ''
        NAME: c1_p_rc_int_err
        WIDTH: 1
      - &116
        DESCRIPTION: ''
        NAME: c2_p_rc_int_err
        WIDTH: 1
      - &117
        DESCRIPTION: ''
        NAME: c3_p_rc_int_err
        WIDTH: 1
      - &118
        DESCRIPTION: ''
        NAME: c0_tlp_ovf_err
        WIDTH: 1
      - &119
        DESCRIPTION: ''
        NAME: c1_tlp_ovf_err
        WIDTH: 1
      - &120
        DESCRIPTION: ''
        NAME: c2_tlp_ovf_err
        WIDTH: 1
      - &121
        DESCRIPTION: ''
        NAME: c3_tlp_ovf_err
        WIDTH: 1
    NAME: hsu_pta_fatal_1_intr_cause
  - ATTR: 512
    FLDLST:
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
    NAME: hsu_pta_fatal_1_intr_stat
  - ATTR: 1024
    FLDLST:
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
    NAME: hsu_pta_fatal_1_intr_mask
  - ATTR: 2048
    FLDLST:
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
    NAME: hsu_pta_fatal_1_intr_bset
  - ATTR: 4096
    FLDLST:
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
    NAME: hsu_pta_fatal_1_intr_bclr
  - ATTR: 256
    FLDLST:
      - &122
        DESCRIPTION: ''
        NAME: data_buf_sl0_b0_serr
        WIDTH: 1
      - &123
        DESCRIPTION: ''
        NAME: data_buf_sl1_b0_serr
        WIDTH: 1
      - &124
        DESCRIPTION: ''
        NAME: data_buf_sl0_b1_serr
        WIDTH: 1
      - &125
        DESCRIPTION: ''
        NAME: data_buf_sl1_b1_serr
        WIDTH: 1
      - &126
        DESCRIPTION: ''
        NAME: data_buf_sl0_b2_serr
        WIDTH: 1
      - &127
        DESCRIPTION: ''
        NAME: data_buf_sl1_b2_serr
        WIDTH: 1
      - &128
        DESCRIPTION: ''
        NAME: data_buf_sl0_b3_serr
        WIDTH: 1
      - &129
        DESCRIPTION: ''
        NAME: data_buf_sl1_b3_serr
        WIDTH: 1
      - &130
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b0_serr
        WIDTH: 1
      - &131
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b0_serr
        WIDTH: 1
      - &132
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b0_serr
        WIDTH: 1
      - &133
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b1_serr
        WIDTH: 1
      - &134
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b1_serr
        WIDTH: 1
      - &135
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b1_serr
        WIDTH: 1
      - &136
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b2_serr
        WIDTH: 1
      - &137
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b2_serr
        WIDTH: 1
      - &138
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b2_serr
        WIDTH: 1
      - &139
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b3_serr
        WIDTH: 1
      - &140
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b3_serr
        WIDTH: 1
      - &141
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b3_serr
        WIDTH: 1
      - &142
        DESCRIPTION: ''
        NAME: rmmu_serr
        WIDTH: 1
      - &143
        DESCRIPTION: ''
        NAME: emmu_serr
        WIDTH: 1
      - &144
        DESCRIPTION: ''
        NAME: db_region_lut_serr
        WIDTH: 1
      - &145
        DESCRIPTION: ''
        NAME: db_address_mapping_serr
        WIDTH: 1
      - &146
        DESCRIPTION: ''
        NAME: vp_lut_serr
        WIDTH: 1
      - &147
        DESCRIPTION: ''
        NAME: int_ds_table_b0_serr
        WIDTH: 1
      - &148
        DESCRIPTION: ''
        NAME: int_ds_table_b1_serr
        WIDTH: 1
      - &149
        DESCRIPTION: ''
        NAME: int_ds_table_b2_serr
        WIDTH: 1
      - &150
        DESCRIPTION: ''
        NAME: int_ds_table_b3_serr
        WIDTH: 1
      - &151
        DESCRIPTION: ''
        NAME: c0_oor_pfvf_err
        WIDTH: 1
      - &152
        DESCRIPTION: ''
        NAME: c0_np_oor_addr_err
        WIDTH: 1
      - &153
        DESCRIPTION: ''
        NAME: c0_np_db_access_err
        WIDTH: 1
      - &154
        DESCRIPTION: ''
        NAME: c0_np_csr_reg_access_err
        WIDTH: 1
      - &155
        DESCRIPTION: ''
        NAME: c0_np_msix_reg_access_err
        WIDTH: 1
      - &156
        DESCRIPTION: ''
        NAME: c0_np_pba_reg_access_err
        WIDTH: 1
      - &157
        DESCRIPTION: reserved
        NAME: rsvd0
        WIDTH: 1
      - &158
        DESCRIPTION: ''
        NAME: c0_np_other_reg_access_err
        WIDTH: 1
      - &159
        DESCRIPTION: ''
        NAME: c0_np_rmmu_miss_err
        WIDTH: 1
      - &160
        DESCRIPTION: ''
        NAME: c0_ur_err
        WIDTH: 1
      - &161
        DESCRIPTION: ''
        NAME: c0_p_oor_addr_err
        WIDTH: 1
      - &162
        DESCRIPTION: ''
        NAME: c0_p_db_access_err
        WIDTH: 1
      - &163
        DESCRIPTION: ''
        NAME: c0_p_csr_reg_access_err
        WIDTH: 1
      - &164
        DESCRIPTION: ''
        NAME: c0_p_msix_reg_access_err
        WIDTH: 1
      - &165
        DESCRIPTION: ''
        NAME: c0_p_pba_reg_access_err
        WIDTH: 1
      - &166
        DESCRIPTION: ''
        NAME: rsvd1
        WIDTH: 1
      - &167
        DESCRIPTION: ''
        NAME: c0_p_other_reg_access_err
        WIDTH: 1
      - &168
        DESCRIPTION: ''
        NAME: c0_p_poison_wr_err
        WIDTH: 1
      - &169
        DESCRIPTION: ''
        NAME: c0_p_rmmu_miss_err
        WIDTH: 1
      - &170
        DESCRIPTION: ''
        NAME: c1_oor_pfvf_err
        WIDTH: 1
      - &171
        DESCRIPTION: ''
        NAME: c1_np_oor_addr_err
        WIDTH: 1
      - &172
        DESCRIPTION: ''
        NAME: c1_np_db_access_err
        WIDTH: 1
      - &173
        DESCRIPTION: ''
        NAME: c1_np_csr_reg_access_err
        WIDTH: 1
      - &174
        DESCRIPTION: ''
        NAME: c1_np_msix_reg_access_err
        WIDTH: 1
      - &175
        DESCRIPTION: ''
        NAME: c1_np_pba_reg_access_err
        WIDTH: 1
      - &176
        DESCRIPTION: ''
        NAME: rsvd2
        WIDTH: 1
      - &177
        DESCRIPTION: ''
        NAME: c1_np_other_reg_access_err
        WIDTH: 1
      - &178
        DESCRIPTION: ''
        NAME: c1_np_rmmu_miss_err
        WIDTH: 1
      - &179
        DESCRIPTION: ''
        NAME: c1_ur_err
        WIDTH: 1
      - &180
        DESCRIPTION: ''
        NAME: c0_np_4k_bound_cross_err
        WIDTH: 1
      - &181
        DESCRIPTION: ''
        NAME: c1_np_4k_bound_cross_err
        WIDTH: 1
      - &182
        DESCRIPTION: ''
        NAME: c2_np_4k_bound_cross_err
        WIDTH: 1
      - &183
        DESCRIPTION: ''
        NAME: c3_np_4k_bound_cross_err
        WIDTH: 1
      - &184
        DESCRIPTION: ''
        NAME: c0_p_4k_bound_cross_err
        WIDTH: 1
      - &185
        DESCRIPTION: ''
        NAME: c1_p_4k_bound_cross_err
        WIDTH: 1
    NAME: hsu_pta_non_fatal_0_intr_cause
  - ATTR: 512
    FLDLST:
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
    NAME: hsu_pta_non_fatal_0_intr_stat
  - ATTR: 1024
    FLDLST:
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
    NAME: hsu_pta_non_fatal_0_intr_mask
  - ATTR: 2048
    FLDLST:
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
    NAME: hsu_pta_non_fatal_0_intr_bset
  - ATTR: 4096
    FLDLST:
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
    NAME: hsu_pta_non_fatal_0_intr_bclr
  - ATTR: 256
    FLDLST:
      - &186
        DESCRIPTION: ''
        NAME: c1_p_oor_addr_err
        WIDTH: 1
      - &187
        DESCRIPTION: ''
        NAME: c1_p_db_access_err
        WIDTH: 1
      - &188
        DESCRIPTION: ''
        NAME: c1_p_csr_reg_access_err
        WIDTH: 1
      - &189
        DESCRIPTION: ''
        NAME: c1_p_msix_reg_access_err
        WIDTH: 1
      - &190
        DESCRIPTION: ''
        NAME: c1_p_pba_reg_access_err
        WIDTH: 1
      - &191
        DESCRIPTION: ''
        NAME: rsvd0
        WIDTH: 1
      - &192
        DESCRIPTION: ''
        NAME: c1_p_other_reg_access_err
        WIDTH: 1
      - &193
        DESCRIPTION: ''
        NAME: c1_p_poison_wr_err
        WIDTH: 1
      - &194
        DESCRIPTION: ''
        NAME: c1_p_rmmu_miss_err
        WIDTH: 1
      - &195
        DESCRIPTION: ''
        NAME: c2_oor_pfvf_err
        WIDTH: 1
      - &196
        DESCRIPTION: ''
        NAME: c2_np_oor_addr_err
        WIDTH: 1
      - &197
        DESCRIPTION: ''
        NAME: c2_np_db_access_err
        WIDTH: 1
      - &198
        DESCRIPTION: ''
        NAME: c2_np_csr_reg_access_err
        WIDTH: 1
      - &199
        DESCRIPTION: ''
        NAME: c2_np_msix_reg_access_err
        WIDTH: 1
      - &200
        DESCRIPTION: ''
        NAME: c2_np_pba_reg_access_err
        WIDTH: 1
      - &201
        DESCRIPTION: ''
        NAME: rsvd1
        WIDTH: 1
      - &202
        DESCRIPTION: ''
        NAME: c2_np_other_reg_access_err
        WIDTH: 1
      - &203
        DESCRIPTION: ''
        NAME: c2_np_rmmu_miss_err
        WIDTH: 1
      - &204
        DESCRIPTION: ''
        NAME: c2_ur_err
        WIDTH: 1
      - &205
        DESCRIPTION: ''
        NAME: c2_p_oor_addr_err
        WIDTH: 1
      - &206
        DESCRIPTION: ''
        NAME: c2_p_db_access_err
        WIDTH: 1
      - &207
        DESCRIPTION: ''
        NAME: c2_p_csr_reg_access_err
        WIDTH: 1
      - &208
        DESCRIPTION: ''
        NAME: c2_p_msix_reg_access_err
        WIDTH: 1
      - &209
        DESCRIPTION: ''
        NAME: c2_p_pba_reg_access_err
        WIDTH: 1
      - &210
        DESCRIPTION: ''
        NAME: rsvd2
        WIDTH: 1
      - &211
        DESCRIPTION: ''
        NAME: c2_p_other_reg_access_err
        WIDTH: 1
      - &212
        DESCRIPTION: ''
        NAME: c2_p_poison_wr_err
        WIDTH: 1
      - &213
        DESCRIPTION: ''
        NAME: c2_p_rmmu_miss_err
        WIDTH: 1
      - &214
        DESCRIPTION: ''
        NAME: c3_oor_pfvf_err
        WIDTH: 1
      - &215
        DESCRIPTION: ''
        NAME: c3_np_oor_addr_err
        WIDTH: 1
      - &216
        DESCRIPTION: ''
        NAME: c3_np_db_access_err
        WIDTH: 1
      - &217
        DESCRIPTION: ''
        NAME: c3_np_csr_reg_access_err
        WIDTH: 1
      - &218
        DESCRIPTION: ''
        NAME: c3_np_msix_reg_access_err
        WIDTH: 1
      - &219
        DESCRIPTION: ''
        NAME: c3_np_pba_reg_access_err
        WIDTH: 1
      - &220
        DESCRIPTION: ''
        NAME: rsvd3
        WIDTH: 1
      - &221
        DESCRIPTION: ''
        NAME: c3_np_other_reg_access_err
        WIDTH: 1
      - &222
        DESCRIPTION: ''
        NAME: c3_np_rmmu_miss_err
        WIDTH: 1
      - &223
        DESCRIPTION: ''
        NAME: c3_ur_err
        WIDTH: 1
      - &224
        DESCRIPTION: ''
        NAME: c3_p_oor_addr_err
        WIDTH: 1
      - &225
        DESCRIPTION: ''
        NAME: c3_p_db_access_err
        WIDTH: 1
      - &226
        DESCRIPTION: ''
        NAME: c3_p_csr_reg_access_err
        WIDTH: 1
      - &227
        DESCRIPTION: ''
        NAME: c3_p_msix_reg_access_err
        WIDTH: 1
      - &228
        DESCRIPTION: ''
        NAME: c3_p_pba_reg_access_err
        WIDTH: 1
      - &229
        DESCRIPTION: ''
        NAME: rsvd4
        WIDTH: 1
      - &230
        DESCRIPTION: ''
        NAME: c3_p_other_reg_access_err
        WIDTH: 1
      - &231
        DESCRIPTION: ''
        NAME: c3_p_poison_wr_err
        WIDTH: 1
      - &232
        DESCRIPTION: ''
        NAME: c3_p_rmmu_miss_err
        WIDTH: 1
      - &233
        DESCRIPTION: ''
        NAME: c2_p_4k_bound_cross_err
        WIDTH: 1
      - &234
        DESCRIPTION: ''
        NAME: c3_p_4k_bound_cross_err
        WIDTH: 1
      - &235
        DESCRIPTION: ''
        NAME: c0_p_rc_int_err
        WIDTH: 1
      - &236
        DESCRIPTION: ''
        NAME: c1_p_rc_int_err
        WIDTH: 1
      - &237
        DESCRIPTION: ''
        NAME: c2_p_rc_int_err
        WIDTH: 1
      - &238
        DESCRIPTION: ''
        NAME: c3_p_rc_int_err
        WIDTH: 1
      - &239
        DESCRIPTION: ''
        NAME: c0_tlp_ovf_err
        WIDTH: 1
      - &240
        DESCRIPTION: ''
        NAME: c1_tlp_ovf_err
        WIDTH: 1
      - &241
        DESCRIPTION: ''
        NAME: c2_tlp_ovf_err
        WIDTH: 1
      - &242
        DESCRIPTION: ''
        NAME: c3_tlp_ovf_err
        WIDTH: 1
    NAME: hsu_pta_non_fatal_1_intr_cause
  - ATTR: 512
    FLDLST:
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
    NAME: hsu_pta_non_fatal_1_intr_stat
  - ATTR: 1024
    FLDLST:
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
    NAME: hsu_pta_non_fatal_1_intr_mask
  - ATTR: 2048
    FLDLST:
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
    NAME: hsu_pta_non_fatal_1_intr_bset
  - ATTR: 4096
    FLDLST:
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
    NAME: hsu_pta_non_fatal_1_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_PTA Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_pta_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pta_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pta_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: HSU PCI CSR Map
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Endpoint CSR Base Page Address
                                           
        NAME: ep_csr_base
        WIDTH: 36
    NAME: hsu_pta_ep_csr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Interrupt Message address
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Base Full page address.
                                           
        NAME: f1_base_int
        WIDTH: 52
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            2^(F1-stride_intr+6) is the byte address difference.
                                           
        NAME: f1_stride_int
        WIDTH: 4
    NAME: hsu_pta_interrupt_base_stride
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Interrupt Message address
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Match the incoming bus address with this 48bit interrupt message address to identify an interrupt.
                                           
        NAME: int_msg_addr
        WIDTH: 63
    NAME: hsu_pta_interrupt_message_address
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FLR bits per function used for CPL drop
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: drop
        WIDTH: 272
    NAME: hsu_pta_cpl_flr_drop
  - ATTR: 5
    DESCRIPTION: PTA FLA Ring Module ID
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: module_id
        WIDTH: 8
    NAME: hsu_pta_fla_ring_module_id_cfg
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                   [0]  - data_buff_sl0_b0 uncorr err
                                                   [1]  - data_buff_sl1_b0 uncorr err
                                                   [2]  - data_buff_sl0_b1 uncorr err
                                                   [3]  - data_buff_sl1_b1 uncorr err
                                                   [4]  - data_buff_sl0_b2 uncorr err
                                                   [5]  - data_buff_sl1_b2 uncorr err
                                                   [6]  - data_buff_sl0_b3 uncorr err
                                                   [7]  - data_buff_sl1_b3 uncorr err
                                                   [8]  - desc_buff_sl0_b0 uncorr err
                                                   [9]  - desc_buff_sl1_b0 uncorr err
                                                   [10] - desc_buff_sl2_b0 uncorr err
                                                   [11] - desc_buff_sl0_b1 uncorr err
                                                   [12] - desc_buff_sl1_b1 uncorr err
                                                   [13] - desc_buff_sl2_b1 uncorr err
                                                   [14] - desc_buff_sl0_b2 uncorr err
                                                   [15] - desc_buff_sl1_b2 uncorr err
                                                   [16] - desc_buff_sl2_b2 uncorr err
                                                   [17] - desc_buff_sl0_b3 uncorr err
                                                   [18] - desc_buff_sl1_b3 uncorr err
                                                   [19] - desc_buff_sl2_b3 uncorr err
                                                   [20] - rmmu uncorr err
                                                   [21] - emmu uncorr err
                                                   [22] - db_region_lut uncorr err
                                                   [23] - db_address_mapping uncorr err
                                                   [24] - vp_lut uncorr err
                                                   [25] - int_ds_table_b0 uncorr err
                                                   [26] - int_ds_table_b1 uncorr err
                                                   [27] - int_ds_table_b2 uncorr err
                                                   [28] - int_ds_table_b3 uncorr err
                                                   [29] - data_buff_sl0_b0 corr err
                                                   [30] - data_buff_sl1_b0 corr err
                                                   [31] - data_buff_sl0_b1 corr err
                                                   [32] - data_buff_sl1_b1 corr err
                                                   [33] - data_buff_sl0_b2 corr err
                                                   [34] - data_buff_sl1_b2 corr err
                                                   [35] - data_buff_sl0_b3 corr err
                                                   [36] - data_buff_sl1_b3 corr err
                                                   [37] - desc_buff_sl0_b0 corr err
                                                   [38] - desc_buff_sl1_b0 corr err
                                                   [39] - desc_buff_sl2_b0 corr err
                                                   [40] - desc_buff_sl0_b1 corr err
                                                   [41] - desc_buff_sl1_b1 corr err
                                                   [42] - desc_buff_sl2_b1 corr err
                                                   [43] - desc_buff_sl0_b2 corr err
                                                   [44] - desc_buff_sl1_b2 corr err
                                                   [45] - desc_buff_sl2_b2 corr err
                                                   [46] - desc_buff_sl0_b3 corr err
                                                   [47] - desc_buff_sl1_b3 corr err
                                                   [48] - desc_buff_sl2_b3 corr err
                                                   [49] - rmmu corr err
                                                   [50] - emmu corr err
                                                   [51] - db_region_lut corr err
                                                   [52] - db_address_mapping corr err
                                                   [53] - vp_lut corr err
                                                   [54] - int_ds_table_b0 corr err
                                                   [55] - int_ds_table_b1 corr err
                                                   [56] - int_ds_table_b2 corr err
                                                   [57] - int_ds_table_b3 corr err
          
                                                  
        NAME: val
        WIDTH: 58
    NAME: hsu_pta_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 40
    NAME: hsu_pta_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 10
    NAME: hsu_pta_sram_log_addr
  - ATTR: 5
    DESCRIPTION: PTA mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl0_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl1_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl0_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl1_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl0_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl1_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl0_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: data_buf_sl1_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl0_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl1_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: desc_buf_sl2_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rmmu
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: emmu
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: db_region_lut
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: db_address_mapping
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: vp_lut
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: int_ds_table_b0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: int_ds_table_b1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: int_ds_table_b2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: int_ds_table_b3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: '0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: hsu_pta_mem_err_inj_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: VF Partition amongst 16 PFs lookup table
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Base VF number of this PF.
                                           
        NAME: vf_base
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of VFs attached to this PF.
                                           
        NAME: num_vf
        WIDTH: 9
    NAME: hsu_pta_vf_partition_lut
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PTA RootPort MMU
    ENTRIES: 1024
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Sticky bit: Indicates RMMU authentication failure on this
                                          region id.
                                           
        NAME: miss
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				15:0 Requester Id
                                          17:16 Controller Id
                                           
        NAME: expected_id
        WIDTH: 18
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				F1 Base Page address
                                           
        NAME: f1_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				F1 Limit Page address
                                           
        NAME: f1_limit
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				1:This F1 memory region can be read
                                           
        NAME: rd_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				1:This F1 memory region can be written
                                           
        NAME: wr_en
        WIDTH: 1
    NAME: hsu_pta_rmmu
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PTA RID CAM
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Valid bit
                                           
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Controller Id
                                           
        NAME: cid
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Routing Id 
                                           
        NAME: rid
        WIDTH: 16
    NAME: hsu_pta_rid_cam
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PTA Endpoint MMU
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address.
                                          For a NVME Function, this field MUST be equal to {BAR1, BAR0}[63:12]
                                           
        NAME: ep_reg_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Limit Page address.
                                          Programing limit to be less than base essentially disables the mapping.
                                           
        NAME: ep_reg_limit
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address.
                                          It points to a F1 ?Register? space (Not the CSR) (Assuming 48b F1 phy address)
                                           
        NAME: f1_reg_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address
                                           
        NAME: ep_bm_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Limit Page address
                                           
        NAME: ep_bm_limit
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address.
                                          It points to F1 On-chip BM Direct region within one cluster. 
                                          One possible usage: An EP function is allocated a reserved BM region from a picked processor cluster for low latency application. 
                                           
        NAME: f1_bm_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address
                                           
        NAME: ep_hbm_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Limit Page address
                                           
        NAME: ep_hbm_limit
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address.
                                          It points to F1 HBM region.
                                          Most of prefetchable PCI memory space is expected to be mapped to this HBM region instead of onchip
                                          BM region.  
                                           
        NAME: f1_hbm_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address
                                           
        NAME: ep_ddr_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Limit Page address
                                           
        NAME: ep_ddr_limit
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				Base Page address.
                                          It points to F1 DDR4 buffer region. 
                                          For prefetchable memory space that requires big capacity but low throughput
                                          it can be mapped to DDR4 buffer region. 
                                           
        NAME: f1_ddr_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				1:Enable this function to access F1 CSR.
                                           
        NAME: csr_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           1: Accesses to some MSI-X memory are terminated in HSU.
                                           0: MSI-X memory accesses are not terminated in HSU. 
                                           
        NAME: msix_tbl_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           QWORD-aligned offset within REG region.
                                           
        NAME: msix_tbl_offset
        WIDTH: 45
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           QWORD-aligned offset within REG region.
                                           
        NAME: msix_pba_offset
        WIDTH: 45
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Same/Less than Table Size in MSI-X capability structure.
                                           Encoded as n-1 for table that has n entries
                                           
        NAME: msix_tbl_size
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           HSU Slice provides 6k entry MSIX structures shared by all EPs. Each EP is assigned
                                           a portion from local structures.
                                           Local_MSIX_base+Vector_offset is used to lookup an indirection table.
                                           
        NAME: local_msix_base
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Base allows mapping NVMe registers into arbitrary offset in REG region.
                                           
        NAME: intm_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1:Terminate DWORD memory access to offset 0Ch and 10h. Enabled for NVMe functions.
                                            0:For non  NVMe functions. 
                                           
        NAME: nvme_intm_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          . 
                                           
        NAME: reg_vp
        WIDTH: 8
    NAME: hsu_pta_emmu
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PCI CSR Map
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Requester Id to authenticate incoming RID for F1 CSR access permission.
                                           
        NAME: rid
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           1: Any remote PCI function can access F1 CSR.
                                           0: Only remote PCI function whose Requester Id equals RID can access F1 CSR.
                                           
        NAME: rid_any
        WIDTH: 1
    NAME: hsu_pta_csr_rid_auth
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PCI CSR Map
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Disable Cpl Hdr credit returns to PLDA.
                                           
        NAME: hdr_crd_dis
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Disable Cpl Data credit returns to PDLA.
                                           
        NAME: data_crd_dis
        WIDTH: 1
    NAME: hsu_pta_cpl_crd_ctl
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU PCI CSR Map
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Base Page Address.
                                           
        NAME: f1_msg_base
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Head pointer
                                           
        NAME: hd_ptr
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Tail pointer:points to boundary of TLPs
                                           
        NAME: tail_ptr
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            0: 64K
                                            n: n entries (n != 0)
                                           
        NAME: size
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Destination vp per controller to deliver MISC Fifo WUs, RMMU_miss WUs, and PWP generated WUs.
                                           
        NAME: vp_id
        WIDTH: 8
    NAME: hsu_pta_misc_fifo
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU Doorbell Region Lookup Table
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           PCI Doorbell Base Page address.
                                           
        NAME: doorbell_base
        WIDTH: 52
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           PCI Doorbell Limit Page Address.
                                           
        NAME: doorbell_limit
        WIDTH: 52
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           2^ (Doorbell_stride + 2) is the byte address difference between the addresses of 2
                                           consecutive pointers in the Register address space.
                                           
        NAME: doorbell_stride
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           0:4B
             				 1:8B
                                           A legal write into Doorbell for a given Function has to be 4B access with all bytes enabled, or 8B writewith all bytes enabled. 
                                           This static bit indicates whether the Function is using 4B size or 8B size doorbell.
                                           
        NAME: doorbell_access_size
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1: When doing SQ doorbell coalescing, OR the MSB bit (bit31 or bit63 depending upon the doorbell access size) of the doorbell data values so that if any door                                  bell has it set, the coalesced MSB bit will be set.
                                           
        NAME: sticky_sq_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n\n                                 "
        NAME: sticky_cq_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n\n                                 "
        NAME: crc_profile
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Base address of VP Lookup Table
                                           
        NAME: vp_lut_base
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            00:8 entries.
                                            01:16 entries.
                                            10:32 entries.
                                            11:64 entries.
                                           
        NAME: vp_lut_range
        WIDTH: 2
    NAME: hsu_pta_doorbell_region_lut
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: HSU Doorbell Address Mapping Table
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            F1 full page address for SQ 0 Tail Pointer.
                                           
        NAME: f1_base_sq
        WIDTH: 52
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				 2^ (F1_stride_sq + 6) is the byte address difference between the addresses of Tail pointers of 
                                           2 consecutive SQ in F1 physical address space.
                                           
        NAME: f1_stride_sq
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            F1 full page address for CQ 0 Tail Pointer.
                                           
        NAME: f1_base_cq
        WIDTH: 52
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				 2^ (F1_stride_cq + 6) is the byte address difference between the addresses of head pointers of 
                                           2 consecutive CQ in F1 physical address space.
                                           
        NAME: f1_stride_cq
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
          				  1: HW forces the doorbells of a SQ-CQ pair to be sent to the same VP.
                                            0: HW does not enforce it.
                                           
        NAME: pair_sq_cq
        WIDTH: 1
    NAME: hsu_pta_doorbell_address_mapping_table
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Destination VP Lookup Table for doorbell WUs
    ENTRIES: 1024
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Destination VP for Doorbell WUs.
                                           
        NAME: vp_id
        WIDTH: 8
    NAME: hsu_pta_vp_lookup_table
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Id masks per CRC profile
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 0.
                                           
        NAME: id_mask0
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 1.
                                           
        NAME: id_mask1
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 2.
                                           
        NAME: id_mask2
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 3.
                                           
        NAME: id_mask3
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 4.
                                           
        NAME: id_mask4
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            ID Mask 5.
                                           
        NAME: id_mask5
        WIDTH: 24
    NAME: hsu_pta_crc_profile_lut
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Interrupt State Bits
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt state 2 bits:
                                            00: Idle.
                                            01: Interrupt received.
                                            11: WU was scheduled.
                                            10: Reserved
                                           
        NAME: int_state
        WIDTH: 2
    NAME: hsu_pta_interrupt_state
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Non Posted Requests Pending as WUs
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: cnt
        WIDTH: 32
    NAME: hsu_pta_pending_np_req_cnt_to_vp
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: TGT Read Data Buffer Credit Count per conroller
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: cnt
        WIDTH: 9
    NAME: hsu_pta_tgt_rdb_crd
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Per controller NP/P_CPL/CPL_RO queues empty status
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: "\n                                 "
        NAME: np_q
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "\n                                 "
        NAME: p_cpl_q
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "\n                                 "
        NAME: cpl_ro_q
        WIDTH: 1
    NAME: hsu_pta_queue_empty_stat
  - ATTR: 6
    DESCRIPTION: Access to PTA Stats Counters
    ENTRIES: 52
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                      Bit position indicating what count is to be read/written
                      [0]  -  C0 NP   Raw Request Count
                      [1]  -  C1 NP   Raw Request Count
                      [2]  -  C2 NP   Raw Request Count
                      [3]  -  C3 NP   Raw Request Count
                      [4]  -  C0 P    Raw Request Count
                      [5]  -  C1 P    Raw Request Count
                      [6]  -  C2 P    Raw Request Count
                      [7]  -  C3 P    Raw Request Count
                      [8]  -  C0 CPL  Raw Request Count
                      [9]  -  C1 CPL  Raw Request Count
                      [10] -  C2 CPl  Raw Request Count
                      [11] -  C3 CPL  Raw Request Count
                      [12] -  C0 NP   Dropped Request Count (Dropped NP -> UR/CA)
                      [13] -  C1 NP   Dropped Request Count (Dropped NP -> UR/CA)
                      [14] -  C2 NP   Dropped Request Count (Dropped NP -> UR/CA)
                      [15] -  C3 NP   Dropped Request Count (Dropped NP -> UR/CA)
                      [16] -  C0 P    Dropped Request Count
                      [17] -  C1 P    Dropped Request Count
                      [18] -  C2 P    Dropped Request Count
                      [19] -  C3 P    Dropped Request Count
                      [20] -  C0 CPL  Dropped Request Count
                      [21] -  C1 CPL  Dropped Request Count
                      [22] -  C2 CPl  Dropped Request Count
                      [23] -  C3 CPL  Dropped Request Count
                      [24] -  C0      DB WUs processed/sent to WQSI
                      [25] -  C1      DB WUs processed/sent to WQSI
                      [26] -  C2      DB WUs processed/sent to WQSI
                      [27] -  C3      DB WUs processed/sent to WQSI
                      [28] -  C0      REG WUs processed/sent to WQSI
                      [29] -  C1      REG WUs processed/sent to WQSI
                      [30] -  C2      REG WUs processed/sent to WQSI
                      [31] -  C3      REG WUs processed/sent to WQSI
                      [32] -  C0      INT WUs processed/sent to WQSI
                      [33] -  C1      INT WUs processed/sent to WQSI
                      [34] -  C2      INT WUs processed/sent to WQSI
                      [35] -  C3      INT WUs processed/sent to WQSI
                      [36] -  C0      MISC WUs processed/sent to WQSI
                      [37] -  C1      MISC WUs processed/sent to WQSI
                      [38] -  C2      MISC WUs processed/sent to WQSI
                      [39] -  C3      MISC WUs processed/sent to WQSI
                      [40] -  C0      PWP WUs processed/sent to WQSI
                      [41] -  C1      PWP WUs processed/sent to WQSI
                      [42] -  C2      PWP WUs processed/sent to WQSI
                      [43] -  C3      PWP WUs processed/sent to WQSI
                      [44] -  C0      WUs processed/sent to TGT
                      [45] -  C1      WUs processed/sent to TGT
                      [46] -  C2      WUs processed/sent to TGT
                      [47] -  C3      WUs processed/sent to TGT
                      [48] -  C0      Overflow TLP count dropped in St-Fw-Buff
                      [49] -  C1      Overflow TLP count dropped in St-Fw-Buff
                      [50] -  C2      Overflow TLP count dropped in St-Fw-Buff
                      [51] -  C3      Overflow TLP count dropped in St-Fw-Buff
                     
        NAME: cnt
        WIDTH: 48
    NAME: hsu_pta_stat_cntr
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Configure error interrupts as fatal/non-fatal per controller
                                 0: Non Fatal, 1: Fatal
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: oor_pfvf_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_oor_addr_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_db_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_csr_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_msix_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_pba_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_other_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_rmmu_miss_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ur_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_oor_addr_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_db_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_csr_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_msix_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_pba_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsvd1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_other_reg_access_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_poison_wr_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_rmmu_miss_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: np_4k_bound_cross_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_4k_bound_cross_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_rc_int_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tlp_ovf_err
        WIDTH: 1
    NAME: hsu_pta_err_int_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Configure errors reported on tl_report_error[17], [18] as uncorrectable/coorectable
                                 0: Correctable, 1: Uncorrectable
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: oor_pfvf_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: p_poison_err
        WIDTH: 1
    NAME: hsu_pta_plda_report_err_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Destination VP Lookup Table for doorbell WUs
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1: The State goes from ?01? to ?00? right after the WU is sent. The legal value of State field are 00 and 01 only.
                                            Do not recommend to turn this bit on.
                                           
        NAME: disable_ack
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            15:0:Expected remote Requester ID.
                                            17:16:The Controller ID within the HSU Slice.
                                           
        NAME: expected_id
        WIDTH: 18
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Destination VP id for this interrupt entry
                                           
        NAME: vp_id
        WIDTH: 8
    NAME: hsu_pta_interrupt_data_structure
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_oor_pfvf_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_oor_addr_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_db_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_tlp_ovf_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_csr_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_msix_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_pba_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_other_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_rmmu_miss_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_rmmu_miss_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_np_4k_bound_cross_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_4k_bound_cross_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_db_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_csr_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_msix_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_oor_addr_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_pba_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_other_reg_access_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_p_poison_wr_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Interrupt Vector
        NAME: int_vec
        WIDTH: 12
      - DEFAULT: 0
        DESCRIPTION: Requester Id
        NAME: req_id
        WIDTH: 16
    NAME: hsu_pta_p_rc_int_err_log
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Log PCIe Hdrs for errors
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Valid, Write 0 to clear log'
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TLP Hdr
        NAME: hdr
        WIDTH: 128
      - DEFAULT: 0
        DESCRIPTION: PF_ID within controller
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VF_ID within controller
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_pta_ur_err_log
    TEST_ATTR: 0
XASIZE: 0
