module halfadder_tb;
wire sum,carry;
reg a,b;
halfadder dut(.sum(sum),.carry(carry),.a(a),.b(b));
initial begin
a=1'b0; b= 1'b0;
#10 a=1'b0; b= 1'b1;
#10 a=1'b1; b= 1'b0;
#10 a=1'b1; b= 1'b1;
#50 $finish;
end
always@(*)
begin


