Generating HDL for page 18.11.02.1 CHANNEL A ZONES VALIDITY CHECK at 10/11/2020 11:07:32 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_11_02_1_CHANNEL_A_ZONES_VALIDITY_CHECK_tb.vhdl, generating default test bench code.
Note: DOT Function at 1B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 1A with output pin(s) of OUT_1A_P
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_A_CH_A_BIT,PS_A_CH_B_BIT
	and logic function of AND
Generating Statement for block at 4B with output pin(s) of OUT_4B_B
	and inputs of OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NOR
Generating Statement for block at 3B with output pin(s) of OUT_3B_L, OUT_3B_L, OUT_3B_L
	and inputs of OUT_4B_B
	and logic function of EQUAL
Generating Statement for block at 2B with output pin(s) of OUT_2B_NoPin
	and inputs of OUT_3B_L,OUT_4F_H
	and logic function of AND
Generating Statement for block at 1B with output pin(s) of OUT_1B_H
	and inputs of OUT_2B_NoPin,OUT_2C_NoPin
	and logic function of NOR
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_A_CH_NOT_A_BIT,PS_A_CH_NOT_B_BIT
	and logic function of AND
Generating Statement for block at 2C with output pin(s) of OUT_2C_NoPin
	and inputs of OUT_3D_B,OUT_4H_G
	and logic function of AND
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_DOT_1B
	and logic function of EQUAL
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_A_CH_A_BIT,PS_A_CH_NOT_B_BIT
	and logic function of AND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin
	and logic function of NOR
Generating Statement for block at 3D with output pin(s) of OUT_3D_B, OUT_3D_B, OUT_3D_B
	and inputs of OUT_4D_C
	and logic function of EQUAL
Generating Statement for block at 1D with output pin(s) of OUT_1D_K
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_A_CH_NOT_A_BIT,PS_A_CH_B_BIT
	and logic function of AND
Generating Statement for block at 2E with output pin(s) of OUT_2E_NoPin
	and inputs of OUT_3B_L,OUT_4H_G
	and logic function of AND
Generating Statement for block at 1E with output pin(s) of OUT_1E_G
	and inputs of OUT_2E_NoPin,OUT_2F_NoPin
	and logic function of NOR
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_A_CH_C_BIT,PS_A_CH_WM_BIT
	and logic function of AND
Generating Statement for block at 4F with output pin(s) of OUT_4F_H, OUT_4F_H
	and inputs of OUT_5F_NoPin,OUT_5G_NoPin
	and logic function of NOR
Generating Statement for block at 2F with output pin(s) of OUT_2F_NoPin
	and inputs of OUT_3D_B,OUT_4F_H
	and logic function of AND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_DOT_1E
	and logic function of EQUAL
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of PS_A_CH_NOT_C_BIT,PS_A_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of PS_A_CH_C_BIT,PS_A_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G, OUT_4H_G
	and inputs of OUT_5H_NoPin,OUT_5I_NoPin
	and logic function of NOR
Generating Statement for block at 5I with output pin(s) of OUT_5I_NoPin
	and inputs of PS_A_CH_NOT_C_BIT,PS_A_CH_WM_BIT
	and logic function of AND
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_1A_P,OUT_1B_H
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_1D_K,OUT_1E_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_A_CH_VC_NOT_ZONE_C_BIT
	from gate output OUT_3B_L
Generating output sheet edge signal assignment to 
	signal PS_A_CH_VC_NU_C_BIT
	from gate output OUT_1C_A
Generating output sheet edge signal assignment to 
	signal PS_A_CH_VC_ZONE_C_BIT
	from gate output OUT_3D_B
Generating output sheet edge signal assignment to 
	signal PS_A_CH_VC_NOT_NU_C_BIT
	from gate output OUT_1F_C
