 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w8_64b
Version: K-2015.06-SP2
Date   : Fri Mar 21 17:37:45 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_63_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_62_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_62_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_61_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_61_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_60_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_59_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_58_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_57_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_56_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_55_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_54_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_53_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_52_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_52_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_51_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_50_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_49_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_48_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_47_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_46_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_45_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_44_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_43_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_42_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_41_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_40_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_39_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_39_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_38_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_37_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_36_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_35_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_34_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_33_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_32_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_31_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_30_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_29_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_28_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_27_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_26_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_25_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_24_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_23_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_22_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_21_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_20_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_19_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_18_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_17_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_16_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_15_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_14_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_13_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_12_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_11_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_10_/E (EDFQD1)                        0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_9_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_8_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_7_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_6_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_5_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_4_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_3_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_2_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_1_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory2_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U697/ZN (INR2XD2)                                 0.499     0.353      0.831 r
  N128 (net)                    64        0.115               0.000      0.831 r
  memory2_reg_0_/E (EDFQD1)                         0.499     0.000      0.831 r
  data arrival time                                                      0.831

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory2_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.166      0.834
  data required time                                                     0.834
  -------------------------------------------------------------------------------
  data required time                                                     0.834
  data arrival time                                                     -0.831
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U394/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n518 (net)                     1        0.001               0.000      0.813 f
  U533/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N89 (net)                      1        0.001               0.000      0.874 r
  Q_reg_48_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_48_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U393/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n544 (net)                     1        0.001               0.000      0.813 f
  U530/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N88 (net)                      1        0.001               0.000      0.874 r
  Q_reg_47_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_47_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_46_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U392/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n534 (net)                     1        0.001               0.000      0.813 f
  U527/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N87 (net)                      1        0.001               0.000      0.874 r
  Q_reg_46_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_46_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U391/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n402 (net)                     1        0.001               0.000      0.813 f
  U524/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N86 (net)                      1        0.001               0.000      0.874 r
  Q_reg_45_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_45_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U593/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n406 (net)                     1        0.001               0.000      0.813 f
  U521/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N85 (net)                      1        0.001               0.000      0.874 r
  Q_reg_44_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_44_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_43_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U390/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n414 (net)                     1        0.001               0.000      0.813 f
  U518/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N84 (net)                      1        0.001               0.000      0.874 r
  Q_reg_43_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_43_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U389/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n362 (net)                     1        0.001               0.000      0.813 f
  U515/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N83 (net)                      1        0.001               0.000      0.874 r
  Q_reg_42_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_42_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U388/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n378 (net)                     1        0.001               0.000      0.813 f
  U512/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N82 (net)                      1        0.001               0.000      0.874 r
  Q_reg_41_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_41_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_40_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U387/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n410 (net)                     1        0.001               0.000      0.813 f
  U602/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N81 (net)                      1        0.001               0.000      0.874 r
  Q_reg_40_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_40_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_39_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U386/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n522 (net)                     1        0.001               0.000      0.813 f
  U508/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N80 (net)                      1        0.001               0.000      0.874 r
  Q_reg_39_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_39_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U385/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n514 (net)                     1        0.001               0.000      0.813 f
  U505/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N79 (net)                      1        0.001               0.000      0.874 r
  Q_reg_38_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_38_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U384/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n486 (net)                     1        0.001               0.000      0.813 f
  U502/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N78 (net)                      1        0.001               0.000      0.874 r
  Q_reg_37_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_37_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U383/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n502 (net)                     1        0.001               0.000      0.813 f
  U499/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N77 (net)                      1        0.001               0.000      0.874 r
  Q_reg_36_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_36_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U382/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n490 (net)                     1        0.001               0.000      0.813 f
  U496/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N76 (net)                      1        0.001               0.000      0.874 r
  Q_reg_35_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_35_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U381/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n478 (net)                     1        0.001               0.000      0.813 f
  U493/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N75 (net)                      1        0.001               0.000      0.874 r
  Q_reg_34_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_34_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U380/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n470 (net)                     1        0.001               0.000      0.813 f
  U491/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N74 (net)                      1        0.001               0.000      0.874 r
  Q_reg_33_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U379/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n458 (net)                     1        0.001               0.000      0.813 f
  U488/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N73 (net)                      1        0.001               0.000      0.874 r
  Q_reg_32_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_31_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U378/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n446 (net)                     1        0.001               0.000      0.813 f
  U485/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N72 (net)                      1        0.001               0.000      0.874 r
  Q_reg_31_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_31_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U377/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n438 (net)                     1        0.001               0.000      0.813 f
  U482/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N71 (net)                      1        0.001               0.000      0.874 r
  Q_reg_30_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_30_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U589/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n426 (net)                     1        0.001               0.000      0.813 f
  U479/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N70 (net)                      1        0.001               0.000      0.874 r
  Q_reg_29_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U376/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n398 (net)                     1        0.001               0.000      0.813 f
  U476/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N69 (net)                      1        0.001               0.000      0.874 r
  Q_reg_28_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U375/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n394 (net)                     1        0.001               0.000      0.813 f
  U473/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N68 (net)                      1        0.001               0.000      0.874 r
  Q_reg_27_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_27_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U374/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n390 (net)                     1        0.001               0.000      0.813 f
  U470/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N67 (net)                      1        0.001               0.000      0.874 r
  Q_reg_26_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_26_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U373/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n386 (net)                     1        0.001               0.000      0.813 f
  U601/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N66 (net)                      1        0.001               0.000      0.874 r
  Q_reg_25_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_25_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U372/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n382 (net)                     1        0.001               0.000      0.813 f
  U466/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N65 (net)                      1        0.001               0.000      0.874 r
  Q_reg_24_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_24_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U371/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n530 (net)                     1        0.001               0.000      0.813 f
  U463/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N64 (net)                      1        0.001               0.000      0.874 r
  Q_reg_23_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_23_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U370/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n526 (net)                     1        0.001               0.000      0.813 f
  U460/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N63 (net)                      1        0.001               0.000      0.874 r
  Q_reg_22_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_22_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_21_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U369/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n370 (net)                     1        0.001               0.000      0.813 f
  U457/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N62 (net)                      1        0.001               0.000      0.874 r
  Q_reg_21_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_21_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_20_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U368/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n338 (net)                     1        0.001               0.000      0.813 f
  U454/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N61 (net)                      1        0.001               0.000      0.874 r
  Q_reg_20_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_20_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U367/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n374 (net)                     1        0.001               0.000      0.813 f
  U451/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N60 (net)                      1        0.001               0.000      0.874 r
  Q_reg_19_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_19_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U366/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n366 (net)                     1        0.001               0.000      0.813 f
  U449/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N59 (net)                      1        0.001               0.000      0.874 r
  Q_reg_18_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_18_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_17_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U365/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n358 (net)                     1        0.001               0.000      0.813 f
  U446/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N58 (net)                      1        0.001               0.000      0.874 r
  Q_reg_17_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_17_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_16_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U364/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n350 (net)                     1        0.001               0.000      0.813 f
  U443/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N57 (net)                      1        0.001               0.000      0.874 r
  Q_reg_16_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_16_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_15_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U363/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n354 (net)                     1        0.001               0.000      0.813 f
  U440/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N56 (net)                      1        0.001               0.000      0.874 r
  Q_reg_15_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_15_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U585/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n346 (net)                     1        0.001               0.000      0.813 f
  U437/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N55 (net)                      1        0.001               0.000      0.874 r
  Q_reg_14_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_14_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_64b        ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[0] (in)                                         0.015     0.002      0.202 f
  A[0] (net)                     3        0.003               0.000      0.202 f
  U348/ZN (INVD1)                                   0.073     0.045      0.247 r
  n275 (net)                     4        0.008               0.000      0.247 r
  U358/ZN (ND2D0)                                   0.109     0.086      0.333 f
  n281 (net)                     2        0.005               0.000      0.333 f
  U347/ZN (NR2XD0)                                  0.207     0.145      0.478 r
  n548 (net)                    15        0.011               0.000      0.478 r
  U351/Z (BUFFD1)                                   0.320     0.232      0.710 r
  n538 (net)                    51        0.036               0.000      0.710 r
  U362/ZN (AOI22D0)                                 0.135     0.103      0.813 f
  n342 (net)                     1        0.001               0.000      0.813 f
  U434/ZN (ND4D0)                                   0.062     0.060      0.874 r
  N54 (net)                      1        0.001               0.000      0.874 r
  Q_reg_13_/D (EDFQD1)                              0.062     0.000      0.874 r
  data arrival time                                                      0.874

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_13_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.104      0.896
  data required time                                                     0.896
  -------------------------------------------------------------------------------
  data required time                                                     0.896
  data arrival time                                                     -0.874
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


1
