	component test1a is
		port (
			addr_external_connection_export       : out std_logic_vector(7 downto 0);         -- export
			clk_clk                               : in  std_logic                     := 'X'; -- clk
			done_external_connection_export       : in  std_logic                     := 'X'; -- export
			gpio_external_connection_export       : out std_logic_vector(7 downto 0);         -- export
			led_external_connection_export        : out std_logic_vector(7 downto 0);         -- export
			m_reset_external_connection_export    : out std_logic;                            -- export
			oper_external_connection_export       : out std_logic;                            -- export
			reset_reset_n                         : in  std_logic                     := 'X'; -- reset_n
			start_16_external_connection_export   : out std_logic;                            -- export
			start_external_connection_export      : out std_logic;                            -- export
			wr_data_16_external_connection_export : out std_logic_vector(15 downto 0);        -- export
			wr_data_external_connection_export    : out std_logic_vector(31 downto 0)         -- export
		);
	end component test1a;

