<inh f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='52' c='llvm::VReg2SUnit'/>
<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='66' ll='72'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='104'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='65'>/// Mapping from virtual register to SUnit including an operand index.</doc>
<mbr r='llvm::VReg2SUnitOperIdx::OperandIndex' o='192' t='unsigned int'/>
<fun r='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='525' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<size>32</size>
