FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (c) 2019 NVIDIA Corporation.
/* bench 14313.2.0 df61235ca952 */
/* bench 14313.2.1 111f71f2959e */
/* bench 14313.2.2 cce9c6641cb1 */
/* bench 14313.2.3 8d7e8609ae24 */
/* bench 14313.2.4 c89070a685a1 */
/* bench 18277.2.0 7e0117379d71 */
/* bench 18277.2.1 119a3672b956 */
/* bench 18277.2.2 c9eb4c74621f */
/* bench 18277.2.3 7d9d074fe1f0 */
/* bench 18277.2.4 5d0d0a9733f8 */
/* bench 18277.2.5 2c3d21d14ead */
/* bench 18277.2.6 4229962b8446 */
/* bench 18277.2.7 3ed0f86b0f06 */
/* bench 18277.2.8 f2fd90bde815 */
/* bench 18277.2.9 5ab719d3fe03 */
/* bench 18277.2.10 508d67b37582 */
/* bench 18277.2.11 1e1aaf918585 */
/* bench 14313.2.5 b75cb8035037 */
/* bench 14313.2.6 83718684ce9f */
/* bench 14313.2.7 59d5908aa0f2 */
/* bench 14313.2.8 c54bf203b1bf */
/* bench 14313.2.9 59d37d746fe4 */
/* bench 14313.2.10 e398e93a1710 */
/* bench 14313.2.11 230ac3aa03ab */
/* bench 14313.2.12 53674da8a501 */
/* bench 14313.2.13 ad4abe0be5b7 */
/* bench 22343.2.0 e052a6e04f61 */
/* bench 22343.2.1 30823a587cc8 */
/* bench 22343.2.2 6a59ee648d86 */
/* bench 22343.2.3 7e606d64cdcb */
/* bench 22343.2.4 c793adb413e9 */
/* bench 22343.2.5 588bd82a4a81 */
/* bench 22343.2.6 46edcd70a837 */
/* bench 22343.2.7 d46337d59e5b */
/* bench 22343.2.8 f746a2c1d5fe */
/* bench 22343.2.9 9a1317dd60ce */
/* bench 22343.2.10 a414cc652939 */
/* bench 14313.2.15 6170092af8b1 */
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
/* bench 15118.3.0 2e39aa59888e */
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#include "priv.h"

#include <core/memory.h>

#include <nvif/class.h>

u64
gp10b_fault_buffer_pin(struct nvkm_fault_buffer *buffer)
{
	return nvkm_memory_addr(buffer->mem);
}

static const struct nvkm_fault_func
gp10b_fault = {
	.intr = gp100_fault_intr,
	.buffer.nr = 1,
	.buffer.entry_size = 32,
	.buffer.info = gp100_fault_buffer_info,
	.buffer.pin = gp10b_fault_buffer_pin,
	.buffer.init = gp100_fault_buffer_init,
	.buffer.fini = gp100_fault_buffer_fini,
	.buffer.intr = gp100_fault_buffer_intr,
	.user = { { 0, 0, MAXWELL_FAULT_BUFFER_A }, 0 },
};

int
gp10b_fault_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
		struct nvkm_fault **pfault)
{
	return nvkm_fault_new_(&gp10b_fault, device, type, inst, pfault);
}
