;redcode
;assert 1
	SPL 0, #109
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, 400
	CMP 20, @12
	SPL 12, #10
	SUB 0, 0
	SUB 0, 0
	SPL @16, #208
	SUB <0, @2
	MOV #-601, <240
	SUB #12, @200
	SUB -207, <-120
	SPL 0, #2
	SPL 0
	SPL 0, #2
	SUB 0, 0
	JMN 0, <-2
	SLT 10, 210
	JMP <-121, 186
	SPL -10, 30
	ADD 130, 9
	SUB @-127, 100
	SUB @-127, 100
	CMP 0, 0
	SUB @921, 106
	SPL <921, 106
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	CMP <0, @2
	SUB #0, @1
	MOV 83, @10
	MOV #-1, <240
	CMP -207, <-120
	DAT #0, <-2
	SPL @481, 196
	ADD 0, 0
	SUB 481, 196
	SPL @12, 400
	ADD #270, <1
	CMP -207, <-120
	SPL 300
	SPL @12, 400
	SPL @16, #208
	CMP -207, <-120
	CMP -207, <-120
	SPL @12, 400
	CMP -207, <-120
