$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:13:22 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 0 clock $end
  $var wire  1 1 reset $end
  $scope module SyncReadMemWriteCollisionTester $end
   $var wire  1 0 clock $end
   $var wire  3 . cnt [2:0] $end
   $var wire  1 / cnt_wrap_wrap $end
   $var wire  2 # m0[0] [1:0] $end
   $var wire  2 $ m0[1] [1:0] $end
   $var wire  1 ) m0_MPORT_addr $end
   $var wire  2 ( m0_MPORT_data [1:0] $end
   $var wire  1 2 m0_MPORT_en $end
   $var wire  1 2 m0_MPORT_mask $end
   $var wire  1 & m0_rd0_addr $end
   $var wire  1 & m0_rd0_addr_pipe_0 $end
   $var wire  2 ' m0_rd0_data [1:0] $end
   $var wire  1 % m0_rd0_en $end
   $var wire  1 % m0_rd0_en_pipe_0 $end
   $var wire  2 * m1[0] [1:0] $end
   $var wire  2 + m1[1] [1:0] $end
   $var wire  1 ) m1_MPORT_1_addr $end
   $var wire  2 ( m1_MPORT_1_data [1:0] $end
   $var wire  1 2 m1_MPORT_1_en $end
   $var wire  1 2 m1_MPORT_1_mask $end
   $var wire  1 ) m1_rd1_addr $end
   $var wire  2 , m1_rd1_data [1:0] $end
   $var wire  2 - m1_rd1_data_pipe_0 [1:0] $end
   $var wire  1 2 m1_rd1_en $end
   $var wire  1 1 reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
0%
0&
b00 '
b00 (
0)
b00 *
b00 +
b00 ,
b00 -
b000 .
0/
00
11
12
#1
1%
10
#2
#3
#4
#5
#6
00
#7
#8
#9
#10
01
#11
b01 (
1)
b001 .
10
#12
#13
#14
#15
#16
00
#17
#18
#19
#20
#21
b01 $
1&
b01 '
b10 (
0)
b01 +
b010 .
10
#22
#23
#24
#25
#26
00
#27
#28
#29
#30
#31
b10 #
0&
b10 '
b11 (
1)
b10 *
b01 ,
b011 .
10
#32
#33
#34
#35
#36
00
#37
#38
#39
#40
#41
b11 $
1&
b11 '
b00 (
0)
b11 +
b10 ,
b01 -
b100 .
1/
10
#42
#43
#44
#45
#46
00
#47
#48
#49
#50
