RNG:
  CR:
    CED:
      Enabled: [0, "Clock error detection is enabled"]
      Disabled: [1, "Clock error detection is disabled"]
    RNGEN:
      Disabled: [0, "Random number generator is disabled"]
      Enabled: [1, "Random number generator is enabled"]
    IE:
      Disabled: [0, "RNG interrupt is disabled"]
      Enabled: [1, "RNG interrupt is enabled"]
  SR:
    SEIS:
      NoFaulty: [0, "No faulty sequence detected"]
      Faulty:
        [
          1,
          "At least one faulty sequence has been detected. See **SECS** bit description for details.\nAn interrupt is pending if IE = 1 in the RNG_CR register.",
        ]
    CEIS:
      Correct: [0, "The RNG clock is correct (fRNGCLK > fHCLK/16)"]
      TooSlow:
        [
          1,
          "The RNG has been detected too slow (fRNGCLK < fHCLK/16)\nAn interrupt is pending if IE = 1 in the RNG_CR register",
        ]
    SECS:
      NoFaulty:
        [
          0,
          "No faulty sequence has currently been detected. If the SEIS bit is set, this means that a faulty sequence was detected and the situation has been recovered.",
        ]
      Faulty:
        [
          1,
          "One of the noise source has provided more than 64 consecutive bits at a constant value (“0” or “1”), or more than 32 consecutive occurrence of two bits patterns (“01” or “10”)",
        ]
    CECS:
      Correct:
        [
          0,
          "The RNG clock is correct (fRNGCLK> fHCLK/16). If the CEIS bit is set, this means that a slow clock was detected and the situation has been recovered.",
        ]
      TooSlow: [1, "The RNG clock is too slow (fRNGCLK< fHCLK/16)"]
    DRDY:
      NotValid:
        [0, "The RNG_DR register is not yet valid, no random data is available"]
      Valid:
        [
          1,
          "The RNG_DR register contains valid random data.\nOnce the RNG_DR register has been read, this bit returns to 0 until a new random value is generated.",
        ]
  DR:
    RNDATA: [0, 0xFFFFFFFF]
