#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Aug 14 16:32:40 2025
# Process ID         : 29036
# Current directory  : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log qft3_top_pipelined.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qft3_top_pipelined.tcl
# Log file           : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.runs/synth_1/qft3_top_pipelined.vds
# Journal file       : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : DESKTOP-3S5LN80
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17095 MB
# Swap memory        : 36507 MB
# Total Virtual      : 53602 MB
# Available Virtual  : 20174 MB
#-----------------------------------------------------------
source qft3_top_pipelined.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 491.148 ; gain = 210.066
Command: read_checkpoint -auto_incremental -incremental D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.srcs/utils_1/imports/synth_1/qft3_top_pipelined_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.srcs/utils_1/imports/synth_1/qft3_top_pipelined_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top qft3_top_pipelined -part xczu7eg-ffvf1517-1LV-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7eg'
INFO: [Device 21-403] Loading part xczu7eg-ffvf1517-1LV-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1882.168 ; gain = 211.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qft3_top_pipelined' [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft3_top_pipelined.v:6]
INFO: [Synth 8-6157] synthesizing module 'h_gate_simplified' [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/h_gate_simplified.v:7]
INFO: [Synth 8-6155] done synthesizing module 'h_gate_simplified' (0#1) [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/h_gate_simplified.v:7]
INFO: [Synth 8-6157] synthesizing module 'ccmult_pipelined' [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/ccmult_pipelined.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ccmult_pipelined' (0#1) [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/ccmult_pipelined.v:7]
INFO: [Synth 8-6157] synthesizing module 'swap_gate_pipelined' [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/swap_gate_pipelined.v:8]
INFO: [Synth 8-6155] done synthesizing module 'swap_gate_pipelined' (0#1) [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/swap_gate_pipelined.v:8]
INFO: [Synth 8-6155] done synthesizing module 'qft3_top_pipelined' (0#1) [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft3_top_pipelined.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.238 ; gain = 348.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.238 ; gain = 348.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.238 ; gain = 348.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2019.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc]
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2129.422 ; gain = 17.945
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'period', please type 'set_clock_uncertainty -help' for usage info. [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc:43]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'period', please type 'set_clock_uncertainty -help' for usage info. [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc:44]
Finished Parsing XDC File [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2129.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2129.422 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2129.422 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7eg-ffvf1517-1LV-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2129.422 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2129.422 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2129.422 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 484   
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP h_q2_p0/mult_add_r_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p0/beta_r_s1_reg is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: register h_q2_p0/alpha_r_s1_reg is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: register h_q2_p0/mult_add_r_s5_reg is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: register h_q2_p0/add_r_s3_reg is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: operator h_q2_p0/mult_add_r_s4_comb is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: operator h_q2_p0/add_r_s2_comb is absorbed into DSP h_q2_p0/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q2_p2/mult_add_r_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p2/beta_r_s1_reg is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: register h_q2_p2/alpha_r_s1_reg is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: register h_q2_p2/mult_add_r_s5_reg is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: register h_q2_p2/add_r_s3_reg is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: operator h_q2_p2/mult_add_r_s4_comb is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: operator h_q2_p2/add_r_s2_comb is absorbed into DSP h_q2_p2/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q1_p0/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p0/beta_r_s1_reg is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[0][7] is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: register h_q1_p0/alpha_r_s1_reg is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: register h_q1_p0/mult_add_r_s5_reg is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: register h_q1_p0/add_r_s3_reg is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: operator h_q1_p0/mult_add_r_s4_comb is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: operator h_q1_p0/add_r_s2_comb is absorbed into DSP h_q1_p0/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q2_p1/mult_add_r_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p1/beta_r_s1_reg is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: register h_q2_p1/alpha_r_s1_reg is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: register h_q2_p1/mult_add_r_s5_reg is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: register h_q2_p1/add_r_s3_reg is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: operator h_q2_p1/mult_add_r_s4_comb is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: operator h_q2_p1/add_r_s2_comb is absorbed into DSP h_q2_p1/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q2_p3/mult_add_r_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p3/beta_r_s1_reg is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: register h_q2_p3/alpha_r_s1_reg is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: register h_q2_p3/mult_add_r_s5_reg is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: register h_q2_p3/add_r_s3_reg is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: operator h_q2_p3/mult_add_r_s4_comb is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: operator h_q2_p3/add_r_s2_comb is absorbed into DSP h_q2_p3/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q1_p1/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p1/beta_r_s1_reg is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[1][7] is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: register h_q1_p1/alpha_r_s1_reg is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: register h_q1_p1/mult_add_r_s5_reg is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: register h_q1_p1/add_r_s3_reg is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: operator h_q1_p1/mult_add_r_s4_comb is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: operator h_q1_p1/add_r_s2_comb is absorbed into DSP h_q1_p1/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q0_p0/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q0_p0/beta_r_s1_reg is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: register s4_passthru_s5_r_reg[0][7] is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: register h_q0_p0/alpha_r_s1_reg is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: register h_q0_p0/mult_add_r_s5_reg is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: register h_q0_p0/add_r_s3_reg is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: operator h_q0_p0/mult_add_r_s4_comb is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: operator h_q0_p0/add_r_s2_comb is absorbed into DSP h_q0_p0/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q2_p0/mult_add_i_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p0/beta_i_s1_reg is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: register h_q2_p0/alpha_i_s1_reg is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: register h_q2_p0/mult_add_i_s5_reg is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: register h_q2_p0/add_i_s3_reg is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: operator h_q2_p0/mult_add_i_s4_comb is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: operator h_q2_p0/add_i_s2_comb is absorbed into DSP h_q2_p0/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q2_p2/mult_add_i_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p2/beta_i_s1_reg is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: register h_q2_p2/alpha_i_s1_reg is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: register h_q2_p2/mult_add_i_s5_reg is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: register h_q2_p2/add_i_s3_reg is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: operator h_q2_p2/mult_add_i_s4_comb is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: operator h_q2_p2/add_i_s2_comb is absorbed into DSP h_q2_p2/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q1_p0/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p0/beta_i_s1_reg is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[0][7] is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: register h_q1_p0/alpha_i_s1_reg is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: register h_q1_p0/mult_add_i_s5_reg is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: register h_q1_p0/add_i_s3_reg is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: operator h_q1_p0/mult_add_i_s4_comb is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: operator h_q1_p0/add_i_s2_comb is absorbed into DSP h_q1_p0/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q2_p1/mult_add_i_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p1/beta_i_s1_reg is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: register h_q2_p1/alpha_i_s1_reg is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: register h_q2_p1/mult_add_i_s5_reg is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: register h_q2_p1/add_i_s3_reg is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: operator h_q2_p1/mult_add_i_s4_comb is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: operator h_q2_p1/add_i_s2_comb is absorbed into DSP h_q2_p1/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q2_p3/mult_add_i_s5_reg, operation Mode is: ((D'+A2)*(B:0xb))'.
DSP Report: register h_q2_p3/beta_i_s1_reg is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: register h_q2_p3/alpha_i_s1_reg is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: register h_q2_p3/mult_add_i_s5_reg is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: register h_q2_p3/add_i_s3_reg is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: operator h_q2_p3/mult_add_i_s4_comb is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: operator h_q2_p3/add_i_s2_comb is absorbed into DSP h_q2_p3/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q1_p1/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p1/beta_i_s1_reg is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[1][7] is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: register h_q1_p1/alpha_i_s1_reg is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: register h_q1_p1/mult_add_i_s5_reg is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: register h_q1_p1/add_i_s3_reg is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: operator h_q1_p1/mult_add_i_s4_comb is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: operator h_q1_p1/add_i_s2_comb is absorbed into DSP h_q1_p1/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q0_p0/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q0_p0/beta_i_s1_reg is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: register s4_passthru_s5_i_reg[0][7] is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: register h_q0_p0/alpha_i_s1_reg is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: register h_q0_p0/mult_add_i_s5_reg is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: register h_q0_p0/add_i_s3_reg is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: operator h_q0_p0/mult_add_i_s4_comb is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: operator h_q0_p0/add_i_s2_comb is absorbed into DSP h_q0_p0/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q1_p0/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p0/alpha_r_s1_reg is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[2][7] is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: register h_q1_p0/beta_r_s1_reg is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: register h_q1_p0/mult_sub_r_s5_reg is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: register h_q1_p0/sub_r_s3_reg is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p0/mult_sub_r_s4_comb is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p0/sub_r_s2_comb is absorbed into DSP h_q1_p0/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p1/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p1/alpha_i_s1_reg is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[3][7] is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: register h_q1_p1/beta_i_s1_reg is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: register h_q1_p1/mult_sub_i_s5_reg is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: register h_q1_p1/sub_i_s3_reg is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p1/mult_sub_i_s4_comb is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p1/sub_i_s2_comb is absorbed into DSP h_q1_p1/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q1_p1/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p1/alpha_r_s1_reg is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[3][7] is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: register h_q1_p1/beta_r_s1_reg is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: register h_q1_p1/mult_sub_r_s5_reg is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: register h_q1_p1/sub_r_s3_reg is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p1/mult_sub_r_s4_comb is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p1/sub_r_s2_comb is absorbed into DSP h_q1_p1/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q0_p1/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q0_p1/beta_r_s1_reg is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: register s4_passthru_s5_r_reg[2][7] is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: register h_q0_p1/alpha_r_s1_reg is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: register h_q0_p1/mult_add_r_s5_reg is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: register h_q0_p1/add_r_s3_reg is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: operator h_q0_p1/mult_add_r_s4_comb is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: operator h_q0_p1/add_r_s2_comb is absorbed into DSP h_q0_p1/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q1_p0/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p0/alpha_i_s1_reg is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[2][7] is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: register h_q1_p0/beta_i_s1_reg is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: register h_q1_p0/mult_sub_i_s5_reg is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: register h_q1_p0/sub_i_s3_reg is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p0/mult_sub_i_s4_comb is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p0/sub_i_s2_comb is absorbed into DSP h_q1_p0/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q0_p1/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q0_p1/beta_i_s1_reg is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: register s4_passthru_s5_i_reg[2][7] is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: register h_q0_p1/alpha_i_s1_reg is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: register h_q0_p1/mult_add_i_s5_reg is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: register h_q0_p1/add_i_s3_reg is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: operator h_q0_p1/mult_add_i_s4_comb is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: operator h_q0_p1/add_i_s2_comb is absorbed into DSP h_q0_p1/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q2_p1/mult_sub_i_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p1/alpha_i_s1_reg is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: register h_q2_p1/beta_i_s1_reg is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: register h_q2_p1/mult_sub_i_s5_reg is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: register h_q2_p1/sub_i_s3_reg is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p1/mult_sub_i_s4_comb is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p1/sub_i_s2_comb is absorbed into DSP h_q2_p1/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q2_p1/mult_sub_r_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p1/alpha_r_s1_reg is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: register h_q2_p1/beta_r_s1_reg is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: register h_q2_p1/mult_sub_r_s5_reg is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: register h_q2_p1/sub_r_s3_reg is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p1/mult_sub_r_s4_comb is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p1/sub_r_s2_comb is absorbed into DSP h_q2_p1/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q2_p3/mult_sub_i_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p3/alpha_i_s1_reg is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: register h_q2_p3/beta_i_s1_reg is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: register h_q2_p3/mult_sub_i_s5_reg is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: register h_q2_p3/sub_i_s3_reg is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p3/mult_sub_i_s4_comb is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p3/sub_i_s2_comb is absorbed into DSP h_q2_p3/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q2_p3/mult_sub_r_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p3/alpha_r_s1_reg is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: register h_q2_p3/beta_r_s1_reg is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: register h_q2_p3/mult_sub_r_s5_reg is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: register h_q2_p3/sub_r_s3_reg is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p3/mult_sub_r_s4_comb is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p3/sub_r_s2_comb is absorbed into DSP h_q2_p3/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p3/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p3/beta_r_s1_reg is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: register c20_p0/pr_s7_reg is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: register h_q1_p3/alpha_r_s1_reg is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: register h_q1_p3/mult_add_r_s5_reg is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: register h_q1_p3/add_r_s3_reg is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: operator h_q1_p3/mult_add_r_s4_comb is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: operator h_q1_p3/add_r_s2_comb is absorbed into DSP h_q1_p3/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q2_p0/mult_sub_r_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p0/alpha_r_s1_reg is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: register h_q2_p0/beta_r_s1_reg is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: register h_q2_p0/mult_sub_r_s5_reg is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: register h_q2_p0/sub_r_s3_reg is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p0/mult_sub_r_s4_comb is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p0/sub_r_s2_comb is absorbed into DSP h_q2_p0/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q2_p2/mult_sub_i_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p2/alpha_i_s1_reg is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: register h_q2_p2/beta_i_s1_reg is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: register h_q2_p2/mult_sub_i_s5_reg is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: register h_q2_p2/sub_i_s3_reg is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p2/mult_sub_i_s4_comb is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p2/sub_i_s2_comb is absorbed into DSP h_q2_p2/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q2_p2/mult_sub_r_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p2/alpha_r_s1_reg is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: register h_q2_p2/beta_r_s1_reg is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: register h_q2_p2/mult_sub_r_s5_reg is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: register h_q2_p2/sub_r_s3_reg is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p2/mult_sub_r_s4_comb is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q2_p2/sub_r_s2_comb is absorbed into DSP h_q2_p2/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p2/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p2/beta_r_s1_reg is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[4][7] is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: register h_q1_p2/alpha_r_s1_reg is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: register h_q1_p2/mult_add_r_s5_reg is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: register h_q1_p2/add_r_s3_reg is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: operator h_q1_p2/mult_add_r_s4_comb is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: operator h_q1_p2/add_r_s2_comb is absorbed into DSP h_q1_p2/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q0_p2/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p2/alpha_r_s1_reg is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: register s4_passthru_s5_r_reg[4][7] is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: register h_q0_p2/beta_r_s1_reg is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: register h_q0_p2/mult_sub_r_s5_reg is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: register h_q0_p2/sub_r_s3_reg is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p2/mult_sub_r_s4_comb is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p2/sub_r_s2_comb is absorbed into DSP h_q0_p2/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p3/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p3/beta_i_s1_reg is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: register c20_p0/pi_s7_reg is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: register h_q1_p3/alpha_i_s1_reg is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: register h_q1_p3/mult_add_i_s5_reg is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: register h_q1_p3/add_i_s3_reg is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: operator h_q1_p3/mult_add_i_s4_comb is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: operator h_q1_p3/add_i_s2_comb is absorbed into DSP h_q1_p3/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q2_p0/mult_sub_i_s5_reg, operation Mode is: ((D'-A2)*(B:0xb))'.
DSP Report: register h_q2_p0/alpha_i_s1_reg is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: register h_q2_p0/beta_i_s1_reg is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: register h_q2_p0/mult_sub_i_s5_reg is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: register h_q2_p0/sub_i_s3_reg is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p0/mult_sub_i_s4_comb is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q2_p0/sub_i_s2_comb is absorbed into DSP h_q2_p0/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q1_p2/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register h_q1_p2/beta_i_s1_reg is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[4][7] is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: register h_q1_p2/alpha_i_s1_reg is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: register h_q1_p2/mult_add_i_s5_reg is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: register h_q1_p2/add_i_s3_reg is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: operator h_q1_p2/mult_add_i_s4_comb is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: operator h_q1_p2/add_i_s2_comb is absorbed into DSP h_q1_p2/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q0_p2/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p2/alpha_i_s1_reg is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: register s4_passthru_s5_i_reg[4][7] is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: register h_q0_p2/beta_i_s1_reg is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: register h_q0_p2/mult_sub_i_s5_reg is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: register h_q0_p2/sub_i_s3_reg is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p2/mult_sub_i_s4_comb is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p2/sub_i_s2_comb is absorbed into DSP h_q0_p2/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q1_p3/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p3/alpha_i_s1_reg is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: register c20_p1/pi_s7_reg is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: register h_q1_p3/beta_i_s1_reg is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: register h_q1_p3/mult_sub_i_s5_reg is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: register h_q1_p3/sub_i_s3_reg is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p3/mult_sub_i_s4_comb is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p3/sub_i_s2_comb is absorbed into DSP h_q1_p3/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q1_p3/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p3/alpha_r_s1_reg is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: register c20_p1/pr_s7_reg is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: register h_q1_p3/beta_r_s1_reg is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: register h_q1_p3/mult_sub_r_s5_reg is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: register h_q1_p3/sub_r_s3_reg is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p3/mult_sub_r_s4_comb is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p3/sub_r_s2_comb is absorbed into DSP h_q1_p3/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p2/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p2/alpha_r_s1_reg is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: register s2_passthru_s3_r_reg[5][7] is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: register h_q1_p2/beta_r_s1_reg is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: register h_q1_p2/mult_sub_r_s5_reg is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: register h_q1_p2/sub_r_s3_reg is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p2/mult_sub_r_s4_comb is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: operator h_q1_p2/sub_r_s2_comb is absorbed into DSP h_q1_p2/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q0_p3/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p3/alpha_r_s1_reg is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: register c10_p1/pr_s7_reg is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: register h_q0_p3/beta_r_s1_reg is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: register h_q0_p3/mult_sub_r_s5_reg is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: register h_q0_p3/sub_r_s3_reg is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p3/mult_sub_r_s4_comb is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p3/sub_r_s2_comb is absorbed into DSP h_q0_p3/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q1_p2/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q1_p2/alpha_i_s1_reg is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: register s2_passthru_s3_i_reg[5][7] is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: register h_q1_p2/beta_i_s1_reg is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: register h_q1_p2/mult_sub_i_s5_reg is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: register h_q1_p2/sub_i_s3_reg is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p2/mult_sub_i_s4_comb is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: operator h_q1_p2/sub_i_s2_comb is absorbed into DSP h_q1_p2/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q0_p3/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p3/alpha_i_s1_reg is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: register c10_p1/pi_s7_reg is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: register h_q0_p3/beta_i_s1_reg is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: register h_q0_p3/mult_sub_i_s5_reg is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: register h_q0_p3/sub_i_s3_reg is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p3/mult_sub_i_s4_comb is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p3/sub_i_s2_comb is absorbed into DSP h_q0_p3/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q0_p2/mult_add_r_s5_reg, operation Mode is: ((D'+ACIN2)*(B:0xb))'.
DSP Report: register h_q0_p2/beta_r_s1_reg is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: register h_q0_p2/alpha_r_s1_reg is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: register h_q0_p2/mult_add_r_s5_reg is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: register h_q0_p2/add_r_s3_reg is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: operator h_q0_p2/mult_add_r_s4_comb is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: operator h_q0_p2/add_r_s2_comb is absorbed into DSP h_q0_p2/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q0_p2/mult_add_i_s5_reg, operation Mode is: ((D'+ACIN2)*(B:0xb))'.
DSP Report: register h_q0_p2/beta_i_s1_reg is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: register h_q0_p2/alpha_i_s1_reg is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: register h_q0_p2/mult_add_i_s5_reg is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: register h_q0_p2/add_i_s3_reg is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: operator h_q0_p2/mult_add_i_s4_comb is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: operator h_q0_p2/add_i_s2_comb is absorbed into DSP h_q0_p2/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q0_p0/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p0/alpha_r_s1_reg is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: register s4_passthru_s5_r_reg[1][7] is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: register h_q0_p0/beta_r_s1_reg is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: register h_q0_p0/mult_sub_r_s5_reg is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: register h_q0_p0/sub_r_s3_reg is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p0/mult_sub_r_s4_comb is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p0/sub_r_s2_comb is absorbed into DSP h_q0_p0/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q0_p0/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p0/alpha_i_s1_reg is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: register s4_passthru_s5_i_reg[1][7] is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: register h_q0_p0/beta_i_s1_reg is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: register h_q0_p0/mult_sub_i_s5_reg is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: register h_q0_p0/sub_i_s3_reg is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p0/mult_sub_i_s4_comb is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p0/sub_i_s2_comb is absorbed into DSP h_q0_p0/mult_sub_i_s5_reg.
DSP Report: Generating DSP h_q0_p3/mult_add_r_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register c10_p1/pr_s7_reg is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: register h_q0_p3/beta_r_s1_reg is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: register h_q0_p3/alpha_r_s1_reg is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: register h_q0_p3/mult_add_r_s5_reg is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: register h_q0_p3/add_r_s3_reg is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: operator h_q0_p3/mult_add_r_s4_comb is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: operator h_q0_p3/add_r_s2_comb is absorbed into DSP h_q0_p3/mult_add_r_s5_reg.
DSP Report: Generating DSP h_q0_p3/mult_add_i_s5_reg, operation Mode is: ((D'+A'')*(B:0xb))'.
DSP Report: register c10_p1/pi_s7_reg is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: register h_q0_p3/beta_i_s1_reg is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: register h_q0_p3/alpha_i_s1_reg is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: register h_q0_p3/mult_add_i_s5_reg is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: register h_q0_p3/add_i_s3_reg is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: operator h_q0_p3/mult_add_i_s4_comb is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: operator h_q0_p3/add_i_s2_comb is absorbed into DSP h_q0_p3/mult_add_i_s5_reg.
DSP Report: Generating DSP h_q0_p1/mult_sub_r_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p1/alpha_r_s1_reg is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: register c10_p0/pr_s7_reg is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: register h_q0_p1/beta_r_s1_reg is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: register h_q0_p1/mult_sub_r_s5_reg is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: register h_q0_p1/sub_r_s3_reg is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p1/mult_sub_r_s4_comb is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: operator h_q0_p1/sub_r_s2_comb is absorbed into DSP h_q0_p1/mult_sub_r_s5_reg.
DSP Report: Generating DSP h_q0_p1/mult_sub_i_s5_reg, operation Mode is: ((D'-A'')*(B:0xb))'.
DSP Report: register h_q0_p1/alpha_i_s1_reg is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: register c10_p0/pi_s7_reg is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: register h_q0_p1/beta_i_s1_reg is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: register h_q0_p1/mult_sub_i_s5_reg is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: register h_q0_p1/sub_i_s3_reg is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p1/mult_sub_i_s4_comb is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
DSP Report: operator h_q0_p1/sub_i_s2_comb is absorbed into DSP h_q0_p1/mult_sub_i_s5_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2129.422 ; gain = 458.910
---------------------------------------------------------------------------------
 Sort Area is  h_q0_p2/mult_sub_i_s5_reg_26 : 0 0 : 207 376 : Used 1 time 0
 Sort Area is  h_q0_p2/mult_sub_i_s5_reg_26 : 0 1 : 169 376 : Used 1 time 0
 Sort Area is  h_q0_p2/mult_sub_r_s5_reg_21 : 0 0 : 207 376 : Used 1 time 0
 Sort Area is  h_q0_p2/mult_sub_r_s5_reg_21 : 0 1 : 169 376 : Used 1 time 0
 Sort Area is  h_q0_p0/mult_sub_i_s5_reg_2e : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q0_p0/mult_sub_r_s5_reg_2d : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q0_p1/mult_sub_i_s5_reg_33 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q0_p1/mult_sub_r_s5_reg_32 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q0_p3/mult_sub_i_s5_reg_2c : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q0_p3/mult_sub_r_s5_reg_2a : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p0/mult_sub_i_s5_reg_15 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p0/mult_sub_r_s5_reg_13 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p1/mult_sub_i_s5_reg_12 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p1/mult_sub_r_s5_reg_10 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p2/mult_sub_i_s5_reg_2b : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p2/mult_sub_r_s5_reg_27 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p3/mult_sub_i_s5_reg_29 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q1_p3/mult_sub_r_s5_reg_28 : 0 0 : 207 207 : Used 1 time 0
 Sort Area is  h_q2_p0/mult_sub_i_s5_reg_23 : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p0/mult_sub_r_s5_reg_1a : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p1/mult_sub_i_s5_reg_1f : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p1/mult_sub_r_s5_reg_1e : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p2/mult_sub_i_s5_reg_19 : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p2/mult_sub_r_s5_reg_17 : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p3/mult_sub_i_s5_reg_1d : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q2_p3/mult_sub_r_s5_reg_1c : 0 0 : 199 199 : Used 1 time 0
 Sort Area is  h_q0_p0/mult_add_i_s5_reg_f : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q0_p0/mult_add_r_s5_reg_8 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q0_p1/mult_add_i_s5_reg_16 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q0_p1/mult_add_r_s5_reg_14 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q0_p3/mult_add_i_s5_reg_31 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q0_p3/mult_add_r_s5_reg_2f : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p0/mult_add_i_s5_reg_e : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p0/mult_add_r_s5_reg_7 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p1/mult_add_i_s5_reg_b : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p1/mult_add_r_s5_reg_3 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p2/mult_add_i_s5_reg_24 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p2/mult_add_r_s5_reg_1b : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p3/mult_add_i_s5_reg_25 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q1_p3/mult_add_r_s5_reg_20 : 0 0 : 177 177 : Used 1 time 0
 Sort Area is  h_q2_p0/mult_add_i_s5_reg_d : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p0/mult_add_r_s5_reg_6 : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p1/mult_add_i_s5_reg_a : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p1/mult_add_r_s5_reg_2 : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p2/mult_add_i_s5_reg_c : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p2/mult_add_r_s5_reg_5 : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p3/mult_add_i_s5_reg_9 : 0 0 : 169 169 : Used 1 time 0
 Sort Area is  h_q2_p3/mult_add_r_s5_reg_0 : 0 0 : 169 169 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A2)*(B:0xb))'    | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+ACIN2)*(B:0xb))' | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'+ACIN2)*(B:0xb))' | 8      | 5      | -      | 8      | 14     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|qft3_top_pipelined | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|qft3_top_pipelined | ((D'+A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|h_gate_simplified  | ((D'-A'')*(B:0xb))'   | 8      | 5      | -      | 8      | 14     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
+-------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 2796.875 ; gain = 1126.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2849.941 ; gain = 1179.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2859.234 ; gain = 1188.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qft3_top_pipelined | s2_passthru_s3_r_reg[0][6][7] | 16     | 40    | YES          | NO                 | YES               | 40     | 0       | 
|qft3_top_pipelined | s4_passthru_s5_r_reg[0][6][7] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|qft3_top_pipelined | s2_passthru_s3_i_reg[0][6][7] | 16     | 40    | YES          | NO                 | YES               | 40     | 0       | 
|qft3_top_pipelined | s4_passthru_s5_i_reg[0][6][7] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|qft3_top_pipelined | c20_p0/ai_s1_reg[7]           | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|qft3_top_pipelined | c20_p0/ar_s1_reg[7]           | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|qft3_top_pipelined | c20_p1/ai_s1_reg[7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|qft3_top_pipelined | s2_passthru_s3_r_reg[5][6][7] | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|qft3_top_pipelined | s4_passthru_s5_r_reg[3][7][7] | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|qft3_top_pipelined | s2_passthru_s3_i_reg[5][6][7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|qft3_top_pipelined | s4_passthru_s5_i_reg[3][7][7] | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 0      | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 0      | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|qft3_top_pipelined | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|qft3_top_pipelined | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A'')'*B)')' | 30     | 4      | -      | 27     | 14     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'+A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|h_gate_simplified  | (((D'-A')'*B)')'  | 30     | 4      | -      | 27     | 14     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    44|
|3     |DSP_ALU         |    48|
|4     |DSP_A_B_DATA    |    48|
|8     |DSP_C_DATA      |    48|
|9     |DSP_MULTIPLIER  |    48|
|10    |DSP_M_DATA      |    48|
|11    |DSP_OUTPUT      |    48|
|12    |DSP_PREADD      |    48|
|13    |DSP_PREADD_DATA |    48|
|14    |LUT1            |    42|
|15    |LUT2            |   404|
|16    |LUT3            |    80|
|17    |LUT4            |    36|
|18    |LUT5            |     4|
|19    |SRL16E          |   216|
|20    |FDCE            |     2|
|21    |FDRE            |  1193|
|22    |FDSE            |    16|
|23    |IBUF            |   130|
|24    |OBUF            |   128|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3069.617 ; gain = 1399.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3069.617 ; gain = 1288.922
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3069.617 ; gain = 1399.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3069.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3069.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 130 instances

Synth Design complete | Checksum: fc801d38
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 3069.617 ; gain = 2573.266
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3069.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_1/project_1.runs/synth_1/qft3_top_pipelined.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file qft3_top_pipelined_utilization_synth.rpt -pb qft3_top_pipelined_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 14 16:34:34 2025...
