// See LICENSE for license details.
package sifive.nvdla_blocks.ip.nvdla

import Chisel._

//scalastyle:off
//turn off linter: blackbox name must match verilog module
class nvdla(blackboxName: String, hasSecondAXI: Boolean, dataWidthAXI: Int) extends BlackBox {

  override def desiredName = blackboxName

  val io = new Bundle {

    val core_clk = Clock(INPUT)
    val csb_clk = Clock(INPUT)
    val rstn = Bool(INPUT)
    val csb_rstn = Bool(INPUT)

    val dla_intr = Bool(OUTPUT)
    // dbb AXI
    val nvdla_core2dbb_aw_awvalid = Bool(OUTPUT)
    val nvdla_core2dbb_aw_awready = Bool(INPUT)
    val nvdla_core2dbb_aw_awid = Bits(OUTPUT,8)
    val nvdla_core2dbb_aw_awlen = Bits(OUTPUT,4)
    val nvdla_core2dbb_aw_awsize = Bits(OUTPUT,3)
    val nvdla_core2dbb_aw_awaddr = Bits(OUTPUT,64)

    val nvdla_core2dbb_w_wvalid = Bool(OUTPUT)
    val nvdla_core2dbb_w_wready = Bool(INPUT)
    val nvdla_core2dbb_w_wdata = Bits(OUTPUT,dataWidthAXI)
    val nvdla_core2dbb_w_wstrb = Bits(OUTPUT,dataWidthAXI/8)
    val nvdla_core2dbb_w_wlast = Bool(OUTPUT)

    val nvdla_core2dbb_ar_arvalid = Bool(OUTPUT)
    val nvdla_core2dbb_ar_arready = Bool(INPUT)
    val nvdla_core2dbb_ar_arid = Bits(OUTPUT,8)
    val nvdla_core2dbb_ar_arlen = Bits(OUTPUT,4)
    val nvdla_core2dbb_ar_arsize = Bits(OUTPUT,3)
    val nvdla_core2dbb_ar_araddr = Bits(OUTPUT,64)

    val nvdla_core2dbb_b_bvalid = Bool(INPUT)
    val nvdla_core2dbb_b_bready = Bool(OUTPUT)
    val nvdla_core2dbb_b_bid = Bits(INPUT,8)

    val nvdla_core2dbb_r_rvalid = Bool(INPUT)
    val nvdla_core2dbb_r_rready = Bool(OUTPUT)
    val nvdla_core2dbb_r_rid = Bits(INPUT,8)
    val nvdla_core2dbb_r_rlast = Bool(INPUT)
    val nvdla_core2dbb_r_rdata = Bits(INPUT,dataWidthAXI)
    // cvsram AXI
    val nvdla_core2cvsram = if (hasSecondAXI) Some(new Bundle {

      val aw_awvalid = Bool(OUTPUT)
      val aw_awready = Bool(INPUT)
      val aw_awid = Bits(OUTPUT,8)
      val aw_awlen = Bits(OUTPUT,4)
      val aw_awsize = Bits(OUTPUT,3)
      val aw_awaddr = Bits(OUTPUT,64)

      val w_wvalid = Bool(OUTPUT)
      val w_wready = Bool(INPUT)
      val w_wdata = Bits(OUTPUT,dataWidthAXI)
      val w_wstrb = Bits(OUTPUT,dataWidthAXI/8)
      val w_wlast = Bool(OUTPUT)

      val ar_arvalid = Bool(OUTPUT)
      val ar_arready = Bool(INPUT)
      val ar_arid = Bits(OUTPUT,8)
      val ar_arlen = Bits(OUTPUT,4)
      val ar_arsize = Bits(OUTPUT,3)
      val ar_araddr = Bits(OUTPUT,64)

      val b_bvalid = Bool(INPUT)
      val b_bready = Bool(OUTPUT)
      val b_bid = Bits(INPUT,8)

      val r_rvalid = Bool(INPUT)
      val r_rready = Bool(OUTPUT)
      val r_rid = Bits(INPUT,8)
      val r_rlast = Bool(INPUT)
      val r_rdata = Bits(INPUT,dataWidthAXI)
    }) else None
    // cfg APB
    val psel = Bool(INPUT)
    val penable = Bool(INPUT)
    val pwrite = Bool(INPUT)
    val paddr = Bits(INPUT,32)
    val pwdata = Bits(INPUT,32)
    val prdata = Bits(OUTPUT,32)
    val pready = Bool(OUTPUT)
  }
}
