

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'
================================================================
* Date:           Mon Dec  5 17:43:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.490 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  1.320 us|  1.320 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_4  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      17|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      17|     102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln216_fu_76_p2   |         +|   0|  0|  14|           7|           1|
    |trellis_metric_d0    |         +|   0|  0|  39|          32|          28|
    |icmp_ln216_fu_70_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          47|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_3_fu_32                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_cast_reg_109         |  7|   0|   64|         57|
    |i_3_fu_32                |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4|  return value|
|temp_trellis_metric_address0  |  out|    6|   ap_memory|                                          temp_trellis_metric|         array|
|temp_trellis_metric_ce0       |  out|    1|   ap_memory|                                          temp_trellis_metric|         array|
|temp_trellis_metric_q0        |   in|   32|   ap_memory|                                          temp_trellis_metric|         array|
|trellis_metric_address0       |  out|    6|   ap_memory|                                               trellis_metric|         array|
|trellis_metric_ce0            |  out|    1|   ap_memory|                                               trellis_metric|         array|
|trellis_metric_we0            |  out|    1|   ap_memory|                                               trellis_metric|         array|
|trellis_metric_d0             |  out|   32|   ap_memory|                                               trellis_metric|         array|
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

