Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Pandey, S., Deyati, S., Singh, A., Chatterjee, A.","Noise-Resilient SRAM Physically Unclonable Function Design for Security",2016,"Proceedings of the Asian Test Symposium",,, 7796081,"55","60",,,10.1109/ATS.2016.65,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010189128&doi=10.1109%2fATS.2016.65&partnerID=40&md5=97251dc25201069286e94b11a4026b1c",Conference Paper,Scopus,2-s2.0-85010189128
"Singh, A.D.","Cell Aware and stuck-open tests",2016,"Proceedings of the European Test Workshop","2016-July",, 7519316,"","",,1,10.1109/ETS.2016.7519316,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991497920&doi=10.1109%2fETS.2016.7519316&partnerID=40&md5=658ebd76fa69ef74ee0827ef71f53b6f",Conference Paper,Scopus,2-s2.0-84991497920
"Srivastava, A., Singh, V., Singh, A.D., Saluja, K.K.","A Methodology for Identifying High Timing Variability Paths in Complex Designs",2016,"Proceedings of the Asian Test Symposium","2016-February",, 7422245,"115","120",,,10.1109/ATS.2015.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963620477&doi=10.1109%2fATS.2015.27&partnerID=40&md5=11d6fd45140567a112bbc7fc29395275",Conference Paper,Scopus,2-s2.0-84963620477
"Deyati, S., Muldrey, B.J., Singh, A.D., Chatterjee, A.","Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security",2016,"Proceedings of the Asian Test Symposium","2016-February",, 7422247,"127","132",,,10.1109/ATS.2015.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963512399&doi=10.1109%2fATS.2015.29&partnerID=40&md5=4a292e5d5a3ed7fa2a1f418ad7063a99",Conference Paper,Scopus,2-s2.0-84963512399
"Han, C., Singh, A.D.","On the testing of hazard activated open defects",2015,"Proceedings - International Test Conference","2015-February",, 7035277,"","",,2,10.1109/TEST.2014.7035277,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954287165&doi=10.1109%2fTEST.2014.7035277&partnerID=40&md5=2ed5e3dd61c8c3184af8992720f2787b",Conference Paper,Scopus,2-s2.0-84954287165
"Han, C., Singh, A.D.","Testing cross wire opens within complex gates",2015,"Proceedings of the IEEE VLSI Test Symposium","2015-January",, 7116301,"","",,5,10.1109/VTS.2015.7116301,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940421772&doi=10.1109%2fVTS.2015.7116301&partnerID=40&md5=95793c9f40ab5bc8e01ba02f7d5a8bf2",Conference Paper,Scopus,2-s2.0-84940421772
"Wang, Y., Singh, A.D.","An Efficient Transition Detector Exploiting Charge Sharing",2015,"Proceedings of the IEEE International Conference on VLSI Design","2015-February","February", 7031750,"298","303",,1,10.1109/VLSID.2015.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938281305&doi=10.1109%2fVLSID.2015.57&partnerID=40&md5=0c6c978a1d8e7a6a077ea2574b9964c4",Conference Paper,Scopus,2-s2.0-84938281305
"Uppu, R.K., Uppu, R.T., Singh, A.D., Polian, I.","Better-than-worst-case timing design with latch buffers on short paths",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733119,"133","138",,1,10.1109/VLSID.2014.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894600860&doi=10.1109%2fVLSID.2014.30&partnerID=40&md5=a569af1150f6036a5edcb7893144d54c",Conference Paper,Scopus,2-s2.0-84894600860
"Singh, V., Ramamritham, K., Singh, A.","Program chairs message",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733075,"xix","xx",,,10.1109/VLSID.2014.128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894597974&doi=10.1109%2fVLSID.2014.128&partnerID=40&md5=4e8d1594ba2675962a42f18f3bf73c0f",Editorial,Scopus,2-s2.0-84894597974
"Chandorkar, A., Reddy, S., Singh, V., Ramamritham, K., Singh, A.","Welcome message",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733073,"","",,,10.1109/VLSID.2014.126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894601520&doi=10.1109%2fVLSID.2014.126&partnerID=40&md5=0dfc48b10bb8e6d2a52abdf3a0a0434e",Editorial,Scopus,2-s2.0-84894601520
"Natarajan, J., Kapoor, S., Bhatta, D., Chatterjee, A., Singh, A.","Timing variation adaptive pipeline design: Using probabilistic activity completion sensing with backup error resilience",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733117,"122","127",,,10.1109/VLSID.2014.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894572707&doi=10.1109%2fVLSID.2014.28&partnerID=40&md5=01f8701357218386a8c37868568d83af",Conference Paper,Scopus,2-s2.0-84894572707
"Singh, A.D.","Error detection and recovery in better-than-worst-case timing designs",2014,"Proceedings - 2014 19th IEEE European Test Symposium, ETS 2014",,, 6847811,"","",,,10.1109/ETS.2014.6847811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904480319&doi=10.1109%2fETS.2014.6847811&partnerID=40&md5=5137b951ee834bba083c548d70a4dd55",Conference Paper,Scopus,2-s2.0-84904480319
"Han, C., Singh, A.D.","Improving CMOS open defect coverage using hazard activated tests",2014,"Proceedings of the IEEE VLSI Test Symposium",,, 6818740,"","",,8,10.1109/VTS.2014.6818740,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901928563&doi=10.1109%2fVTS.2014.6818740&partnerID=40&md5=b74fccee65bd0057afff884474470823",Conference Paper,Scopus,2-s2.0-84901928563
"Deyati, S., Muldrey, B.J., Singh, A., Chatterjee, A.","High resolution pulse propagation driven trojan detection in digital logic: Optimization algorithms and infrastructure",2014,"Proceedings of the Asian Test Symposium",,, 06979100,"200","205",,4,10.1109/ATS.2014.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920026400&doi=10.1109%2fATS.2014.45&partnerID=40&md5=f1d0dd948f96d3514be27d2e55d507bc",Conference Paper,Scopus,2-s2.0-84920026400
"Zou, J., Han, C., Singh, A.D.","Timing evaluation tests for scan enable signals with application to TDF testing",2014,"Proceedings of the Asian Test Symposium",,, 06979114,"281","286",,,10.1109/ATS.2014.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920039552&doi=10.1109%2fATS.2014.59&partnerID=40&md5=663eeb3628bf02004c4885f6831b0a90",Conference Paper,Scopus,2-s2.0-84920039552
"Polian, I., Jiang, J., Singh, A.","Detection conditions for errors in self-adaptive better-than-worst-case designs",2014,"Proceedings - 2014 19th IEEE European Test Symposium, ETS 2014",,, 6847794,"","",,2,10.1109/ETS.2014.6847794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904498420&doi=10.1109%2fETS.2014.6847794&partnerID=40&md5=b0c6c7c9ff9736292b44c72576f7afe7",Conference Paper,Scopus,2-s2.0-84904498420
"Uppu, R.T., Uppu, R.K., Singh, A.D., Chatterjee, A.","A high throughput multiplier design exploiting input based statistical distribution in completion delays",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472623,"109","114",,3,10.1109/VLSID.2013.172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875587012&doi=10.1109%2fVLSID.2013.172&partnerID=40&md5=432157c0f88e8ab82fdf92b7026c3738",Conference Paper,Scopus,2-s2.0-84875587012
"Han, C., Singh, A.D.","Hazard Initialized LOC tests for TDF undetectable CMOS open defects",2013,"Proceedings of the Asian Test Symposium",,, 6690639,"189","194",,11,10.1109/ATS.2013.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893495526&doi=10.1109%2fATS.2013.43&partnerID=40&md5=36e38bcdc335ad95feae16bf59b30d83",Conference Paper,Scopus,2-s2.0-84893495526
"Gaur, M.S., Zwolinski, M., Laxmi, V., Boolchandani, D., Singh, V., Singh, A.D.","VLSI Design and Test: 17th International Symposium, VDAT 2013, Jaipur, India, July 27-30, 2013, Revised Selected Papers",2013,"Communications in Computer and Information Science","382 CCIS",,,"","",,,10.1007/978-3-642-42024-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904621444&doi=10.1007%2f978-3-642-42024-5&partnerID=40&md5=3b7b669fb865abfb7ba3e3978fe7e8a7",Conference Paper,Scopus,2-s2.0-84904621444
"Shayan, M., Singh, V., Singh, A.D., Fujita, M.","SEU tolerant robust memory cell design",2012,"Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium, IOLTS 2012",,, 6313834,"13","18",,6,10.1109/IOLTS.2012.6313834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869182569&doi=10.1109%2fIOLTS.2012.6313834&partnerID=40&md5=64a7fc81cceb7ddfdfcb60bd2d560886",Conference Paper,Scopus,2-s2.0-84869182569
"Qian, X., Han, C., Singh, A.D.","Detection of gate-oxide defects with timing tests at reduced power supply",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231090,"120","126",,3,10.1109/VTS.2012.6231090,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865000621&doi=10.1109%2fVTS.2012.6231090&partnerID=40&md5=ddab52e4ef6aba4836c392066f57448f",Conference Paper,Scopus,2-s2.0-84865000621
"Shayan, M., Singh, V., Singh, A.D., Fujita, M.","SEU tolerant robust latch design",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7373 LNCS",,,"223","232",,,10.1007/978-3-642-31494-0_26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864320252&doi=10.1007%2f978-3-642-31494-0_26&partnerID=40&md5=e8536eb6560a57be1111ea0b32f61937",Conference Paper,Scopus,2-s2.0-84864320252
"Razzaq, M.A., Singh, V., Singh, A.","SSTKR: Secure and testable scan design through test key randomization",2011,"Proceedings of the Asian Test Symposium",,, 6114514,"60","65",,7,10.1109/ATS.2011.85,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863411145&doi=10.1109%2fATS.2011.85&partnerID=40&md5=93dd88964bb53efda1ebd4e28998e695",Conference Paper,Scopus,2-s2.0-84863411145
"Natarajan, J., Wells, J., Chatterjee, A., Singh, A.","Distributed comparison test driven multiprocessor speed-tuning: Targeting performance gains under extreme process variations",2011,"Proceedings of the Asian Test Symposium",,, 6114529,"154","160",,,10.1109/ATS.2011.84,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863413041&doi=10.1109%2fATS.2011.84&partnerID=40&md5=b90f659d2cbdb33bed7317e6bf79d323",Conference Paper,Scopus,2-s2.0-84863413041
"Qian, X., Singh, A.D., Chatterjee, A.","Diagnosing multiple slow gates for performance tuning in the face of extreme process variations",2011,"Proceedings of the Asian Test Symposium",,, 6114747,"303","310",,,10.1109/ATS.2011.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863416127&doi=10.1109%2fATS.2011.73&partnerID=40&md5=01625bdc2492516e52ba52f94cd0cce1",Conference Paper,Scopus,2-s2.0-84863416127
"Han, C., Singh, A.D., Singh, V.","Efficient partial enhanced scan for high coverage delay testing",2011,"Proceedings of the Annual Southeastern Symposium on System Theory",,, 5753814,"243","248",,2,10.1109/SSST.2011.5753814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955974342&doi=10.1109%2fSSST.2011.5753814&partnerID=40&md5=d81b28acf8880772e66a05200b5f3e1c",Conference Paper,Scopus,2-s2.0-79955974342
"Mishra, K., Faraz, A., Singh, A.D., Chatterjee, A.","Path delay tuning for performance gain in the face of random manufacturing variations",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718832,"382","388",,4,10.1109/VLSID.2011.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952854679&doi=10.1109%2fVLSID.2011.35&partnerID=40&md5=df75178bdd8eeeb562c75018cd0280d5",Conference Paper,Scopus,2-s2.0-79952854679
"Gadamsetti, B., Singh, A.D.","Current sensing completion detection for high speed and area efficient arithmetic",2010,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,, 5775014,"240","243",,1,10.1109/APCCAS.2010.5775014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959211214&doi=10.1109%2fAPCCAS.2010.5775014&partnerID=40&md5=ca755c12cc638c5aca62ffb00dc3a60c",Conference Paper,Scopus,2-s2.0-79959211214
"Qian, X., Singh, A.D.","Distinguishing resistive small delay defects from random parameter variations",2010,"Proceedings of the Asian Test Symposium",,, 5692267,"325","330",,12,10.1109/ATS.2010.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951592704&doi=10.1109%2fATS.2010.62&partnerID=40&md5=f9f95a882fb843a8d22eb9bef9b05ea1",Conference Paper,Scopus,2-s2.0-79951592704
"Mishra, A., Sinha, N., Satdev, Singh, V., Chakravarty, S., Singh, A.D.","Modified scan flip-flop for low power testing",2010,"Proceedings of the Asian Test Symposium",,, 5692274,"367","370",,17,10.1109/ATS.2010.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951662202&doi=10.1109%2fATS.2010.69&partnerID=40&md5=77185a34116ac39e7c7e5ae87214b0a7",Conference Paper,Scopus,2-s2.0-79951662202
"Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Singh, A.D.","Modified T-Flip-Flop based scan cell for RAS",2010,"2010 15th IEEE European Test Symposium, ETS'10",,, 5512773,"113","118",,3,10.1109/ETSYM.2010.5512773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78049263478&doi=10.1109%2fETSYM.2010.5512773&partnerID=40&md5=81f520ab81cf6fd511f5f450f68cef54",Conference Paper,Scopus,2-s2.0-78049263478
"Abhishek, A., Khan, A., Singh, V., Saluja, K.K., Singh, A.D.","Test application time minimization for RAS using basis optimization of column decoder",2010,"ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",,, 5537094,"2614","2617",,2,10.1109/ISCAS.2010.5537094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956005013&doi=10.1109%2fISCAS.2010.5537094&partnerID=40&md5=266e41ea1e99addb16222a18b2aee7ad",Conference Paper,Scopus,2-s2.0-77956005013
"Singh, A., Han, C., Qian, X.","An output compression scheme for handling X-states from over-clocked delay tests",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469617,"57","62",,8,10.1109/VTS.2010.5469617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953904903&doi=10.1109%2fVTS.2010.5469617&partnerID=40&md5=1f5e9eb70093087bd189733386d36454",Conference Paper,Scopus,2-s2.0-77953904903
"Marinissen, E.J., Singh, A., Glotter, D., Esposito, M., Carulli Jr., J.M., Nahar, A., Butler, K.M., Appello, D., Portelli, C.","Adapting to adaptive testing",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457143,"556","561",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953112184&partnerID=40&md5=783338249e510b13045f5b45eba7a47e",Conference Paper,Scopus,2-s2.0-77953112184
"Ashouei, M., Chatterjee, A., Singh, A.D.","Post-manufacture tuning for nano-CMOS yield recovery using reconfigurable logic",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","4", 5071194,"675","679",,4,10.1109/TVLSI.2009.2014559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950300992&doi=10.1109%2fTVLSI.2009.2014559&partnerID=40&md5=ac1fa18eb2ec56ad2cc2cabfa31b226a",Article,Scopus,2-s2.0-77950300992
"Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Fujiwara, H., Singh, A.D.","On minimization of test application time for RAS",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401216,"393","398",,4,10.1109/VLSI.Design.2010.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950000529&doi=10.1109%2fVLSI.Design.2010.61&partnerID=40&md5=6838417202569cc65729367d481623c1",Conference Paper,Scopus,2-s2.0-77950000529
"Deepak, K.G., Reyna, R., Singh, V., Singh, A.D.","Leveraging partially enhanced scan for improved observability in delay fault testing",2009,"Proceedings of the Asian Test Symposium",,, 5359346,"237","240",,3,10.1109/ATS.2009.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951175155&doi=10.1109%2fATS.2009.78&partnerID=40&md5=ed74b855081ed6f0fa8aa48fe9c535c2",Conference Paper,Scopus,2-s2.0-77951175155
"Menon, S., Singh, A.D., Agrawal, V.","Output hazard-free transition delay fault test generation",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116616,"97","102",,7,10.1109/VTS.2009.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350400735&doi=10.1109%2fVTS.2009.40&partnerID=40&md5=c9d82af6e97384519bbf83a308416a3f",Conference Paper,Scopus,2-s2.0-70350400735
"Singh, A.D.","Scan based testing of dual/multi core processors for small delay defects",2008,"Proceedings - International Test Conference",,, 4700563,"","",,10,10.1109/TEST.2008.4700563,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249096525&doi=10.1109%2fTEST.2008.4700563&partnerID=40&md5=5e1433f3aa154a51d1fd8e321f8073b0",Conference Paper,Scopus,2-s2.0-67249096525
"Ashouei, M., Singh, A.D., Chatterjee, A.","Reconfiguring CMOS as Pseudo N/PMOS for defect tolerance in nano-scale CMOS",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450476,"27","32",,1,10.1109/VLSI.2008.104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649098506&doi=10.1109%2fVLSI.2008.104&partnerID=40&md5=a983c587e49115f7879da9aa372b093f",Conference Paper,Scopus,2-s2.0-47649098506
"Xu, G., Singh, A.D.","Achieving high transition delay fault coverage with partial DTSFF scan chains",2008,"Proceedings - International Test Conference",,, 4437608,"","",,1,10.1109/TEST.2007.4437608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749083466&doi=10.1109%2fTEST.2007.4437608&partnerID=40&md5=be17ead7dfcb9f26ceb84cb9ffee7eb4",Conference Paper,Scopus,2-s2.0-39749083466
"Xu, G., Singh, A.D.","Delay test scan flip-flop: DFT for high coverage delay testing",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092133,"763","768",,21,10.1109/VLSID.2007.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248207835&doi=10.1109%2fVLSID.2007.61&partnerID=40&md5=79de5b6383d43fcdf9455e5e47229213",Conference Paper,Scopus,2-s2.0-34248207835
"Xu, G., Singh, A.D.","Flip-flop selection to maximize TDF coverage with partial enhanced scan",2007,"Proceedings of the Asian Test Symposium",,, 4388035,"335","340",,14,10.1109/ATS.2007.4388035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48049120408&doi=10.1109%2fATS.2007.4388035&partnerID=40&md5=48865b06053004bc3548a3530435bd32",Conference Paper,Scopus,2-s2.0-48049120408
"Ashouei, M., Nisar, M.M., Chatterjee, A., Singh, A.D., Diril, A.U.","Probabilistic self-adaptation of nanoscale CMOS circuits: Yield maximization under increased intra-die variations",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092125,"711","716",,4,10.1109/VLSID.2007.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349114364&doi=10.1109%2fVLSID.2007.130&partnerID=40&md5=02e0a08c6eb7e0a0001df34a1b612303",Conference Paper,Scopus,2-s2.0-48349114364
"Xu, G., Singh, A.D.","Scan cell design for launch-on-shift delay tests with slow scan enable",2007,"IET Computers and Digital Techniques","1","3",,"213","219",,10,10.1049/iet-cdt:20060142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248181866&doi=10.1049%2fiet-cdt%3a20060142&partnerID=40&md5=70dc8daf70fd4dfb9907333cf4fd8da3",Article,Scopus,2-s2.0-34248181866
"Gefu, X., Singh, A.D.","Low cost launch-on-shift delay test with slow scan enable",2006,"Proceedings - Eleventh IEEE European Test Symposium, ETS 2006","2006",, 1628147,"9","14",,9,10.1109/ETS.2006.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845437653&doi=10.1109%2fETS.2006.29&partnerID=40&md5=5f8c2b982c34b5618b18e5ee30f40bc4",Conference Paper,Scopus,2-s2.0-33845437653
"Xuan, X., Chatterjee, A., Singh, A.D.","Lifetime prediction and design-for-reliability of IC interconnections with electromigration induced degradation in the presence of manufacturing defects",2006,"Journal of Electronic Testing: Theory and Applications (JETTA)","22","4-6",,"471","482",,2,10.1007/s10836-006-9498-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846678356&doi=10.1007%2fs10836-006-9498-2&partnerID=40&md5=ea79999d8d0f67fd8f1dd17f2420dc6e",Article,Scopus,2-s2.0-33846678356
"Singh, A.D., Xu, G.","Output hazard-free transition tests for silicon calibrated scan based delay testing",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617616,"349","355",,10,10.1109/VTS.2006.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751077362&doi=10.1109%2fVTS.2006.53&partnerID=40&md5=30587cc4cdd958e58a49100688a783ba",Conference Paper,Scopus,2-s2.0-33751077362
"Yan, H., Singh, A.D.","A new delay test based on delay Defect Detection within Slack Intervals (DDSI)",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","11",,"1216","1226",,14,10.1109/TVLSI.2006.886415,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845534431&doi=10.1109%2fTVLSI.2006.886415&partnerID=40&md5=b459acd6b806b0198a68471241fbbd3c",Article,Scopus,2-s2.0-33845534431
"Ashouei, M., Chatterjee, A., Singh, A.D., De, V., Mak, T.M.","Statistical estimation of correlated leakage power variation and its application to leakage-aware design",2006,"Proceedings of the IEEE International Conference on VLSI Design","2006",, 1581523,"606","612",,6,10.1109/VLSID.2006.152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748531038&doi=10.1109%2fVLSID.2006.152&partnerID=40&md5=7a06dd60a8a97383cf6c5fb0012e2757",Conference Paper,Scopus,2-s2.0-33748531038
"Dhillon, Y.S., Diril, A.U., Chatterjee, A., Singh, A.D.","Analysis and optimization of nanometer CMOS circuits for soft-error tolerance",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","5", 1650229,"514","524",,61,10.1109/TVLSI.2006.876104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746464080&doi=10.1109%2fTVLSI.2006.876104&partnerID=40&md5=991706b79aaa0004c38b1ce12cf06143",Article,Scopus,2-s2.0-33746464080
"Barnett, T.S., Grady, M., Purdy, K.G., Singh, A.D.","Combining negative binomial and weibull distributions for yield and reliability prediction",2006,"IEEE Design and Test of Computers","23","2",,"110","116",,9,10.1109/MDT.2006.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645816786&doi=10.1109%2fMDT.2006.38&partnerID=40&md5=44ee92e3776db18a718cd2cfdba01b0c",Article,Scopus,2-s2.0-33645816786
"Barnett, T.S., Singh, A.D.","Yield and reliability prediction for DSM circuits",2006,"System-on-Chip: Next Generation Electronics",,,,"857","890",,,10.1049/PBCS018E_ch25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013489103&doi=10.1049%2fPBCS018E_ch25&partnerID=40&md5=5bf71cec173869a0656040b8597c03a8",Book Chapter,Scopus,2-s2.0-85013489103
"Singh, A.D.","A self-timed structural test methodology for timing anomalies due to defects and process variations",2005,"Proceedings - International Test Conference","2005",, 1583964,"84","90",,9,10.1109/TEST.2005.1583964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847103517&doi=10.1109%2fTEST.2005.1583964&partnerID=40&md5=b8d8fd6fafcace16bac30423fc58dfb7",Conference Paper,Scopus,2-s2.0-33847103517
"Yan, H., Singh, A.D.","A delay test to differentiate resistive interconnect faults from weak transistor defects",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"47","52",,12,10.1109/ICVD.2005.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944484758&doi=10.1109%2fICVD.2005.9&partnerID=40&md5=62d4a2689c071d7568da0d6a16f5ded9",Conference Paper,Scopus,2-s2.0-27944484758
"Diril, A.U., Dhillon, Y.S., Chatterjee, A., Singh, A.D.","Design of adaptive nanometer digital systems for effective control of soft error tolerance",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443439,"298","303",,15,10.1109/VTS.2005.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886454976&doi=10.1109%2fVTS.2005.40&partnerID=40&md5=838695e1623f3aaf63062217b1d3e355",Conference Paper,Scopus,2-s2.0-84886454976
"Yan, H., Singh, A.D., Xu, G.","Delay defect characterization using low voltage test",2005,"Proceedings of the Asian Test Symposium","2005",, 1575398,"8","13",,,10.1109/ATS.2005.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846933594&doi=10.1109%2fATS.2005.45&partnerID=40&md5=f7aca27173a56627becd3c1fe9161fc7",Conference Paper,Scopus,2-s2.0-33846933594
"Diril, A.U., Dhillon, Y.S., Chatterjee, A., Singh, A.D.","Low-power domino circuits using NMOS pull-up on off-critical paths",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466221,"533","538",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48649098411&partnerID=40&md5=552642936367590aa60961bb5bcd74c7",Conference Paper,Scopus,2-s2.0-48649098411
"Yan, H., Xu, G., Singh, A.D.","Low voltage test in place of fast clock in DDSI delay test",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410602,"316","320",,1,10.1109/ISQED.2005.75,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886705317&doi=10.1109%2fISQED.2005.75&partnerID=40&md5=2e51e4ea6ac3513f506e7ba9f67d4eee",Conference Paper,Scopus,2-s2.0-84886705317
"Ashouei, M., Chatterjee, A., Singh, A.D., De, V.","A dual-vt layout approach for statistical leakage variability minimization in nanometer CMOS",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524208,"567","573",,4,10.1109/ICCD.2005.6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748580664&doi=10.1109%2fICCD.2005.6&partnerID=40&md5=3807f3057d89f6cf1c54873f6803e2f9",Conference Paper,Scopus,2-s2.0-33748580664
"Mudlapur, A.S., Agrawal, V.D., Singh, A.D.","A random access scan architecture to reduce hardware overhead",2005,"Proceedings - International Test Conference","2005",, 1583993,"350","358",,16,10.1109/TEST.2005.1583993,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847128293&doi=10.1109%2fTEST.2005.1583993&partnerID=40&md5=efc51e11b077c07903a397b130689927",Conference Paper,Scopus,2-s2.0-33847128293
"Diril, A.U., Dhillon, Y.S., Chatterjee, A., Singh, A.D.","Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"159","164",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944433309&partnerID=40&md5=a0b1803df33f75caf3c65c6e4a5b0084",Conference Paper,Scopus,2-s2.0-27944433309
"Diril, A.U., Dhillon, Y.S., Chatterjee, A., Singh, A.D.","Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","9",,"1103","1107",,19,10.1109/TVLSI.2005.857149,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27844480979&doi=10.1109%2fTVLSI.2005.857149&partnerID=40&md5=c5ae33f738b492e32558d71cdcdd5e41",Review,Scopus,2-s2.0-27844480979
"Barnett, T.S., Grady, M., Purdy, K., Singh, A.D.","Exploiting defect clustering for yield and reliability prediction",2005,"IEE Proceedings: Computers and Digital Techniques","152","3",,"407","413",,5,10.1049/ip-cdt:20045056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944463018&doi=10.1049%2fip-cdt%3a20045056&partnerID=40&md5=99a7cb98704385502b5e8db0ae056bfe",Conference Paper,Scopus,2-s2.0-22944463018
"Dhillon, Y.S., Diril, A.U., Chatterjee, A., Singh, A.D.","Sizing CMOS circuits for increased transient error tolerance",2004,"Proceedings - 10th IEEE International On-Line Testing Symposium, IOLTS 2004",,,,"11","16",,11,10.1109/OLT.2004.1319653,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444278059&doi=10.1109%2fOLT.2004.1319653&partnerID=40&md5=9f240aa519ee046366e684af7b02211d",Conference Paper,Scopus,2-s2.0-10444278059
"Yan, H., Singh, A.D.","Reduce yield loss in delay defect detection in slack interval",2004,"Proceedings of the Asian Test Symposium",,,,"372","377",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13244264677&partnerID=40&md5=8b192206297134e15df8b0fed6a2fb52",Conference Paper,Scopus,2-s2.0-13244264677
"Yan, H., Singh, A.D.","Evaluating the effectiveness of detecting delay defects in the slack interval: A simulation study",2004,"Proceedings - International Test Conference",,,,"242","251",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144380379&partnerID=40&md5=f2ae5cb825e7eaa6053ecbef53829736",Conference Paper,Scopus,2-s2.0-18144380379
"Yan, H., Singh, A.D.","On the effectiveness of detecting small delay defects in the slack interval",2004,"Proceedings - 2004 IEEE International Workshop on Current and Defect Based Testing, DBT 2004",,,,"49","53",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21444443600&partnerID=40&md5=a54b40ee29ac5616f76cbb9e195aff64",Conference Paper,Scopus,2-s2.0-21444443600
"Dhillon, Y.S., Diril, A.U., Chatterjee, A., Singh, A.D.","Low-power dual V th pseudo dual V dd domino circuits",2004,"Proceedings - 17th Symposium on Integrated Cicuits and Systems Design, SBCCI2004",,,,"273","277",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14244249663&partnerID=40&md5=d4ac9705b89a18bbd7a6f0902fa88c78",Conference Paper,Scopus,2-s2.0-14244249663
"Ashouei, M., Chatterjee, A., Singh, A.","Test volume reduction via flip-flop compatibility analysis for balanced parallel scan",2004,"Proceedings - 2004 IEEE International Workshop on Current and Defect Based Testing, DBT 2004",,,,"105","109",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21444455030&partnerID=40&md5=a435ebc6f5bd0532b1ba5c6d013879b5",Conference Paper,Scopus,2-s2.0-21444455030
"Xuan, X., Chatterjee, A., Singh, A.D.","Application of local design-for-reliability techniques for reducing wear-out degradation of CMOS combinational logic circuits",2004,"Proceedings - Ninth IEEE European Test Symposium, ETS 2004",,,,"24","29",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844365552&partnerID=40&md5=e2ab7a20bbddc7edc32f166450f71fc3",Conference Paper,Scopus,2-s2.0-15844365552
"Xuan, X., Chatterjee, A., Singh, A.D.","Local redesign for reliability of CMOS digital circuits under device degradation",2004,"Annual Proceedings - Reliability Physics (Symposium)",,,,"651","652",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042518740&partnerID=40&md5=3cabe188c229ae2a31ec05c77cf19f31",Conference Paper,Scopus,2-s2.0-3042518740
"Xuan, X., Chatterjee, A., Singh, A.D.","Local redesign for reliability of CMOS digital circuits under device degradation",2004,"IEEE International Reliability Physics Symposium Proceedings","2004-January","January", 1315434,"651","652",,4,10.1109/RELPHY.2004.1315434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904664911&doi=10.1109%2fRELPHY.2004.1315434&partnerID=40&md5=8c9f1be8ee633130d6737c159e98773f",Conference Paper,Scopus,2-s2.0-84904664911
"Singh, A.D.","Should Nanometer Circuits be Periodically Tested in the Field?",2003,"IEEE International Test Conference (TC)",,,,"1280","",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142153651&partnerID=40&md5=f7dc79e1d5a965b8eb7d26b3eae579bf",Conference Paper,Scopus,2-s2.0-0142153651
"Yan, H., Singh, A.D.","Experiments in Detecting Delay Faults using Multiple Higher Frequency Clocks and Results from Neighboring Die",2003,"IEEE International Test Conference (TC)",,,,"105","111",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142153750&partnerID=40&md5=9b86d6263c20e725fab965ea0b01d2c4",Conference Paper,Scopus,2-s2.0-0142153750
"Barnett, T.S., Singh, A.D.","Relating Yield Models to Burn-In Fall-Out in Time",2003,"IEEE International Test Conference (TC)",,,,"77","84",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142184831&partnerID=40&md5=84a39ad24075c8eb25bcb7275c9aa133",Conference Paper,Scopus,2-s2.0-0142184831
"Singh, A.D., Seuring, M., Gössel, M., Sogomonyan, E.S.","Multimode Scan: Test per Clock BIST for IP Cores",2003,"ACM Transactions on Design Automation of Electronic Systems","8","4",,"491","505",,3,10.1145/944027.944033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142126894&doi=10.1145%2f944027.944033&partnerID=40&md5=0106e8acc19d3bbfb226ce30e9010b9b",Article,Scopus,2-s2.0-0142126894
"Barnett, T.S., Singh, A.D., Nelson, V.P.","Extending Integrated-Circuit Yield-Models to Estimate Early-Life Reliability",2003,"IEEE Transactions on Reliability","52","3",,"296","300",,24,10.1109/TR.2003.816418,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348233291&doi=10.1109%2fTR.2003.816418&partnerID=40&md5=6deed131d3b2c9cdad78bcbe4a06388a",Article,Scopus,2-s2.0-0348233291
"Xuan, X., Chatterjee, A., Singh, A.D.","ARET for system-level IC reliability simulation",2003,"Annual Proceedings - Reliability Physics (Symposium)",,,,"572","573",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037634336&partnerID=40&md5=4a942611dfc5e6e52b336d42db0ccd45",Conference Paper,Scopus,2-s2.0-0037634336
"Xuan, X., Singh, A.D., Chatterjee, A.","Reliability evaluation for integrated circuit with defective interconnect under electromigration",2003,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2003-January",, 1194705,"29","34",,5,10.1109/ISQED.2003.1194705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846698784&doi=10.1109%2fISQED.2003.1194705&partnerID=40&md5=cbdf6b22367c17eb16acdac3ef4fee17",Conference Paper,Scopus,2-s2.0-33846698784
"Xuan, X., Chatterjee, A., Singh, A.D.","Aret for system-level IC reliability simulation",2003,"IEEE International Reliability Physics Symposium Proceedings","2003-January",, 1197811,"572","573",,4,10.1109/RELPHY.2003.1197811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749135833&doi=10.1109%2fRELPHY.2003.1197811&partnerID=40&md5=0b49cfd7739c37484213ee4fa96e44df",Conference Paper,Scopus,2-s2.0-56749135833
"Xuan, X., Chatterjee, A., Singh, A.D., Kim, N.P., Chisa, M.T.","IC reliability simulator ARET and its application in design-for-reliability",2003,"Proceedings of the Asian Test Symposium","2003-January",, 1250775,"18","21",,15,10.1109/ATS.2003.1250775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953091590&doi=10.1109%2fATS.2003.1250775&partnerID=40&md5=ca87853e6ed8806ad11d5d67a2ac96da",Conference Paper,Scopus,2-s2.0-77953091590
"Goessel, M., Singh, A., Sogomonyan, E.","Scan-path with directly duplicated and inverted duplicated registers",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011110,"47","52",,,10.1109/VTS.2002.1011110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948421104&doi=10.1109%2fVTS.2002.1011110&partnerID=40&md5=ebc215fa673b1101dd2a8ede358e246f",Conference Paper,Scopus,2-s2.0-84948421104
"Barnett, T.S., Singh, A.D., Grady, M., Purdy, K.","Yield-reliability modeling: Experimental verification and application to burn-in reduction",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011114,"75","80",,21,10.1109/VTS.2002.1011114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0010401965&doi=10.1109%2fVTS.2002.1011114&partnerID=40&md5=8a9a03ea4fc7e06d93e88177e85173e5",Conference Paper,Scopus,2-s2.0-0010401965
"Barnett, T.S., Grady, M., Purdy, K., Singh, A.D.","Redundancy implications for early-life reliability: Experimental verification of an integrated yield-reliability model",2002,"IEEE International Test Conference (TC)",,,,"693","699",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036445139&partnerID=40&md5=dedb730bb9735aebb23922bc0dc43b74",Conference Paper,Scopus,2-s2.0-0036445139
"Barnett, T.S., Singh, A.D., Nelson, V.P.","Estimating burn-in fall-out for redundant memory",2001,"IEEE International Test Conference (TC)",,,,"340","347",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035681099&partnerID=40&md5=5f6752d4924a71062882a9704417cfa6",Conference Paper,Scopus,2-s2.0-0035681099
"Funabiki, N., Singh, A., Mukherjee, A., Marek-Sadowska, M.","A global routing technique for wave-steered design methodology",2001,"Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001",,, 952358,"430","436",,,10.1109/DSD.2001.952358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969540969&doi=10.1109%2fDSD.2001.952358&partnerID=40&md5=e84b636fb8bab97d3588e5f93827b652",Conference Paper,Scopus,2-s2.0-84969540969
"Barnett, T.S., Singh, A.D., Nelson, V.P.","Burn-in failures and local region yield: An integrated yield-reliability model",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"326","332",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035013704&partnerID=40&md5=7f36e813088bf51307dcedd9ff981a7f",Conference Paper,Scopus,2-s2.0-0035013704
"Barnett, T.S., Singh, A.D., Nelson, V.P.","Yield-reliability modeling for fault tolerant integrated circuits",2001,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"29","38",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035201740&partnerID=40&md5=b98602a471c40b53dcb688d787083237",Conference Paper,Scopus,2-s2.0-0035201740
"Sogomonyan, E.S., Morosov, A., Gössel, M., Singh, A., Rzeha, J.","Early error detection in systems-on-chip for fault-tolerance and at-speed debugging",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"184","189",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034994920&partnerID=40&md5=c960c19f3c91a006c1c19ca188031eaf",Conference Paper,Scopus,2-s2.0-0034994920
"Lakin II, David R., Singh, Adit D.","Exploiting defect clustering to screen bare die for infant mortality failures: an experimental study",1999,"IEEE International Test Conference (TC)",,,,"23","30",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033308995&partnerID=40&md5=fc011f8dfd6ff97158340e3cf5c228b0",Conference Paper,Scopus,2-s2.0-0033308995
"Singh, Adit D., Sogomonyan, Egor S., Gossel, Michael, Seuring, Markus","Testability evaluation of sequential designs incorporating the multi-mode scannable memory element",1999,"IEEE International Test Conference (TC)",,,,"286","293",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033332916&partnerID=40&md5=45d62376476de046d2ad0e2b6aae2026",Conference Paper,Scopus,2-s2.0-0033332916
"Sogomonyan, E.S., Singh, A.D., Goessel, M.","Multi-mode scannable memory element for high test application efficiency and delay testing",1999,"Journal of Electronic Testing: Theory and Applications (JETTA)","15","1",,"87","97",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033348668&partnerID=40&md5=bf5bd2b827fa0f0f2763d656b9e7ba29",Article,Scopus,2-s2.0-0033348668
"Sogomonyan, E.S., Singh, A.D., Goessel, M.","Multi-mode scannable memory element for high test application efficiency and delay testing",1998,"Proceedings of the IEEE VLSI Test Symposium",,,,"324","331",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032308952&partnerID=40&md5=3b9dc1dd5967d835ba74779a97586936",Conference Paper,Scopus,2-s2.0-0032308952
"Knight, C.G., Singh, A.D., Nelson, V.P.","An IDDQ sensor for concurrent timing error detection",1998,"IEEE Journal of Solid-State Circuits","33","10",,"1545","1550",,3,10.1109/4.720401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032187585&doi=10.1109%2f4.720401&partnerID=40&md5=0794444d52911583ea4c52eb3c9c0635",Article,Scopus,2-s2.0-0032187585
"Singh, A.D.","Comprehensive Wafer Oriented Test Evaluation (WOTE) scheme for the IDDQ testing of deep sub-micron technologies",1997,"IEEE International Workshop on IDDQ Testing, Digest of Papers",,,,"40","43",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031361502&partnerID=40&md5=df99e2821975d2d02f9d7d6162c4037f",Conference Paper,Scopus,2-s2.0-0031361502
"Weber, W.W., Singh, A.D.","Incorporating I DDQ Testing with BIST for Improved Coverage: An Experimental Study",1997,"Journal of Electronic Testing: Theory and Applications (JETTA)","11","2",,"147","156",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031247482&partnerID=40&md5=0081bdf397c27557eb10fd64063e068f",Article,Scopus,2-s2.0-0031247482
"Singh, Adit D., Nigh, Phil, Krishna, C.M.","Screening for known good die (KGD) based on defect clustering: An experimental study",1997,"IEEE International Test Conference (TC)",,,,"362","369",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031341146&partnerID=40&md5=a3f12df1502de225c35ddc4b0889053d",Conference Paper,Scopus,2-s2.0-0031341146
"Knight, Christopher G., Singh, Adit D., Nelson, Victor P.","IDDQ sensor for concurrent timing error detection",1997,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"281","289",,,10.1109/DFTVS.1997.628335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031339430&doi=10.1109%2fDFTVS.1997.628335&partnerID=40&md5=52696d76cba836d33d5180dd1f758b44",Conference Paper,Scopus,2-s2.0-0031339430
"Hurst, J.P., Singh, A.D.","A differential built-in current sensor design for high-speed IDDQ testing",1997,"IEEE Journal of Solid-State Circuits","32","1",,"122","125",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030784209&partnerID=40&md5=e1132e418989d1e3b91760714f4bccb4",Article,Scopus,2-s2.0-0030784209
"Singh, A.D., Krishna, C.M.","On the effect of defect clustering on test transparency and IC test optimization",1996,"IEEE Transactions on Computers","45","6",,"753","757",,12,10.1109/12.506431,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030173187&doi=10.1109%2f12.506431&partnerID=40&md5=7bc80117ff12c521f02b9d0ba6e5a5ae",Article,Scopus,2-s2.0-0030173187
"Singh, Adit D.","ADTS: an array defect-tolerance scheme for wafer scale gate arrays",1995,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"126","136",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029531746&partnerID=40&md5=fb2cd96b2b8bbe621deccc2647781139",Conference Paper,Scopus,2-s2.0-0029531746
"Singh, Adit D., Rasheed, Haroon, Weber, Walter W.","IDDQ testing of CMOS opens: an experimental study",1995,"IEEE International Test Conference (TC)",,,,"479","489",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029489611&partnerID=40&md5=4675a708158534b578abf4c1985c14f3",Conference Paper,Scopus,2-s2.0-0029489611
"Krishna, C.M., Singh, A.D.","Optimal Configuration of Redundant Real-Time Systems in the Face of Correlated Failure",1995,"IEEE Transactions on Reliability","44","4",,"587","594",,11,10.1109/24.475977,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029508948&doi=10.1109%2f24.475977&partnerID=40&md5=12b52b1ebbfb0ce9de3f03b08ce0f301",Article,Scopus,2-s2.0-0029508948
"Weber, Walter W., Singh, Adit D.","Experimental evaluation of the differential BICS for IDDQ testing",1995,"Proceedings of the IEEE VLSI Test Symposium",,,,"472","480",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029225421&partnerID=40&md5=64847c270c55a127d31aa28305123549",Conference Paper,Scopus,2-s2.0-0029225421
"Lee, J.Y., Youn, H.Y., Singh, A.D.","Adaptive Unanimous Voting (UV) Scheme for Distributed Self-Diagnosis",1995,"IEEE Transactions on Computers","44","5",,"730","735",,5,10.1109/12.381964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029310021&doi=10.1109%2f12.381964&partnerID=40&md5=09598e8bdd58c7537d80e6df566aa812",Article,Scopus,2-s2.0-0029310021
"Singh, Adit, Hurst, Jason P.","Incorporating IDDQ testing in BIST: improved coverage through test diversity",1994,"Proceedings of the IEEE VLSI Test Symposium",,,,"374","379",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028752580&partnerID=40&md5=f3b265e9fbdd89c22802fd94cecdffca",Conference Paper,Scopus,2-s2.0-0028752580
"Lee, Jae Young, Youn, Hee Yong, Singh, Adit D.","Adaptive voting for faulty (VHF) node scheme for distributed self-diagnosis",1993,"Digest of Papers - International Symposium on Fault-Tolerant Computing",,,,"480","489",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027799981&partnerID=40&md5=0c73dce97967718e99a2c1af9213aacc",Conference Paper,Scopus,2-s2.0-0027799981
"Vaidya, N.H., Singh, A.D., Krishna, C.M.","Trade-offs in developing fault tolerant software",1993,"IEE Proceedings E: Computers and Digital Techniques","140","6",,"320","326",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027701319&partnerID=40&md5=4356892ff0e738c49be051d128bff35d",Article,Scopus,2-s2.0-0027701319
"Krishna, C.M., Singh, A.D.","Reliability of Checkpointed Real-time Systems Using Time Redundancy",1993,"IEEE Transactions on Reliability","42","3",,"427","435",,28,10.1109/24.257826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027664209&doi=10.1109%2f24.257826&partnerID=40&md5=b652711bb27f3965c25da9c2fe22c133",Article,Scopus,2-s2.0-0027664209
"Singh, A.D., Krishna, C.M.","On Optimizing VLSI Testing for Product Quality Using Die-Yield Prediction",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","5",,"695","709",,12,10.1109/43.277614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027590476&doi=10.1109%2f43.277614&partnerID=40&md5=bdb8a570d6895df693a5df7b8e671b61",Article,Scopus,2-s2.0-0027590476
"Youn, Hee Yong, Singh, Adit D.","On implementing large binary tree architectures in VLSI and WSI",1992,"IEEE Transactions on Computers","v","n",,"526","537",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250890877&partnerID=40&md5=66aa21bc14c272643a59ef9bcd63b93f",Article,Scopus,2-s2.0-34250890877
"Singh, A.D., Krishna, C.M.","On optimizing wafer-probe testing for product quality using die-yield prediction",1992,"Digest of Papers - International Test Conference",,,,"228","237",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026716873&partnerID=40&md5=b9bc51e1d24dc9e2e9a2f4334da4d7e7",Conference Paper,Scopus,2-s2.0-0026716873
"Singh, A.D., Youn, H.Y.","A Modular Fault-Tolerant Binary Tree Architecture with Short Links",1991,"IEEE Transactions on Computers","40","7",,"882","890",,5,10.1109/12.83628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026188274&doi=10.1109%2f12.83628&partnerID=40&md5=53fdb7ab90377c541bedb4339b91f77e",Article,Scopus,2-s2.0-0026188274
"Youn, Hee Yong, Singh, Adit D.","Fault tolerant interconnect for on-wafer processor communication",1990,"Conference Record - International Conference on Communications","3",,,"786","790",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025596863&partnerID=40&md5=f68057d6e15d24d68a32ac528e2dc17a",Conference Paper,Scopus,2-s2.0-0025596863
"Koren, I., Singh, A.D.","Fault Tolerance in VLSI Circuits",1990,"Computer","23","7",,"73","83",,55,10.1109/2.56854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025457747&doi=10.1109%2f2.56854&partnerID=40&md5=180972bce9e26ffaca9e2ae344ca4bf6",Article,Scopus,2-s2.0-0025457747
"Singh, Adit D., Youn, Hee Yong","Defect tolerance scheme for gigaflop WSI architectures",1990,,,,,"109","115",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025227017&partnerID=40&md5=b0cccad7608182cd3b8e4d75f7843965",Conference Paper,Scopus,2-s2.0-0025227017
"Singh, A.D., Murugesan, S.","Fault-Tolerant Systems",1990,"Computer","23","7",,"15","17",,3,10.1109/2.56848,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903944349&doi=10.1109%2f2.56848&partnerID=40&md5=5b84141151746af7947b5c5270b58e6f",Article,Scopus,2-s2.0-84903944349
"Ganapathy, Kumar N., Singh, Adit D., Pradhan, Dhiraj K.","Yield modeling and optimization of large redundant RAM's",1990,,,,,"273","287",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025238221&partnerID=40&md5=26ae6c7dca23b0d7c4b37c9fbf91c0c2",Conference Paper,Scopus,2-s2.0-0025238221
"Krishna, C.M., Singh, A.D.","Modelling correlated transient failures in fault-tolerant systems",1989,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"374","381",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024880731&partnerID=40&md5=fa28e95a37d7ac95540481fadbf7cd4a",Conference Paper,Scopus,2-s2.0-0024880731
"Youn, Hee Yong, Singh, Adit D.","Efficient channel routing algorithm for defective arrays",1989,,,,,"432","435",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024904943&partnerID=40&md5=dc367905dcab35cc381e5fbbd7848c73",Conference Paper,Scopus,2-s2.0-0024904943
"Youn, Hee Yong, Singh, Adit D.","Near optimal adaptive row modular design for efficiently reconfiguring the processor array in VLSI",1989,"Proceedings of the International Conference on Parallel Processing","1",,,"261","265",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024907944&partnerID=40&md5=433ae02a7c9bea1e38df965e34ffed44",Conference Paper,Scopus,2-s2.0-0024907944
"Singh, A.D.","Precharged CMOS quaternary logic encoder-decoder circuits",1989,"International Journal of Electronics","67","5",,"809","817",,,10.1080/00207218908921131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024760607&doi=10.1080%2f00207218908921131&partnerID=40&md5=7539ad013eabce95c0afb37d64bba8af",Article,Scopus,2-s2.0-0024760607
"Youn, H.Y., Singh, A.D.","On Implementing Large Binary Tree Architectures in VLSI and WSI",1989,"IEEE Transactions on Computers","38","4",,"526","537",,2,10.1109/12.21145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941472563&doi=10.1109%2f12.21145&partnerID=40&md5=de8159f320f9b33a4d6d2841876ad08c",Article,Scopus,2-s2.0-84941472563
"Youn, Hee Yong, Singh, Adit D.","Highly efficient design for reconfiguring the processor array in VLSI",1988,"Proceedings of the International Conference on Parallel Processing","1",,,"375","382",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024133248&partnerID=40&md5=2838c52325872b58d29e9310672c83d6",Conference Paper,Scopus,2-s2.0-0024133248
"Youn, Hee Yong, Singh, Adit D.","Near optimal embedding of binary tree architecture in VLSI.",1988,"Proceedings - International Conference on Distributed Computing Systems","8",,,"86","93",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024126069&partnerID=40&md5=10eb4aa05a48bdeb09e842a9fc455792",Conference Paper,Scopus,2-s2.0-0024126069
"Singh, A.D.","Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays",1988,"IEEE Transactions on Computers","37","11",,"1398","1410",,46,10.1109/12.8705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024104959&doi=10.1109%2f12.8705&partnerID=40&md5=68822d2c09f15f7cd99eebf237947bc8",Article,Scopus,2-s2.0-0024104959
"Youn, Hee Yong, Singh, Adit D.","ON AREA EFFICIENT AND FAULT TOLERANT TREE EMBEDDING IN VLSI.",1987,"Proceedings of the International Conference on Parallel Processing",,,,"170","177",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023559261&partnerID=40&md5=ab65f174b14c9718cf77dd94f0a94217",Conference Paper,Scopus,2-s2.0-0023559261
"Singh, Adit D.","RECONFIGURABLE MODULAR FAULT TOLERANT BINARY TREE ARCHITECTURE.",1987,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"298","304",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023208525&partnerID=40&md5=d7fdbb161e32999ddbcdcb44e006609d",Conference Paper,Scopus,2-s2.0-0023208525
"Singh, Adit D.","FOUR VALUED BUSES FOR CLOCKED CMOS VLSI SYSTEMS.",1987,"Proceedings of The International Symposium on Multiple-Valued Logic",,,,"128","133",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023167996&partnerID=40&md5=99a7b31172f5305cce19c3def30388f6",Conference Paper,Scopus,2-s2.0-0023167996
"Singh, A.D.","Four-valued interface circuits for NMOS VLSI",1987,"International Journal of Electronics","63","2",,"269","279",,1,10.1080/00207218708939128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023400294&doi=10.1080%2f00207218708939128&partnerID=40&md5=62105ed0e17ed38774987953b9a2fc8d",Article,Scopus,2-s2.0-0023400294
"Singh, Adit D.","FOUR-VALUED INTERFACE CIRCUITS FOR NMOS VLSI.",1986,"Proceedings of The International Symposium on Multiple-Valued Logic",,,,"224","231",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022614406&partnerID=40&md5=b43d2d60b548460df39c50a74f57b049",Conference Paper,Scopus,2-s2.0-0022614406
"Singh, Adit D.","AREA EFFICIENT REDUNDANCY SCHEME FOR WAFER SCALE PROCESSOR ARRAYS.",1985,,,,,"505","509",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022298414&partnerID=40&md5=2dc578f16e9d88187d86c255477296ad",Conference Paper,Scopus,2-s2.0-0022298414
