<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_jtag_to_ava_master_bridge_p2b_adapter.v"
   type="VERILOG"
   library="p2b_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_jtag_to_ava_master_bridge_b2p_adapter.v"
   type="VERILOG"
   library="b2p_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_jtag_to_ava_master_bridge_timing_adt.v"
   type="VERILOG"
   library="timing_adt" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_pli_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_to_ava_master_bridge_master_translator_avalon_universal_master_0_agent" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_translator" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_to_ava_master_bridge_master_translator" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/data_cache.v"
   type="VERILOG"
   library="data_cache_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="pipeline_bridge_PERIPHERALS" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_top.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/AddressHash.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/AddressStack.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/CounterStack.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/CounterStorage.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/CountingBlock.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/IncCounter.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/LeapProfiler.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/OpDecode.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_leap_slave_handler.v"
   type="VERILOG"
   library="tiger_top_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_uart_0.v"
   type="VERILOG"
   library="uart_0" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_jtag_to_ava_master_bridge.v"
   type="VERILOG"
   library="jtag_to_ava_master_bridge" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_my_partner" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_tiger_top_0_conduit_end_0_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_tiger_top_0_conduit_end_0_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_uart_0_external_connection_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_uart_0_external_connection_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_clk_clk_in_reset_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_clk_clk_in_reset_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_clk_clk_in_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="tiger_inst_clk_clk_in_bfm" />
 <file
   path="tiger/testbench/tiger_tb/simulation/submodules/tiger.v"
   type="VERILOG"
   library="tiger_inst" />
 <file path="tiger/testbench/tiger_tb/simulation/tiger_tb.v" type="VERILOG" />
 <topLevel name="tiger_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="tiger_tb.tiger_inst.sdram"
   modelPath="tiger_tb.sdram_my_partner" />
</simPackage>
