digraph "CFG for '_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_' function" {
	label="CFG for '_ZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_' function";

	Node0x516a780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %10 = shl nuw nsw i32 %9, 4\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %12 = shl nuw nsw i32 %11, 2\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %14 = add nuw nsw i32 %12, %13\l  %15 = add nuw nsw i32 %14, %10\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = shl i32 %16, 4\l  %18 = shl nuw nsw i32 %9, 2\l  %19 = add nuw nsw i32 %18, %11\l  %20 = zext i32 %16 to i64\l  %21 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %20\l  %22 = load i8, i8 addrspace(1)* %21, align 1, !tbaa !5, !amdgpu.noclobber !8\l  %23 = zext i8 %22 to i64\l  %24 = shl nuw nsw i64 %23, 4\l  %25 = getelementptr inbounds double, double addrspace(1)* %6, i64 %24\l  %26 = add nuw nsw i32 %18, %13\l  %27 = add i32 %26, %17\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds double, double addrspace(1)* %1, i64 %28\l  %30 = load double, double addrspace(1)* %29, align 8, !tbaa !9,\l... !amdgpu.noclobber !8\l  %31 = zext i32 %15 to i64\l  %32 = getelementptr inbounds double, double addrspace(1)* %5, i64 %31\l  %33 = load double, double addrspace(1)* %32, align 8, !tbaa !9,\l... !amdgpu.noclobber !8\l  %34 = fmul contract double %30, %33\l  %35 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E3ump, i32 0, i32 %15\l  %36 = addrspacecast double addrspace(3)* %35 to double*\l  store volatile double %34, double* %36, align 8, !tbaa !9\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = icmp ult i32 %13, 2\l  br i1 %37, label %38, label %45\l|{<s0>T|<s1>F}}"];
	Node0x516a780:s0 -> Node0x516ebd0;
	Node0x516a780:s1 -> Node0x516ec60;
	Node0x516ebd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%38:\l38:                                               \l  %39 = add nuw nsw i32 %15, 2\l  %40 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E3ump, i32 0, i32 %39\l  %41 = addrspacecast double addrspace(3)* %40 to double*\l  %42 = load volatile double, double* %41, align 8, !tbaa !9\l  %43 = load volatile double, double* %36, align 8, !tbaa !9\l  %44 = fadd contract double %42, %43\l  store volatile double %44, double* %36, align 8, !tbaa !9\l  br label %45\l}"];
	Node0x516ebd0 -> Node0x516ec60;
	Node0x516ec60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %46 = icmp eq i32 %13, 0\l  br i1 %46, label %47, label %66\l|{<s0>T|<s1>F}}"];
	Node0x516ec60:s0 -> Node0x516f420;
	Node0x516ec60:s1 -> Node0x516f470;
	Node0x516f420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%47:\l47:                                               \l  %48 = add nuw nsw i32 %15, 1\l  %49 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E3ump, i32 0, i32 %48\l  %50 = addrspacecast double addrspace(3)* %49 to double*\l  %51 = load volatile double, double* %50, align 8, !tbaa !9\l  %52 = load volatile double, double* %36, align 8, !tbaa !9\l  %53 = fadd contract double %51, %52\l  store volatile double %53, double* %36, align 8, !tbaa !9\l  %54 = load volatile double, double* %36, align 8, !tbaa !9\l  %55 = shl i32 %16, 2\l  %56 = add i32 %55, %11\l  %57 = zext i32 %56 to i64\l  %58 = getelementptr inbounds double, double addrspace(1)* %7, i64 %57\l  store double %54, double addrspace(1)* %58, align 8, !tbaa !9\l  %59 = zext i32 %19 to i64\l  %60 = getelementptr inbounds double, double addrspace(1)* %25, i64 %59\l  %61 = load double, double addrspace(1)* %60, align 8, !tbaa !9\l  %62 = load volatile double, double* %36, align 8, !tbaa !9\l  %63 = fmul contract double %61, %62\l  %64 = getelementptr inbounds [16 x double], [16 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E5x1px2, i32 0, i32 %19\l  %65 = addrspacecast double addrspace(3)* %64 to double*\l  store volatile double %63, double* %65, align 8, !tbaa !9\l  br label %66\l}"];
	Node0x516f420 -> Node0x516f470;
	Node0x516f470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%66:\l66:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %67 = getelementptr inbounds [16 x double], [16 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E5x1px2, i32 0, i32 %19\l  %68 = addrspacecast double addrspace(3)* %67 to double*\l  %69 = load volatile double, double* %68, align 8, !tbaa !9\l  %70 = zext i32 %14 to i64\l  %71 = getelementptr inbounds double, double addrspace(1)* %0, i64 %70\l  %72 = load double, double addrspace(1)* %71, align 8, !tbaa !9\l  %73 = fmul contract double %69, %72\l  %74 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E1v, i32 0, i32 %15\l  %75 = addrspacecast double addrspace(3)* %74 to double*\l  store volatile double %73, double* %75, align 8, !tbaa !9\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = icmp ult i32 %11, 2\l  br i1 %76, label %77, label %84\l|{<s0>T|<s1>F}}"];
	Node0x516f470:s0 -> Node0x5170cb0;
	Node0x516f470:s1 -> Node0x5170d00;
	Node0x5170cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%77:\l77:                                               \l  %78 = add nuw nsw i32 %15, 8\l  %79 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E1v, i32 0, i32 %78\l  %80 = addrspacecast double addrspace(3)* %79 to double*\l  %81 = load volatile double, double* %80, align 8, !tbaa !9\l  %82 = load volatile double, double* %75, align 8, !tbaa !9\l  %83 = fadd contract double %81, %82\l  store volatile double %83, double* %75, align 8, !tbaa !9\l  br label %84\l}"];
	Node0x5170cb0 -> Node0x5170d00;
	Node0x5170d00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%84:\l84:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %85 = icmp eq i32 %11, 0\l  br i1 %85, label %86, label %95\l|{<s0>T|<s1>F}}"];
	Node0x5170d00:s0 -> Node0x5171460;
	Node0x5170d00:s1 -> Node0x51714b0;
	Node0x5171460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%86:\l86:                                               \l  %87 = add nuw nsw i32 %15, 4\l  %88 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaTIGammaKernelPdS_S_PhS0_S_S_S_E1v, i32 0, i32 %87\l  %89 = addrspacecast double addrspace(3)* %88 to double*\l  %90 = load volatile double, double* %89, align 8, !tbaa !9\l  %91 = load volatile double, double* %75, align 8, !tbaa !9\l  %92 = fadd contract double %90, %91\l  store volatile double %92, double* %75, align 8, !tbaa !9\l  %93 = load volatile double, double* %75, align 8, !tbaa !9\l  %94 = getelementptr inbounds double, double addrspace(1)* %2, i64 %28\l  store double %93, double addrspace(1)* %94, align 8, !tbaa !9\l  br label %95\l}"];
	Node0x5171460 -> Node0x51714b0;
	Node0x51714b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%95:\l95:                                               \l  ret void\l}"];
}
