
*** Running vivado
    with args -log sonic.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sonic.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sonic.tcl -notrace
Command: link_design -top sonic -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup.dcp' for cell 'i_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1252.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup_board.xdc] for cell 'i_clock/inst'
Finished Parsing XDC File [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup_board.xdc] for cell 'i_clock/inst'
Parsing XDC File [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup.xdc] for cell 'i_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.117 ; gain = 180.598
Finished Parsing XDC File [c:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.gen/sources_1/ip/clkSetup/clkSetup.xdc] for cell 'i_clock/inst'
Parsing XDC File [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'osc'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports osc]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[0]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[0]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[1]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[1]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[2]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ctrl[2]'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aom'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aom'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aom'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aom'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'modLockTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'modLockTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'modLockTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'modLockTest'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'osc'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'osc'. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.srcs/constrs_1/imports/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1433.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 29 Warnings, 29 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.117 ; gain = 180.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[2] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 3 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1433.117 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 184a7af62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1453.020 ; gain = 19.902

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 184a7af62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 184a7af62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dd595e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1dd595e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dd595e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dd595e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1739.676 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 790c9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1739.676 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 790c9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1739.676 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 790c9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.676 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1739.676 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 790c9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 32 Warnings, 29 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1739.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sonic_drc_opted.rpt -pb sonic_drc_opted.pb -rpx sonic_drc_opted.rpx
Command: report_drc -file sonic_drc_opted.rpt -pb sonic_drc_opted.pb -rpx sonic_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[2] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5784a6a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1778.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b257382

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136b9b216

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136b9b216

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 136b9b216

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4c06059

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 191553581

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 191553581

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 217b0b10f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f4579510

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f4579510

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad027bc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206a93814

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200c4801d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e166a541

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d17ea01c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10d37fd29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12d9e1acd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12d9e1acd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f7c15bd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.740 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15b7fe32d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1778.941 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d1f79793

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f7c15bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.740. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 147522ac9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 147522ac9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 147522ac9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 147522ac9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 147522ac9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.941 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f8aa258

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
Ending Placer Task | Checksum: c8a81a2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 35 Warnings, 29 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1778.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sonic_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1778.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sonic_utilization_placed.rpt -pb sonic_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sonic_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1778.941 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 29 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1778.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25842788 ConstDB: 0 ShapeSum: a323f2a2 RouteDB: 0
Post Restoration Checksum: NetGraph: 5d703bec NumContArr: 4b822e0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 62285ecc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1853.730 ; gain = 65.730

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 62285ecc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1853.730 ; gain = 65.730

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 62285ecc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1859.746 ; gain = 71.746

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 62285ecc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1859.746 ; gain = 71.746
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18d5d529d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.764  | TNS=0.000  | WHS=-0.112 | THS=-9.533 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 417
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 417
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: aec3a321

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: aec3a321

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
Phase 3 Initial Routing | Checksum: 1df5039b8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.401  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a86df03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
Phase 4 Rip-up And Reroute | Checksum: 19a86df03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19a86df03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a86df03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
Phase 5 Delay and Skew Optimization | Checksum: 19a86df03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3b30bd0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.480  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3b30bd0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715
Phase 6 Post Hold Fix | Checksum: 1a3b30bd0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.141035 %
  Global Horizontal Routing Utilization  = 0.149531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fa59a4cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.715 ; gain = 79.715

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa59a4cb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.836 ; gain = 79.836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15375f3d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.836 ; gain = 79.836

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.480  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15375f3d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.836 ; gain = 79.836
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1867.836 ; gain = 79.836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 35 Warnings, 29 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1867.836 ; gain = 88.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1877.641 ; gain = 9.805
INFO: [Common 17-1381] The checkpoint 'C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sonic_drc_routed.rpt -pb sonic_drc_routed.pb -rpx sonic_drc_routed.rpx
Command: report_drc -file sonic_drc_routed.rpt -pb sonic_drc_routed.pb -rpx sonic_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sonic_methodology_drc_routed.rpt -pb sonic_methodology_drc_routed.pb -rpx sonic_methodology_drc_routed.rpx
Command: report_methodology -file sonic_methodology_drc_routed.rpt -pb sonic_methodology_drc_routed.pb -rpx sonic_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Studies/FPGA/practice/test/ultraSonic/ultraSonic.runs/impl_1/sonic_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sonic_power_routed.rpt -pb sonic_power_summary_routed.pb -rpx sonic_power_routed.rpx
Command: report_power -file sonic_power_routed.rpt -pb sonic_power_summary_routed.pb -rpx sonic_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 35 Warnings, 29 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sonic_route_status.rpt -pb sonic_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file sonic_timing_summary_routed.rpt -pb sonic_timing_summary_routed.pb -rpx sonic_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sonic_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sonic_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sonic_bus_skew_routed.rpt -pb sonic_bus_skew_routed.pb -rpx sonic_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug  5 13:27:52 2022...

*** Running vivado
    with args -log sonic.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sonic.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sonic.tcl -notrace
Command: open_checkpoint sonic_routed.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1252.117 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1252.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1418.602 ; gain = 8.590
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1418.602 ; gain = 8.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1418.602 ; gain = 166.484
Command: write_bitstream -force sonic.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14748544 bits.
Writing bitstream ./sonic.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1904.680 ; gain = 486.078
INFO: [Common 17-206] Exiting Vivado at Fri Aug  5 13:28:45 2022...
