INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/FULL_ADD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/HALF_ADD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sources_1/new/sub_Adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/01Design_repo/lab02/Tas3_lab2/Tas3_lab2.srcs/sim_1/new/tb_Sub_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Sub_Abber
