<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2013.12.08.18:34:35"
 outputDirectory="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_27_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_27_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_27_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="SRAM_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="SRAM_DQ_to_and_from_the_SRAM"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="SRAM_ADDR_from_the_SRAM"
       direction="output"
       role="ADDR"
       width="20" />
   <port
       name="SRAM_LB_N_from_the_SRAM"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="SRAM_UB_N_from_the_SRAM"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="SRAM_CE_N_from_the_SRAM"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="SRAM_OE_N_from_the_SRAM"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="SRAM_WE_N_from_the_SRAM"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
  <interface name="Char_LCD_16x2_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="LCD_DATA_to_and_from_the_Char_LCD_16x2"
       direction="bidir"
       role="DATA"
       width="8" />
   <port
       name="LCD_ON_from_the_Char_LCD_16x2"
       direction="output"
       role="ON"
       width="1" />
   <port
       name="LCD_BLON_from_the_Char_LCD_16x2"
       direction="output"
       role="BLON"
       width="1" />
   <port
       name="LCD_EN_from_the_Char_LCD_16x2"
       direction="output"
       role="EN"
       width="1" />
   <port
       name="LCD_RS_from_the_Char_LCD_16x2"
       direction="output"
       role="RS"
       width="1" />
   <port
       name="LCD_RW_from_the_Char_LCD_16x2"
       direction="output"
       role="RW"
       width="1" />
  </interface>
  <interface name="sys_clk_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="Audio_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="AUD_ADCDAT_to_the_Audio"
       direction="input"
       role="ADCDAT"
       width="1" />
   <port
       name="AUD_ADCLRCK_to_the_Audio"
       direction="input"
       role="ADCLRCK"
       width="1" />
   <port name="AUD_BCLK_to_the_Audio" direction="input" role="BCLK" width="1" />
   <port
       name="AUD_DACDAT_from_the_Audio"
       direction="output"
       role="DACDAT"
       width="1" />
   <port
       name="AUD_DACLRCK_to_the_Audio"
       direction="input"
       role="DACLRCK"
       width="1" />
  </interface>
  <interface name="Red_LEDs_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="LEDR_from_the_Red_LEDs"
       direction="output"
       role="export"
       width="18" />
  </interface>
  <interface name="merged_resets_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="SDRAM_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="zs_addr_from_the_SDRAM"
       direction="output"
       role="addr"
       width="13" />
   <port name="zs_ba_from_the_SDRAM" direction="output" role="ba" width="2" />
   <port
       name="zs_cas_n_from_the_SDRAM"
       direction="output"
       role="cas_n"
       width="1" />
   <port name="zs_cke_from_the_SDRAM" direction="output" role="cke" width="1" />
   <port
       name="zs_cs_n_from_the_SDRAM"
       direction="output"
       role="cs_n"
       width="1" />
   <port
       name="zs_dq_to_and_from_the_SDRAM"
       direction="bidir"
       role="dq"
       width="32" />
   <port name="zs_dqm_from_the_SDRAM" direction="output" role="dqm" width="4" />
   <port
       name="zs_ras_n_from_the_SDRAM"
       direction="output"
       role="ras_n"
       width="1" />
   <port
       name="zs_we_n_from_the_SDRAM"
       direction="output"
       role="we_n"
       width="1" />
  </interface>
  <interface name="Green_LEDs_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="LEDG_from_the_Green_LEDs"
       direction="output"
       role="export"
       width="9" />
  </interface>
  <interface name="PS2_Port_Dual_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="PS2_CLK_to_and_from_the_PS2_Port_Dual"
       direction="bidir"
       role="CLK"
       width="1" />
   <port
       name="PS2_DAT_to_and_from_the_PS2_Port_Dual"
       direction="bidir"
       role="DAT"
       width="1" />
  </interface>
  <interface name="Slider_Switches_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="SW_to_the_Slider_Switches"
       direction="input"
       role="export"
       width="18" />
  </interface>
  <interface name="AV_Config_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="I2C_SDAT_to_and_from_the_AV_Config"
       direction="bidir"
       role="SDAT"
       width="1" />
   <port
       name="I2C_SCLK_from_the_AV_Config"
       direction="output"
       role="SCLK"
       width="1" />
  </interface>
  <interface name="PS2_Port_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="PS2_CLK_to_and_from_the_PS2_Port"
       direction="bidir"
       role="CLK"
       width="1" />
   <port
       name="PS2_DAT_to_and_from_the_PS2_Port"
       direction="bidir"
       role="DAT"
       width="1" />
  </interface>
  <interface name="Pushbuttons_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="KEY_to_the_Pushbuttons"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="clk_clk_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_27_clk_in" kind="clock" start="0">
   <property name="clockRate" value="27000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_27" direction="input" role="clk" width="1" />
  </interface>
  <interface name="audio" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="12880000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audio_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="SYNTH_CORE_mc"
   version="1.0"
   name="SYNTH_CORE_mc"
   path=""
   parameterizationKey="SYNTH_CORE_mc:1.0:AUTO_CLK_27_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLK_27_CLK_IN_CLOCK_RATE=-1,AUTO_CLK_27_CLK_IN_RESET_DOMAIN=-1,AUTO_CLK_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLK_CLK_IN_CLOCK_RATE=-1,AUTO_CLK_CLK_IN_RESET_DOMAIN=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1386545636,AUTO_UNIQUE_ID=(clock_source:12.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:12.0:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_timer:12.0:alwaysRun=false,counterSize=32,fixedPeriod=false,period=125.0,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM)(altera_avalon_new_sdram_controller:12.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=50000000,columnWidth=10,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Red,preset=LEDs,sevensegs=3 to 0)(altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Green,preset=LEDs,sevensegs=3 to 0)(altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Green,preset=Slider Switches,sevensegs=3 to 0)(altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0)(altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Line In to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC)(altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,cursor=Both)(altera_up_avalon_ps2:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,clk_rate=50000000)(altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_nios_custom_instr_floating_point:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,useDivider=1)(clock_source:12.0:clockFrequency=27000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_ps2:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,clk_rate=50000000)(altera_nios2_qsys:12.0:breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;fpoint&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;SRAM.avalon_sram_slave&apos; start=&apos;0x8000000&apos; end=&apos;0x8200000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;slave name=&apos;Red_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000010&apos; /&gt;&lt;slave name=&apos;Green_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000010&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;Slider_Switches.avalon_parallel_port_slave&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0x10000100&apos; end=&apos;0x10000108&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0x10000108&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10002020&apos; end=&apos;0x10002028&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x10003000&apos; end=&apos;0x10003010&apos; /&gt;&lt;slave name=&apos;Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; /&gt;&lt;slave name=&apos;Char_LCD_16x2.avalon_lcd_slave&apos; start=&apos;0x10003050&apos; end=&apos;0x10003052&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=4,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level2,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=131523,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=10,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=true,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Static,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings=)(altera_avalon_sysid_qsys:12.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,id=0,timestamp=1386545636)(altera_reset_bridge:12.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none)(altera_clock_bridge:12.0:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_up_clocks:12.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_clk=true,audio_clk_freq=12.288,board=DE2-115,sdram_clk=true,sys_clk_freq=50,vga_clk=true)(avalon:12.0:arbitrationPriority=1,baseAddress=0x0a000000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x0a000000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10001000)(interrupt:12.0:irqNumber=8)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10002000)(interrupt:12.0:irqNumber=0)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10002020)(avalon:12.0:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x0000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000010)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000040)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000050)(interrupt:12.0:irqNumber=1)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10003050)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000100)(interrupt:12.0:irqNumber=7)(interrupt:12.0:irqNumber=6)(avalon:12.0:arbitrationPriority=1,baseAddress=0x08000000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10003000)(nios_custom_instruction:12.0:CIName=fpoint,CINameUpgrade=,arbitrationPriority=1,baseAddress=252,opcodeExtensionUpgrade=-1)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10000108)(interrupt:12.0:irqNumber=17)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(clock:12.0:)(clock:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(avalon:12.0:arbitrationPriority=1,baseAddress=0x10003040)"
   instancePathKey="SYNTH_CORE_mc">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_27_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_27_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1386545636" />
  <parameter name="AUTO_CLK_27_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/SYNTH_CORE_mc.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_SDRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Red_LEDs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Green_LEDs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_AV_Config.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Char_LCD_16x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_PS2_Port.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_SRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_hw_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_External_Clocks.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 0 starting:SYNTH_CORE_mc "SYNTH_CORE_mc"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>21</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>41</b> modules, <b>181</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.instruction_master and CPU_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.data_master and CPU_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU_jtag_debug_module_translator.avalon_anti_slave_0 and CPU.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SDRAM_s1_translator.avalon_anti_slave_0 and SDRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_s1_translator.avalon_anti_slave_0 and Interval_Timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Red_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Red_LEDs.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Green_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Green_LEDs.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Slider_Switches_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Slider_Switches.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pushbuttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Pushbuttons.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Char_LCD_16x2_avalon_lcd_slave_translator.avalon_anti_slave_0 and Char_LCD_16x2.avalon_lcd_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PS2_Port_avalon_ps2_slave_translator.avalon_anti_slave_0 and PS2_Port.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SRAM_avalon_sram_slave_translator.avalon_anti_slave_0 and SRAM.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0 and AV_Config.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PS2_Port_Dual_avalon_ps2_slave_translator.avalon_anti_slave_0 and PS2_Port_Dual.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Audio_avalon_audio_slave_translator.avalon_anti_slave_0 and Audio.avalon_audio_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>74</b> modules, <b>456</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>91</b> modules, <b>541</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>92</b> modules, <b>547</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>94</b> modules, <b>557</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>96</b> modules, <b>361</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>129</b> modules, <b>429</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>133</b> modules, <b>441</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>133</b> modules, <b>442</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>134</b> modules, <b>445</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Warning" culprit="system">"No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"</message>
   <message level="Warning" culprit="system">"No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="system">"No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/SYNTH_CORE_mc_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/SYNTH_CORE_mc_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/SYNTH_CORE_mc_SDRAM</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/SYNTH_CORE_mc_Red_LEDs</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/SYNTH_CORE_mc_Green_LEDs</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/SYNTH_CORE_mc_Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/SYNTH_CORE_mc_Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/SYNTH_CORE_mc_AV_Config</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/SYNTH_CORE_mc_Audio</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_character_lcd</b> "<b>submodules/SYNTH_CORE_mc_Char_LCD_16x2</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/SYNTH_CORE_mc_PS2_Port</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/SYNTH_CORE_mc_SRAM</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_nios_custom_instr_floating_point</b> "<b>submodules/fpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/SYNTH_CORE_mc_PS2_Port</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/SYNTH_CORE_mc_CPU</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/SYNTH_CORE_mc_sysid</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_up_clocks</b> "<b>submodules/SYNTH_CORE_mc_External_Clocks</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_addr_router</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_009</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_011</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SYNTH_CORE_mc_id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SYNTH_CORE_mc_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SYNTH_CORE_mc_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SYNTH_CORE_mc_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc"><![CDATA["<b>SYNTH_CORE_mc</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/SYNTH_CORE_mc_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 116 starting:altera_avalon_jtag_uart "submodules/SYNTH_CORE_mc_JTAG_UART"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Running Generator Program for SYNTH_CORE_mc_JTAG_UART</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:07 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 115 starting:altera_avalon_timer "submodules/SYNTH_CORE_mc_Interval_Timer"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Running Generator Program for SYNTH_CORE_mc_Interval_Timer</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:15 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:15 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:15 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 114 starting:altera_avalon_new_sdram_controller "submodules/SYNTH_CORE_mc_SDRAM"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:22 (*) Running Generator Program for SYNTH_CORE_mc_SDRAM</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:22 (*) Running Test Generator Program for SYNTH_CORE_mc_SDRAM</message>
   <message level="Progress"># 2013.12.08 18:34:23 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:24 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 113 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Red_LEDs"</message>
   <message level="Info" culprit="Red_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Red_LEDs"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Red_LEDs</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 112 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Green_LEDs"</message>
   <message level="Info" culprit="Green_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Green_LEDs"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Green_LEDs</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 111 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 110 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 109 starting:altera_up_avalon_audio_and_video_config "submodules/SYNTH_CORE_mc_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 108 starting:altera_up_avalon_audio "submodules/SYNTH_CORE_mc_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 107 starting:altera_up_avalon_character_lcd "submodules/SYNTH_CORE_mc_Char_LCD_16x2"</message>
   <message level="Info" culprit="Char_LCD_16x2">Starting Generation of Character LCD</message>
   <message level="Info" culprit="Char_LCD_16x2"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>Char_LCD_16x2</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 106 starting:altera_up_avalon_ps2 "submodules/SYNTH_CORE_mc_PS2_Port"</message>
   <message level="Info" culprit="PS2_Port">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="PS2_Port"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>PS2_Port</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 105 starting:altera_up_avalon_sram "submodules/SYNTH_CORE_mc_SRAM"</message>
   <message level="Info" culprit="SRAM">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="SRAM"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_sram</b> "<b>SRAM</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 104 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="CPU_fpoint"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>CPU_fpoint</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 102 starting:altera_nios2_qsys "submodules/SYNTH_CORE_mc_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'SYNTH_CORE_mc_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.0sp1/quartus/sopc_builder/bin -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SYNTH_CORE_mc_CPU --dir=C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0013_CPU_gen/ --quartus_dir=C:/altera/12.0sp1/quartus --verilog --config=C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0013_CPU_gen//SYNTH_CORE_mc_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Couldn't query license setup in Quartus directory C:/altera/12.0sp1/quartus</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:27 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:30 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:33 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'SYNTH_CORE_mc_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 101 starting:altera_avalon_sysid_qsys "submodules/SYNTH_CORE_mc_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 100 starting:altera_up_clocks "submodules/SYNTH_CORE_mc_External_Clocks"</message>
   <message level="Info" culprit="External_Clocks">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="External_Clocks"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_clocks</b> "<b>External_Clocks</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 99 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="CPU_custom_instruction_master_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_master_translator</b> "<b>CPU_custom_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 98 starting:altera_customins_xconnect "submodules/SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect"</message>
   <message level="Info" culprit="CPU_custom_instruction_master_multi_xconnect"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_xconnect</b> "<b>CPU_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 97 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="CPU_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_slave_translator</b> "<b>CPU_custom_instruction_master_multi_slave_translator0</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 96 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 94 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 79 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 77 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 47 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 46 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 45 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 43 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 36 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 34 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_011"</message>
   <message level="Info" culprit="id_router_011"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_011</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 30 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 29 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 25 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 24 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 23 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 21 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 19 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 6 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 5 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 0 starting:altera_irq_mapper "submodules/SYNTH_CORE_mc_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_jtag_uart"
   version="12.0"
   name="SYNTH_CORE_mc_JTAG_UART"
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.0:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="SYNTH_CORE_mc:.:JTAG_UART">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_JTAG_UART_output_stream.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="JTAG_UART" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 116 starting:altera_avalon_jtag_uart "submodules/SYNTH_CORE_mc_JTAG_UART"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Running Generator Program for SYNTH_CORE_mc_JTAG_UART</message>
   <message level="Progress"># 2013.12.08 18:34:06 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:07 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0001_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:07 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_timer"
   version="12.0"
   name="SYNTH_CORE_mc_Interval_Timer"
   path="submodules/"
   parameterizationKey="altera_avalon_timer:12.0:alwaysRun=false,counterSize=32,fixedPeriod=false,period=125.0,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=CUSTOM"
   instancePathKey="SYNTH_CORE_mc:.:Interval_Timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="counterSize" value="32" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="125.0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Interval_Timer" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 115 starting:altera_avalon_timer "submodules/SYNTH_CORE_mc_Interval_Timer"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:13 (*) Running Generator Program for SYNTH_CORE_mc_Interval_Timer</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:14 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:15 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:15 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0002_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:15 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_new_sdram_controller"
   version="12.0"
   name="SYNTH_CORE_mc_SDRAM"
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:12.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,casLatency=3,clockRate=50000000,columnWidth=10,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="SYNTH_CORE_mc:.:SDRAM">
  <parameter name="TRFC" value="70.0" />
  <parameter name="dataWidth" value="32" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model" value="custom" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="rowWidth" value="13" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TMRD" value="3" />
  <parameter name="size" value="134217728" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="TAC" value="5.5" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="10" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_SDRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="SDRAM" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 114 starting:altera_avalon_new_sdram_controller "submodules/SYNTH_CORE_mc_SDRAM"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.01 Build 232</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Reading project C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding all CPUs</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding all peripherals</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Finding software components</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (No Libraries Built)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2013.12.08 18:34:21 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:22 (*) Running Generator Program for SYNTH_CORE_mc_SDRAM</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2013.12.08 18:34:22 (*) Running Test Generator Program for SYNTH_CORE_mc_SDRAM</message>
   <message level="Progress"># 2013.12.08 18:34:23 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Generating Symbol C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Creating command-line system-generation script: C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2013.12.08 18:34:24 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2013.12.08 18:34:24 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_parallel_port"
   version="12.0"
   name="SYNTH_CORE_mc_Red_LEDs"
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Red,preset=LEDs,sevensegs=3 to 0"
   instancePathKey="SYNTH_CORE_mc:.:Red_LEDs">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="edge" value="Rising" />
  <parameter name="direction" value="Output only" />
  <parameter name="custom_DW" value="32" />
  <parameter name="irq" value="false" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="DW" value="18" />
  <parameter name="board" value="DE2-115" />
  <parameter name="custom_port" value="false" />
  <parameter name="leds" value="Red" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="capture" value="false" />
  <parameter name="preset" value="LEDs" />
  <parameter name="irq_type" value="Level" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Red_LEDs.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Red_LEDs" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 113 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Red_LEDs"</message>
   <message level="Info" culprit="Red_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Red_LEDs"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Red_LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_parallel_port"
   version="12.0"
   name="SYNTH_CORE_mc_Green_LEDs"
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Green,preset=LEDs,sevensegs=3 to 0"
   instancePathKey="SYNTH_CORE_mc:.:Green_LEDs">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="edge" value="Rising" />
  <parameter name="direction" value="Output only" />
  <parameter name="custom_DW" value="32" />
  <parameter name="irq" value="false" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="DW" value="9" />
  <parameter name="board" value="DE2-115" />
  <parameter name="custom_port" value="false" />
  <parameter name="leds" value="Green" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="capture" value="false" />
  <parameter name="preset" value="LEDs" />
  <parameter name="irq_type" value="Level" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Green_LEDs.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Green_LEDs" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 112 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Green_LEDs"</message>
   <message level="Info" culprit="Green_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Green_LEDs"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Green_LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_parallel_port"
   version="12.0"
   name="SYNTH_CORE_mc_Slider_Switches"
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Level,leds=Green,preset=Slider Switches,sevensegs=3 to 0"
   instancePathKey="SYNTH_CORE_mc:.:Slider_Switches">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="edge" value="Rising" />
  <parameter name="direction" value="Input only" />
  <parameter name="custom_DW" value="32" />
  <parameter name="irq" value="false" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="DW" value="18" />
  <parameter name="board" value="DE2-115" />
  <parameter name="custom_port" value="false" />
  <parameter name="leds" value="Green" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="capture" value="false" />
  <parameter name="preset" value="Slider Switches" />
  <parameter name="irq_type" value="Level" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Slider_Switches.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Slider_Switches" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 111 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Slider_Switches</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_parallel_port"
   version="12.0"
   name="SYNTH_CORE_mc_Pushbuttons"
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0"
   instancePathKey="SYNTH_CORE_mc:.:Pushbuttons">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="edge" value="Falling" />
  <parameter name="direction" value="Input only" />
  <parameter name="custom_DW" value="32" />
  <parameter name="irq" value="true" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="DW" value="4" />
  <parameter name="board" value="DE2-115" />
  <parameter name="custom_port" value="false" />
  <parameter name="leds" value="Green" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="capture" value="true" />
  <parameter name="preset" value="Pushbuttons" />
  <parameter name="irq_type" value="Edge" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Pushbuttons.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Pushbuttons" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 110 starting:altera_up_avalon_parallel_port "submodules/SYNTH_CORE_mc_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Pushbuttons</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_audio_and_video_config"
   version="12.0"
   name="SYNTH_CORE_mc_AV_Config"
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Line In to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC"
   instancePathKey="SYNTH_CORE_mc:.:AV_Config">
  <parameter name="exposure" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="dac_enable" value="true" />
  <parameter name="bit_length" value="32" />
  <parameter name="board" value="DE2-115" />
  <parameter name="eai" value="true" />
  <parameter name="sampling_rate" value="48 kHz" />
  <parameter name="audio_in" value="Line In to ADC" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="sr_register" value="0" />
  <parameter name="data_format" value="Left Justified" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_AV_Config.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_35.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_70.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="AV_Config" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 109 starting:altera_up_avalon_audio_and_video_config "submodules/SYNTH_CORE_mc_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_audio"
   version="12.0"
   name="SYNTH_CORE_mc_Audio"
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32"
   instancePathKey="SYNTH_CORE_mc:.:Audio">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="audio_in" value="true" />
  <parameter name="dw" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_clock_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_sync_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Audio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Audio" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 108 starting:altera_up_avalon_audio "submodules/SYNTH_CORE_mc_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_character_lcd"
   version="12.0"
   name="SYNTH_CORE_mc_Char_LCD_16x2"
   path="submodules/"
   parameterizationKey="altera_up_avalon_character_lcd:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,cursor=Both"
   instancePathKey="SYNTH_CORE_mc:.:Char_LCD_16x2">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="cursor" value="Both" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_character_lcd_communication.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_character_lcd_initialization.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_Char_LCD_16x2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_communication.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Audio_Video/altera_up_avalon_character_lcd/hdl/altera_up_character_lcd_initialization.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="Char_LCD_16x2" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 107 starting:altera_up_avalon_character_lcd "submodules/SYNTH_CORE_mc_Char_LCD_16x2"</message>
   <message level="Info" culprit="Char_LCD_16x2">Starting Generation of Character LCD</message>
   <message level="Info" culprit="Char_LCD_16x2"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_character_lcd</b> "<b>Char_LCD_16x2</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_ps2"
   version="12.0"
   name="SYNTH_CORE_mc_PS2_Port"
   path="submodules/"
   parameterizationKey="altera_up_avalon_ps2:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,clk_rate=50000000"
   instancePathKey="SYNTH_CORE_mc:.:PS2_Port">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="clk_rate" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_PS2_Port.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="PS2_Port,PS2_Port_Dual" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 106 starting:altera_up_avalon_ps2 "submodules/SYNTH_CORE_mc_PS2_Port"</message>
   <message level="Info" culprit="PS2_Port">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="PS2_Port"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>PS2_Port</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_sram"
   version="12.0"
   name="SYNTH_CORE_mc_SRAM"
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:12.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true"
   instancePathKey="SYNTH_CORE_mc:.:SRAM">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_SRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="SRAM" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 105 starting:altera_up_avalon_sram "submodules/SYNTH_CORE_mc_SRAM"</message>
   <message level="Info" culprit="SRAM">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="SRAM"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_avalon_sram</b> "<b>SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_nios_custom_instr_floating_point"
   version="12.0"
   name="fpoint_wrapper"
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,useDivider=1"
   instancePathKey="SYNTH_CORE_mc:.:CPU_fpoint">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/fpoint_hw_qsys.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="CPU_fpoint" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 104 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="CPU_fpoint"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>CPU_fpoint</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_nios2_qsys"
   version="12.0"
   name="SYNTH_CORE_mc_CPU"
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.0:breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;fpoint&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;SRAM.avalon_sram_slave&apos; start=&apos;0x8000000&apos; end=&apos;0x8200000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;slave name=&apos;Red_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000010&apos; /&gt;&lt;slave name=&apos;Green_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000010&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;Slider_Switches.avalon_parallel_port_slave&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0x10000100&apos; end=&apos;0x10000108&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0x10000108&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10002020&apos; end=&apos;0x10002028&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x10003000&apos; end=&apos;0x10003010&apos; /&gt;&lt;slave name=&apos;Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; /&gt;&lt;slave name=&apos;Char_LCD_16x2.avalon_lcd_slave&apos; start=&apos;0x10003050&apos; end=&apos;0x10003052&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=4,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level2,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=131523,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=10,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=true,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Static,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings="
   instancePathKey="SYNTH_CORE_mc:.:CPU">
  <parameter name="muldiv_divider" value="true" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Static" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="131523" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="CPU.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;fpoint&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="10" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level2" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;SRAM.avalon_sram_slave&apos; start=&apos;0x8000000&apos; end=&apos;0x8200000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;slave name=&apos;Red_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000010&apos; /&gt;&lt;slave name=&apos;Green_LEDs.avalon_parallel_port_slave&apos; start=&apos;0x10000010&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;Slider_Switches.avalon_parallel_port_slave&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; /&gt;&lt;slave name=&apos;PS2_Port.avalon_ps2_slave&apos; start=&apos;0x10000100&apos; end=&apos;0x10000108&apos; /&gt;&lt;slave name=&apos;PS2_Port_Dual.avalon_ps2_slave&apos; start=&apos;0x10000108&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10002020&apos; end=&apos;0x10002028&apos; /&gt;&lt;slave name=&apos;AV_Config.avalon_av_config_slave&apos; start=&apos;0x10003000&apos; end=&apos;0x10003010&apos; /&gt;&lt;slave name=&apos;Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; /&gt;&lt;slave name=&apos;Char_LCD_16x2.avalon_lcd_slave&apos; start=&apos;0x10003050&apos; end=&apos;0x10003052&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="4" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Small" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="CPU" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 102 starting:altera_nios2_qsys "submodules/SYNTH_CORE_mc_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'SYNTH_CORE_mc_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.0sp1/quartus/sopc_builder/bin -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SYNTH_CORE_mc_CPU --dir=C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0013_CPU_gen/ --quartus_dir=C:/altera/12.0sp1/quartus --verilog --config=C:/Users/N02293~1/AppData/Local/Temp/alt6047_1429137919005115252.dir/0013_CPU_gen//SYNTH_CORE_mc_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Couldn't query license setup in Quartus directory C:/altera/12.0sp1/quartus</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:27 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:30 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2013.12.08 18:34:33 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'SYNTH_CORE_mc_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sysid_qsys"
   version="12.0"
   name="SYNTH_CORE_mc_sysid"
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:12.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,id=0,timestamp=1386545636"
   instancePathKey="SYNTH_CORE_mc:.:sysid">
  <parameter name="timestamp" value="1386545636" />
  <parameter name="id" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="sysid" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 101 starting:altera_avalon_sysid_qsys "submodules/SYNTH_CORE_mc_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_clocks"
   version="12.0"
   name="SYNTH_CORE_mc_External_Clocks"
   path="submodules/"
   parameterizationKey="altera_up_clocks:12.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_clk=true,audio_clk_freq=12.288,board=DE2-115,sdram_clk=true,sys_clk_freq=50,vga_clk=true"
   instancePathKey="SYNTH_CORE_mc:.:External_Clocks">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="audio_clk_freq" value="12.288" />
  <parameter name="AUTO_CLK_IN_PRIMARY_CLOCK_RATE" value="50000000" />
  <parameter name="vga_clk" value="true" />
  <parameter name="board" value="DE2-115" />
  <parameter name="audio_clk" value="true" />
  <parameter name="sys_clk_freq" value="50" />
  <parameter name="sdram_clk" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_External_Clocks.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="External_Clocks" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 100 starting:altera_up_clocks "submodules/SYNTH_CORE_mc_External_Clocks"</message>
   <message level="Info" culprit="External_Clocks">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="External_Clocks"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_up_clocks</b> "<b>External_Clocks</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_customins_master_translator"
   version="12.0"
   name="altera_customins_master_translator"
   path="submodules/"
   parameterizationKey="altera_customins_master_translator:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,ENABLE_MULTICYCLE=1,SHARED_COMB_AND_MULTI=0,USE_DATAA=0,USE_DATAB=0,USE_DONE=1,USE_ESTATUS=0,USE_IPENDING=0,USE_MULTI_DATAA=1,USE_MULTI_DATAB=1,USE_MULTI_N=1,USE_MULTI_READRA=1,USE_MULTI_READRB=1,USE_MULTI_RESULT=1,USE_MULTI_WRITERC=1,USE_N=0,USE_READRA=0,USE_READRB=0,USE_START=1,USE_WRITERC=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_custom_instruction_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_custom_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 99 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="CPU_custom_instruction_master_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_master_translator</b> "<b>CPU_custom_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_customins_xconnect"
   version="12.0"
   name="SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect"
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,ENABLE_MULTICYCLE=1,MASTER_INDEX=0,OPCODE_H=256,OPCODE_L=252"
   instancePathKey="SYNTH_CORE_mc:.:CPU_custom_instruction_master_multi_xconnect">
  <parameter name="OPCODE_H" value="256" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="OPCODE_L" value="252" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_custom_instruction_master_multi_xconnect" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 98 starting:altera_customins_xconnect "submodules/SYNTH_CORE_mc_CPU_custom_instruction_master_multi_xconnect"</message>
   <message level="Info" culprit="CPU_custom_instruction_master_multi_xconnect"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_xconnect</b> "<b>CPU_custom_instruction_master_multi_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_customins_slave_translator"
   version="12.0"
   name="altera_customins_slave_translator"
   path="submodules/"
   parameterizationKey="altera_customins_slave_translator:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,ENABLE_MULTICYCLE=1,NUM_FIXED_CYCLES=1,N_WIDTH=2,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=0,USE_IPENDING=0,USE_N=1,USE_READRA=0,USE_READRB=0,USE_START=1,USE_WRITERC=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_custom_instruction_master_multi_slave_translator0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_custom_instruction_master_multi_slave_translator0" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 97 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="CPU_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_customins_slave_translator</b> "<b>CPU_custom_instruction_master_multi_slave_translator0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="12.0"
   name="altera_merlin_master_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_instruction_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_instruction_master_translator,CPU_data_master_translator" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 96 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_instruction_master_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="12.0"
   name="altera_merlin_slave_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="SYNTH_CORE_mc:.:CPU_jtag_debug_module_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_jtag_debug_module_translator,SDRAM_s1_translator,JTAG_UART_avalon_jtag_slave_translator,Interval_Timer_s1_translator,sysid_control_slave_translator,Red_LEDs_avalon_parallel_port_slave_translator,Green_LEDs_avalon_parallel_port_slave_translator,Slider_Switches_avalon_parallel_port_slave_translator,Pushbuttons_avalon_parallel_port_slave_translator,Char_LCD_16x2_avalon_lcd_slave_translator,PS2_Port_avalon_ps2_slave_translator,SRAM_avalon_sram_slave_translator,AV_Config_avalon_av_config_slave_translator,PS2_Port_Dual_avalon_ps2_slave_translator,Audio_avalon_audio_slave_translator" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 94 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="CPU_jtag_debug_module_translator"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>CPU_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="12.0"
   name="altera_merlin_master_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;167772160&quot;
   end=&quot;167774208&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0&quot;
   end=&quot;134217728&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=99,PKT_CACHE_L=96,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_PROTECTION_H=95,PKT_PROTECTION_L=93,PKT_SRC_ID_H=87,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=92,PKT_THREAD_ID_L=92,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,ST_CHANNEL_W=15,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_instruction_master_translator_avalon_universal_master_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_instruction_master_translator_avalon_universal_master_0_agent,CPU_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 79 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="CPU_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="12.0"
   name="altera_merlin_slave_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_PROTECTION_H=95,PKT_PROTECTION_L=93,PKT_RESPONSE_STATUS_H=101,PKT_RESPONSE_STATUS_L=100,PKT_SRC_ID_H=87,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=15,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,SDRAM_s1_translator_avalon_universal_slave_0_agent,JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,Interval_Timer_s1_translator_avalon_universal_slave_0_agent,sysid_control_slave_translator_avalon_universal_slave_0_agent,Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent,PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent,SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent,AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent,PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent,Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 77 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="12.0"
   name="altera_avalon_sc_fifo"
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ERROR_WIDTH=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="SYNTH_CORE_mc:.:CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Interval_Timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_addr_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,0,END_ADDRESS=0x8000000,0xa000800,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SLAVES_INFO=1:10:0x0:0x8000000:both,0:01:0xa000000:0xa000800:both,START_ADDRESS=0x0,0xa000000,ST_CHANNEL_W=15,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="SYNTH_CORE_mc:.:addr_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="END_ADDRESS" value="0x8000000,0xa000800" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0xa000000" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x8000000:both,0:01:0xa000000:0xa000800:both" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="addr_router" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 47 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_addr_router_001"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=000000000000010,000100000000000,000000000000001,000000000100000,000000001000000,000000010000000,000000100000000,000010000000000,010000000000000,000000000000100,000000000001000,000000000010000,001000000000000,100000000000000,000001000000000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,11,0,5,6,7,8,10,13,2,3,4,12,14,9,END_ADDRESS=0x8000000,0x8200000,0xa000800,0x10000010,0x10000020,0x10000050,0x10000060,0x10000108,0x10000110,0x10001008,0x10002020,0x10002028,0x10003010,0x10003050,0x10003052,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SLAVES_INFO=1:000000000000010:0x0:0x8000000:both,11:000100000000000:0x8000000:0x8200000:both,0:000000000000001:0xa000000:0xa000800:both,5:000000000100000:0x10000000:0x10000010:both,6:000000001000000:0x10000010:0x10000020:both,7:000000010000000:0x10000040:0x10000050:both,8:000000100000000:0x10000050:0x10000060:both,10:000010000000000:0x10000100:0x10000108:both,13:010000000000000:0x10000108:0x10000110:both,2:000000000000100:0x10001000:0x10001008:both,3:000000000001000:0x10002000:0x10002020:both,4:000000000010000:0x10002020:0x10002028:both,12:001000000000000:0x10003000:0x10003010:both,14:100000000000000:0x10003040:0x10003050:both,9:000001000000000:0x10003050:0x10003052:both,START_ADDRESS=0x0,0x8000000,0xa000000,0x10000000,0x10000010,0x10000040,0x10000050,0x10000100,0x10000108,0x10001000,0x10002000,0x10002020,0x10003000,0x10003040,0x10003050,ST_CHANNEL_W=15,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="SYNTH_CORE_mc:.:addr_router_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter
     name="END_ADDRESS"
     value="0x8000000,0x8200000,0xa000800,0x10000010,0x10000020,0x10000050,0x10000060,0x10000108,0x10000110,0x10001008,0x10002020,0x10002028,0x10003010,0x10003050,0x10003052" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter
     name="CHANNEL_ID"
     value="000000000000010,000100000000000,000000000000001,000000000100000,000000001000000,000000010000000,000000100000000,000010000000000,010000000000000,000000000000100,000000000001000,000000000010000,001000000000000,100000000000000,000001000000000" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8000000,0xa000000,0x10000000,0x10000010,0x10000040,0x10000050,0x10000100,0x10000108,0x10001000,0x10002000,0x10002020,0x10003000,0x10003040,0x10003050" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter
     name="SLAVES_INFO"
     value="1:000000000000010:0x0:0x8000000:both,11:000100000000000:0x8000000:0x8200000:both,0:000000000000001:0xa000000:0xa000800:both,5:000000000100000:0x10000000:0x10000010:both,6:000000001000000:0x10000010:0x10000020:both,7:000000010000000:0x10000040:0x10000050:both,8:000000100000000:0x10000050:0x10000060:both,10:000010000000000:0x10000100:0x10000108:both,13:010000000000000:0x10000108:0x10000110:both,2:000000000000100:0x10001000:0x10001008:both,3:000000000001000:0x10002000:0x10002020:both,4:000000000010000:0x10002020:0x10002028:both,12:001000000000000:0x10003000:0x10003010:both,14:100000000000000:0x10003040:0x10003050:both,9:000001000000000:0x10003050:0x10003052:both" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="DESTINATION_ID" value="1,11,0,5,6,7,8,10,13,2,3,4,12,14,9" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,both,both,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 46 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_id_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=15,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="SYNTH_CORE_mc:.:id_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="SLAVES_INFO" value="0:01:0x0:0x0:both,1:10:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="id_router,id_router_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 45 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_id_router_002"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=15,ST_DATA_W=102,TYPE_OF_TRANSACTION=both"
   instancePathKey="SYNTH_CORE_mc:.:id_router_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="id_router_002,id_router_003,id_router_004,id_router_005,id_router_006,id_router_007,id_router_008,id_router_010,id_router_012,id_router_013,id_router_014" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 43 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_id_router_009"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64:61) src_id(60:57) begin_burst(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_DEST_ID_H=64,PKT_DEST_ID_L=61,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=15,ST_DATA_W=75,TYPE_OF_TRANSACTION=both"
   instancePathKey="SYNTH_CORE_mc:.:id_router_009">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="ST_DATA_W" value="75" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_DEST_ID_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="40" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="37" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="64" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64:61) src_id(60:57) begin_burst(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="41" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="id_router_009" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 36 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_009"</message>
   <message level="Info" culprit="id_router_009"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="SYNTH_CORE_mc_id_router_011"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) begin_burst(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0),PKT_ADDR_H=46,PKT_ADDR_L=18,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=15,ST_DATA_W=84,TYPE_OF_TRANSACTION=both"
   instancePathKey="SYNTH_CORE_mc:.:id_router_011">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="ST_DATA_W" value="84" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="73" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) begin_burst(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58:56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:18) byteen(17:16) data(15:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_id_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="id_router_011" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 34 starting:altera_merlin_router "submodules/SYNTH_CORE_mc_id_router_011"</message>
   <message level="Info" culprit="id_router_011"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="12.0"
   name="altera_merlin_traffic_limiter"
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=91,PKT_DEST_ID_L=88,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,ST_CHANNEL_W=15,ST_DATA_W=102,VALID_WIDTH=15"
   instancePathKey="SYNTH_CORE_mc:.:limiter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="limiter" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 30 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="12.0"
   name="altera_merlin_burst_adapter"
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:12.0:AUTO_CR0_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64:61) src_id(60:57) begin_burst(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),OUT_BURSTWRAP_H=49,OUT_BYTE_CNT_H=44,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PKT_ADDR_H=37,PKT_ADDR_L=9,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=49,PKT_BURSTWRAP_L=47,PKT_BURST_SIZE_H=52,PKT_BURST_SIZE_L=50,PKT_BURST_TYPE_H=54,PKT_BURST_TYPE_L=53,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=46,PKT_BYTE_CNT_L=44,PKT_TRANS_COMPRESSED_READ=38,PKT_TRANS_READ=41,PKT_TRANS_WRITE=40,ST_CHANNEL_W=15,ST_DATA_W=75"
   instancePathKey="SYNTH_CORE_mc:.:burst_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="burst_adapter,burst_adapter_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 29 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="12.0"
   name="altera_reset_controller"
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,NUM_RESET_INPUTS=3,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="SYNTH_CORE_mc:.:rst_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_cmd_xbar_demux"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=15,ST_DATA_W=102,VALID_WIDTH=15"
   instancePathKey="SYNTH_CORE_mc:.:cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="VALID_WIDTH" value="15" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 25 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_cmd_xbar_demux_001"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=15,ST_CHANNEL_W=15,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="SYNTH_CORE_mc:.:cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="15" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 24 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_cmd_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=15,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="SYNTH_CORE_mc:.:cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="cmd_xbar_mux,cmd_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 23 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_rsp_xbar_demux"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=15,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="SYNTH_CORE_mc:.:rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="rsp_xbar_demux,rsp_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 21 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_rsp_xbar_demux_002"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=15,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="SYNTH_CORE_mc:.:rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011,rsp_xbar_demux_012,rsp_xbar_demux_013,rsp_xbar_demux_014" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 19 starting:altera_merlin_demultiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_rsp_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=15,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="SYNTH_CORE_mc:.:rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 6 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="SYNTH_CORE_mc_rsp_xbar_mux_001"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=15,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=15,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="SYNTH_CORE_mc:.:rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="15" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="15" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 5 starting:altera_merlin_multiplexer "submodules/SYNTH_CORE_mc_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="12.0"
   name="altera_merlin_width_adapter"
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(101:100) cache(99:96) protection(95:93) thread_id(92) dest_id(91:88) src_id(87:84) begin_burst(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=76,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=79,IN_PKT_BURST_SIZE_L=77,IN_PKT_BURST_TYPE_H=81,IN_PKT_BURST_TYPE_L=80,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=101,IN_PKT_RESPONSE_STATUS_L=100,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64:61) src_id(60:57) begin_burst(56) addr_sideband(55) burst_type(54:53) burst_size(52:50) burstwrap(49:47) byte_cnt(46:44) trans_exclusive(43) trans_lock(42) trans_read(41) trans_write(40) trans_posted(39) trans_compressed_read(38) addr(37:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=37,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=52,OUT_PKT_BURST_SIZE_L=50,OUT_PKT_BURST_TYPE_H=54,OUT_PKT_BURST_TYPE_L=53,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=46,OUT_PKT_BYTE_CNT_L=44,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=74,OUT_PKT_RESPONSE_STATUS_L=73,OUT_PKT_TRANS_COMPRESSED_READ=38,OUT_PKT_TRANS_EXCLUSIVE=43,OUT_ST_DATA_W=75,ST_CHANNEL_W=15"
   instancePathKey="SYNTH_CORE_mc:.:width_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SYNTH_CORE_mc"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="12.0"
   name="SYNTH_CORE_mc_irq_mapper"
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:8,1:0,2:1,3:7,4:6,5:17,NUM_RCVRS=6,SENDER_IRQ_WIDTH=32"
   instancePathKey="SYNTH_CORE_mc:.:irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:8,1:0,2:1,3:7,4:6,5:17" />
  <parameter name="NUM_RCVRS" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/n02293588/Desktop/SYNTH_PROJ/db/ip/SYNTH_CORE_mc/submodules/SYNTH_CORE_mc_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SYNTH_CORE_mc" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="SYNTH_CORE_mc">queue size: 0 starting:altera_irq_mapper "submodules/SYNTH_CORE_mc_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>SYNTH_CORE_mc</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
