Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Dec 24 18:55:44 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.045        0.000                      0                24306        0.026        0.000                      0                24306        8.750        0.000                       0                  8330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.045        0.000                      0                24306        0.026        0.000                      0                24306        8.750        0.000                       0                  8330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.054ns  (logic 2.688ns (17.856%)  route 12.366ns (82.144%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 22.788 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.421    18.104    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.609    22.788    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.715    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.149    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.921ns  (logic 2.688ns (18.014%)  route 12.233ns (81.986%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 22.801 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.288    17.971    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.622    22.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.230    23.030    
                         clock uncertainty           -0.302    22.728    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.162    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.846ns  (logic 2.688ns (18.106%)  route 12.158ns (81.894%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 22.800 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.213    17.896    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.621    22.800    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.161    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         22.161    
                         arrival time                         -17.896    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 2.688ns (18.229%)  route 12.058ns (81.771%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 22.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.112    17.796    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.614    22.793    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.230    23.022    
                         clock uncertainty           -0.302    22.720    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.154    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -17.796    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.551ns  (logic 2.688ns (18.473%)  route 11.863ns (81.527%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 22.803 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.917    17.601    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.624    22.803    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.230    23.032    
                         clock uncertainty           -0.302    22.730    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.164    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -17.601    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.534ns  (logic 2.688ns (18.495%)  route 11.846ns (81.505%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.900    17.584    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.616    22.795    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    23.024    
                         clock uncertainty           -0.302    22.722    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.156    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.426ns  (logic 2.688ns (18.634%)  route 11.738ns (81.366%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 22.802 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.792    17.476    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.623    22.802    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.230    23.031    
                         clock uncertainty           -0.302    22.729    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.163    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 2.688ns (18.982%)  route 11.473ns (81.018%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.756     3.050    design_1_i/network_0/inst/ap_clk
    SLICE_X19Y6          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/network_0/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=11, routed)          0.975     4.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[13]
    SLICE_X17Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.605 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068/O
                         net (fo=1, routed)           0.464     5.070    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1068_n_4
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.194 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O
                         net (fo=1, routed)           0.965     6.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_4
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.283 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047/O
                         net (fo=1, routed)           0.825     7.108    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1047_n_4
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.232 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032/O
                         net (fo=1, routed)           0.415     7.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1032_n_4
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015/O
                         net (fo=1, routed)           0.811     8.581    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1015_n_4
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002/O
                         net (fo=1, routed)           0.549     9.254    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1002_n_4
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.378 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989/O
                         net (fo=1, routed)           0.549     9.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_989_n_4
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972/O
                         net (fo=1, routed)           0.426    10.478    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_972_n_4
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958/O
                         net (fo=1, routed)           0.586    11.188    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_958_n_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.312 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941/O
                         net (fo=1, routed)           0.662    11.974    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_941_n_4
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.098 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.624    12.722    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_4
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.846 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.302    13.148    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_4
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.778    14.049    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.173 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744/O
                         net (fo=1, routed)           0.151    14.325    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_744_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.124    14.449 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569/O
                         net (fo=1, routed)           0.924    15.372    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_569_n_4
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.496 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284/O
                         net (fo=1, routed)           0.314    15.810    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_284_n_4
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.934 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.625    16.559    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_103_n_4
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.124    16.683 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.527    17.211    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_4
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.620    22.799    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.230    23.028    
                         clock uncertainty           -0.302    22.726    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    22.160    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 2.980ns (22.054%)  route 10.532ns (77.946%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 22.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.755     3.049    design_1_i/network_0/inst/ap_clk
    SLICE_X18Y7          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.518     3.567 f  design_1_i/network_0/inst/ap_CS_fsm_reg[20]/Q
                         net (fo=12, routed)          1.029     4.596    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[19]
    SLICE_X20Y8          LUT4 (Prop_lut4_I1_O)        0.150     4.746 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_619/O
                         net (fo=3, routed)           0.880     5.625    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[21]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.328     5.953 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.681     6.634    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.300     7.058    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.182 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.489     7.671    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.795 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.295     8.090    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.433     8.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.580     9.350    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.474 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.406     9.881    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X25Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.005 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.351    10.355    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X24Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.479 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.680    11.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X20Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.283 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.453    11.736    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X19Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.436    12.297    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X16Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.421 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.452    12.873    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.997 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.509    13.506    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.630 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.449    14.079    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X12Y14         LUT6 (Prop_lut6_I4_O)        0.124    14.203 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.449    14.652    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.315    15.090    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.214 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.347    16.561    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.614    22.793    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.230    23.022    
                         clock uncertainty           -0.302    22.720    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    22.154    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.473ns  (logic 2.980ns (22.119%)  route 10.493ns (77.881%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 22.801 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.755     3.049    design_1_i/network_0/inst/ap_clk
    SLICE_X18Y7          FDRE                                         r  design_1_i/network_0/inst/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.518     3.567 f  design_1_i/network_0/inst/ap_CS_fsm_reg[20]/Q
                         net (fo=12, routed)          1.029     4.596    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[19]
    SLICE_X20Y8          LUT4 (Prop_lut4_I1_O)        0.150     4.746 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_619/O
                         net (fo=3, routed)           0.880     5.625    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[21]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.328     5.953 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052/O
                         net (fo=1, routed)           0.681     6.634    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1052_n_4
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039/O
                         net (fo=1, routed)           0.300     7.058    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1039_n_4
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.182 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021/O
                         net (fo=1, routed)           0.489     7.671    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1021_n_4
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.795 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007/O
                         net (fo=1, routed)           0.295     8.090    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1007_n_4
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993/O
                         net (fo=1, routed)           0.433     8.647    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_993_n_4
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.771 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.580     9.350    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.474 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966/O
                         net (fo=1, routed)           0.406     9.881    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_966_n_4
    SLICE_X25Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.005 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949/O
                         net (fo=1, routed)           0.351    10.355    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_949_n_4
    SLICE_X24Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.479 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931/O
                         net (fo=1, routed)           0.680    11.159    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_931_n_4
    SLICE_X20Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.283 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911/O
                         net (fo=1, routed)           0.453    11.736    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_911_n_4
    SLICE_X19Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.860 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886/O
                         net (fo=1, routed)           0.436    12.297    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_886_n_4
    SLICE_X16Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.421 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.452    12.873    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_4
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.997 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725/O
                         net (fo=1, routed)           0.509    13.506    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_725_n_4
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.630 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524/O
                         net (fo=1, routed)           0.449    14.079    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_524_n_4
    SLICE_X12Y14         LUT6 (Prop_lut6_I4_O)        0.124    14.203 f  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252/O
                         net (fo=1, routed)           0.449    14.652    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_252_n_4
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.315    15.090    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.124    15.214 r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.307    16.522    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_4
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        1.622    22.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.230    23.030    
                         clock uncertainty           -0.302    22.728    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    22.162    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.813%)  route 0.222ns (61.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.553     0.889    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1127]/Q
                         net (fo=3, routed)           0.222     1.252    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[69]
    SLICE_X51Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.819     1.185    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1127]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.076     1.226    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1127]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.382%)  route 0.218ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.551     0.887    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.218     1.253    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIB1
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.823     1.189    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.224    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.735%)  route 0.120ns (39.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.120     1.256    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.301 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.951%)  route 0.231ns (62.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.544     0.880    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y73         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.231     1.251    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[11]
    SLICE_X50Y70         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.809     1.175    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.075     1.215    design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.554     0.890    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X43Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X42Y60         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.822     1.188    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X42Y60         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X42Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.561     0.897    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X43Y42         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1053]/Q
                         net (fo=1, routed)           0.056     1.093    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X42Y42         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.828     1.194    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X42Y42         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][162]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.592     0.928    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y47         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][162]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/DIA0
    SLICE_X26Y47         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.860     1.226    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/WCLK
    SLICE_X26Y47         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][168]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.592     0.928    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][168]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/DIA0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.860     1.226    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.595     0.931    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.863     1.229    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.590     0.926    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y33         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8331, routed)        0.856     1.222    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4   design_1_i/network_0/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4   design_1_i/network_0/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y38  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y48  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y48  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK



