{
	"author": ["Satyamurthy Pullela", "Noel Menezes", "Lawrence T. Pillage"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/PullelaMP93",
	"doi": "10.1145/157485.164653",
	"ee": "http://doi.acm.org/10.1145/157485.164653",
	"pages": "165-170",
	"publisher": "ACM Press",
	"tag": ["optimisation", "using"],
	"title": "Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization",
	"type": "inproceedings",
	"year": 1993
}