digraph "CFG for '_Z26gpu_copyPredictorTo32ShiftPiPtS_jPjiij' function" {
	label="CFG for '_Z26gpu_copyPredictorTo32ShiftPiPtS_jPjiij' function";

	Node0x46f9560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = and i32 %9, 7\l  %11 = lshr i32 %9, 3\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %17 = zext i16 %16 to i32\l  %18 = mul nuw nsw i32 %10, %17\l  %19 = add nuw nsw i32 %18, %12\l  %20 = zext i32 %11 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = icmp ult i32 %19, %22\l  br i1 %23, label %24, label %47\l|{<s0>T|<s1>F}}"];
	Node0x46f9560:s0 -> Node0x46fbfc0;
	Node0x46f9560:s1 -> Node0x46fc050;
	Node0x46fbfc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = mul nsw i32 %11, %6\l  %26 = sdiv i32 %25, 4\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %27\l  %29 = shl nsw i32 %5, 3\l  %30 = mul i32 %19, %3\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %28, i64 %31\l  %33 = mul i32 %11, %7\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = zext i32 %19 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %35, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %39 = shl i32 %38, %29\l  %40 = shl i32 %33, 1\l  %41 = zext i32 %40 to i64\l  %42 = getelementptr inbounds i16, i16 addrspace(1)* %1, i64 %41\l  %43 = getelementptr inbounds i16, i16 addrspace(1)* %42, i64 %36\l  %44 = load i16, i16 addrspace(1)* %43, align 2, !tbaa !11, !amdgpu.noclobber\l... !6\l  %45 = zext i16 %44 to i32\l  %46 = or i32 %39, %45\l  store i32 %46, i32 addrspace(1)* %32, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x46fbfc0 -> Node0x46fc050;
	Node0x46fc050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
