;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DAT #712, #0
	ADD 210, 62
	ADD 270, 60
	SPL 0, <332
	SUB 2, @-1
	MOV @121, 103
	SUB @127, @-6
	SUB @-711, @2
	ADD <-30, 9
	SUB @-129, @100
	MOV -1, <-20
	ADD #297, <0
	SPL 0, <332
	MOV 117, <-20
	SUB @127, @-6
	SUB @127, @-6
	MOV @121, 103
	JMZ -1, @-20
	ADD <-30, 9
	SUB @127, 106
	SUB @127, @-2
	SPL 0, <-832
	SUB @121, 106
	SUB @127, @-2
	SUB @127, @-2
	SUB @127, @-2
	ADD <-30, 9
	CMP -1, <630
	MOV #297, <1
	CMP 500, @-100
	DJN -1, @-20
	MOV 712, <0
	SPL -700, -600
	DJN -1, @-20
	JMP -279, @-127
	SUB @121, 103
	DJN -1, @-20
	SLT #297, <0
	MOV -1, <-20
	SLT <300, 90
	CMP -279, <-127
	SLT #297, <0
	SPL 0, <332
	CMP -279, <-127
	SPL 0, <332
