/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __MT_EMI_MPU_H
#define __MT_EMI_MPU_H

/* Olympus EMI */
#define EMI_MPUD0_ST            (EMI_BASE_ADDR + 0x160)     /* violation status domain */
#define EMI_MPUD_ST(domain)     (EMI_MPUD0_ST + (4*domain)) /* violation status domain */
#define EMI_MPUD0_ST2           (EMI_BASE_ADDR + 0x200)     /* violation status domain */
#define EMI_MPUD_ST2(domain)    (EMI_MPUD0_ST2 + (4*domain))/* violation status domain */
#define EMI_MPUS                (EMI_BASE_ADDR + 0x01F0)    /* Memory protect unit control registers S */
#define EMI_MPUT                (EMI_BASE_ADDR + 0x01F8)    /* Memory protect unit control registers S */
#define EMI_MPUT_2ND            (EMI_BASE_ADDR + 0x01FC)    /* Memory protect unit control registers S */

#define EMI_MPU_CTRL            (0x0)
#define EMI_MPU_DBG             (0x4)
#define EMI_MPU_SA0             (0x100)
#define EMI_MPU_EA0             (0x200)
#define EMI_MPU_SA(region)      (EMI_MPU_SA0 + (region*4))
#define EMI_MPU_EA(region)      (EMI_MPU_EA0 + (region*4))
#define EMI_MPU_APC0            (0x300)
#define EMI_MPU_APC(region, domain)  (EMI_MPU_APC0 + (region*4) + ((domain/8)*0x100))
#define EMI_MPU_CTRL_D0         (0x800)
#define EMI_MPU_CTRL_D(domain)  (EMI_MPU_CTRL_D0 + (domain*4))
#define EMI_RG_MASK_D0          (0x900)
#define EMI_RG_MASK_D(domain)   (EMI_RG_MASK_D0 + (domain*4))
#define EMI_MPU_START           (0x0)
#define EMI_MPU_END             (0x91C)

#define EMI_WP_ADR          (EMI_BASE_ADDR + 0x5E0)
#define EMI_WP_ADR_2ND      (EMI_BASE_ADDR + 0x5E4)
#define EMI_WP_CTRL         (EMI_BASE_ADDR + 0x5E8)
#define EMI_CHKER           (EMI_BASE_ADDR + 0x5F0)
#define EMI_CHKER_TYPE      (EMI_BASE_ADDR + 0x5F4)
#define EMI_CHKER_ADR       (EMI_BASE_ADDR + 0x5F8)
#define EMI_CHKER_ADR_2ND   (EMI_BASE_ADDR + 0x5FC)
#define EMI_CONA            (EMI_BASE_ADDR + 0x000)
#define EMI_CONH            (EMI_BASE_ADDR + 0x038)

#define NO_PROTECTION   0
#define SEC_RW          1
#define SEC_RW_NSEC_R   2
#define SEC_RW_NSEC_W   3
#define SEC_R_NSEC_R    4
#define FORBIDDEN       5
#define SEC_R_NSEC_RW   6

#define EN_MPU_STR "ON"
#define DIS_MPU_STR "OFF"

#define EN_WP_STR "ON"
#define DIS_WP_STR "OFF"


/*EMI memory protection align 64K*/
#define EMI_MPU_ALIGNMENT 0x10000
#define OOR_VIO 0x00000200

#define MAX_CHANNELS  (2)
#define MAX_RANKS     (2)

#define EMI_MPU_REGION_NUMBER	(24)
#define EMI_MPU_DOMAIN_NUMBER	(8)

enum{    /* apmcu_ch1 */
		MST_ID_APMCU_CH1_0, MST_ID_APMCU_CH1_1, MST_ID_APMCU_CH1_2,
		MST_ID_APMCU_CH1_3, MST_ID_APMCU_CH1_4, MST_ID_APMCU_CH1_5,
		MST_ID_APMCU_CH1_6, MST_ID_APMCU_CH1_7, MST_ID_APMCU_CH1_8,
		MST_ID_APMCU_CH1_9,  MST_ID_APMCU_CH1_10, MST_ID_APMCU_CH1_11,
		MST_ID_APMCU_CH1_12, MST_ID_APMCU_CH1_13, MST_ID_APMCU_CH1_14,
		MST_ID_APMCU_CH1_15, MST_ID_APMCU_CH1_16, MST_ID_APMCU_CH1_17,
		MST_ID_APMCU_CH1_18, MST_ID_APMCU_CH1_19,

		/* apmcu_ch2 */
		MST_ID_APMCU_CH2_0, MST_ID_APMCU_CH2_1, MST_ID_APMCU_CH2_2,
		MST_ID_APMCU_CH2_3, MST_ID_APMCU_CH2_4, MST_ID_APMCU_CH2_5,
		MST_ID_APMCU_CH2_6, MST_ID_APMCU_CH2_7, MST_ID_APMCU_CH2_8,
		MST_ID_APMCU_CH2_9,  MST_ID_APMCU_CH2_10, MST_ID_APMCU_CH2_11,
		MST_ID_APMCU_CH2_12, MST_ID_APMCU_CH2_13, MST_ID_APMCU_CH2_14,
		MST_ID_APMCU_CH2_15, MST_ID_APMCU_CH2_16, MST_ID_APMCU_CH2_17,
		MST_ID_APMCU_CH2_18, MST_ID_APMCU_CH2_19,

		/* MM ch1 */
		MST_ID_MM_CH1_0, MST_ID_MM_CH1_1, MST_ID_MM_CH1_2,
		MST_ID_MM_CH1_3, MST_ID_MM_CH1_4, MST_ID_MM_CH1_5,
		MST_ID_MM_CH1_6, MST_ID_MM_CH1_7,

		/* Modem */
		MST_ID_MDMCU_0, MST_ID_MDMCU_1, MST_ID_MDMCU_2,
		MST_ID_MD_L1MCU_0, MST_ID_MD_L1MCU_1, MST_ID_MD_L1MCU_2,
		MST_ID_C2KMCU_0,

		/* Modem HW (2G/3G) */
		MST_ID_MDHW_0, MST_ID_MDHW_1, MST_ID_MDHW_2,
		MST_ID_MDHW_3, MST_ID_MDHW_4, MST_ID_MDHW_5,
		MST_ID_MDHW_6, MST_ID_MDHW_7, MST_ID_MDHW_8,
		MST_ID_MDHW_9,  MST_ID_MDHW_10, MST_ID_MDHW_11,
		MST_ID_MDHW_12, MST_ID_MDHW_13, MST_ID_MDHW_14,
		MST_ID_MDHW_15, MST_ID_MDHW_16, MST_ID_MDHW_17,
		MST_ID_MDHW_18, MST_ID_MDHW_19, MST_ID_MDHW_20,
		MST_ID_MDHW_21, MST_ID_MDHW_22,
		MST_ID_LTE_0, MST_ID_LTE_1, MST_ID_LTE_2,
		MST_ID_LTE_3, MST_ID_LTE_4, MST_ID_LTE_5,
		MST_ID_LTE_6, MST_ID_LTE_7, MST_ID_LTE_8,
		MST_ID_LTE_9,  MST_ID_LTE_10, MST_ID_LTE_11,
		MST_ID_LTE_12, MST_ID_LTE_13,

		/* MM ch2 */
		MST_ID_MM_CH2_0, MST_ID_MM_CH2_1, MST_ID_MM_CH2_2,
		MST_ID_MM_CH2_3, MST_ID_MM_CH2_4, MST_ID_MM_CH2_5,
		MST_ID_MM_CH2_6, MST_ID_MM_CH2_7,

		/* MFG  */
		MST_ID_MFG_0, MST_ID_MFG_1,

		/* Periperal */
		MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2,
		MST_ID_PERI_3, MST_ID_PERI_4, MST_ID_PERI_5,
		MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,
		MST_ID_PERI_9,  MST_ID_PERI_10, MST_ID_PERI_11,
		MST_ID_PERI_12, MST_ID_PERI_13, MST_ID_PERI_14,
		MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17,
		MST_ID_PERI_18, MST_ID_PERI_19,	MST_ID_PERI_20,
		MST_ID_PERI_21, MST_ID_PERI_22, MST_ID_PERI_23,
		MST_ID_PERI_24, MST_ID_PERI_25, MST_ID_PERI_26,

		MST_INVALID,
		NR_MST,
};

enum {
	AXI_VIO_ID = 0,
	AXI_ADR_CHK_EN = 16,
	AXI_LOCK_CHK_EN = 17,
	AXI_NON_ALIGN_CHK_EN = 18,
	AXI_NON_ALIGN_CHK_MST = 20,
	AXI_VIO_CLR = 24,
	AXI_VIO_WR = 27,
	AXI_ADR_VIO = 28,
	AXI_LOCK_ISSUE = 29,
	AXI_NON_ALIGN_ISSUE = 30
};

#define EMI_WP_RANGE        0x0000003F
#define EMI_WP_AXI_ID       0x0000FFFF
#define EMI_WP_RW_MONITOR   0x000000C0
#define EMI_WP_RW_DISABLE   0x00000300
#define WP_BOTH_READ_WRITE  3

#define EMI_WP_RW_MONITOR_SHIFT  6
#define EMI_WP_RW_DISABLE_SHIFT  8
#define EMI_WP_SLVERR_SHIFT     10
#define EMI_WP_INT_SHIFT        15
#define EMI_WP_ENABLE_SHIFT     19
#define EMI_WP_VIO_CLR_SHIFT    24

enum {
	MASTER_APMCU_CH1 = 0,
	MASTER_APMCU_CH2 = 1,
	MASTER_MM_CH1 = 2,
	MASTER_MDMCU,
	MASTER_MDHW,
	MASTER_MM_CH2,
	MASTER_MFG,
	MASTER_PERI,
	MASTER_ALL = 8
};

/* Basic DRAM setting */
struct basic_dram_setting {
	/* Number of channels */
	unsigned channel_nr;
	/* Per-channel information */
	struct {
		/* Per-rank information */
		struct {
			/* Does this rank exist */
			bool valid_rank;
			/* Rank size - (in Gb)*/
			unsigned rank_size;
			/* Number of segments */
			unsigned segment_nr;
		} rank[MAX_RANKS];
	} channel[MAX_CHANNELS];
};

typedef void (*emi_mpu_notifier)(u32 addr, int wr_vio);

#define SET_ACCESS_PERMISSON(d7, d6, d5, d4, d3, d2, d1, d0) \
(((d7) << 21) | ((d6) << 18) | ((d5) << 15) | \
((d4) << 12) | ((d3) << 9) | ((d2) << 6) | ((d1) << 3) | (d0))

extern int emi_mpu_set_region_protection(unsigned long long start_addr,
unsigned long long end_addr, int region, unsigned int access_permission);
#if defined(CONFIG_MTK_PASR)
extern void acquire_dram_setting(struct basic_dram_setting *pasrdpd);
#endif
extern void emi_wp_get_status(void);
extern void mt_emi_reg_write(unsigned int data, unsigned int offset);
extern unsigned int mt_emi_reg_read(unsigned int offset);
extern void mt_emi_reg_base_set(void *base);
extern void *mt_emi_reg_base_get(void);
extern int emi_mpu_get_violation_port(void);
extern phys_addr_t get_max_DRAM_size(void);
extern void __iomem *EMI_BASE_ADDR;
extern unsigned int mt_emi_reg_read(unsigned int offset);
extern void mt_emi_reg_write(unsigned int data, unsigned int offset);
extern int mt_emi_mpu_set_region_protection(unsigned long long start,
unsigned long long end, unsigned int region_permission);
extern void dump_emi_latency(void);
extern void dump_emi_MM(void);
#endif  /* !__MT_EMI_MPU_H */
