OpenROAD 6975124cf258e3be0db86bd2e59246b7f0e9f0c7 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 28 thread(s).
read_liberty -corner slow /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_slow_1p08V_125C.lib
read_liberty -corner typ /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
read_liberty -corner fast /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_fast_1p32V_m40C.lib
read_db ./results/ihp-sg13g2/i2c-gpio-expander_I2cDeviceCtrl/base/3_place.odb
source /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/setRC.tcl
clock_tree_synthesis -sink_clustering_enable -repair_clock_nets
[INFO CTS-0050] Root buffer is sg13g2_buf_4.
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_4
                    sg13g2_buf_8
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.
[INFO CTS-0007] Net "clock" found for clock "clock".
[INFO CTS-0010]  Clock net "clock" has 78 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 78.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(25920, 20580), (122400, 123060)].
[INFO CTS-0024]  Normalized sink region: [(1.37143, 1.08889), (6.47619, 6.51111)].
[INFO CTS-0025]     Width:  5.1048.
[INFO CTS-0026]     Height: 5.4222.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 39
    Sub-region size: 5.1048 X 2.7111
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 20
    Sub-region size: 2.5524 X 2.7111
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 2.5524 X 1.3556
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 5
    Sub-region size: 1.2762 X 1.3556
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 78.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2, 5:14..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 80
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 188.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 2
estimate_parasitics -placement
Placement Analysis
---------------------------------
total displacement        234.1 u
average displacement        0.4 u
max displacement            8.5 u
original HPWL            9281.5 u
legalized HPWL           9705.2 u
delta HPWL                    5 %

estimate_parasitics -placement
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -match_cell_footprint -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Repair timing output passed lec test
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            9705.2 u
legalized HPWL           9705.2 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 8972 um^2 74% utilization.
write_db ./results/ihp-sg13g2/i2c-gpio-expander_I2cDeviceCtrl/base/4_1_cts.odb
write_sdc -no_timestamp ./results/ihp-sg13g2/i2c-gpio-expander_I2cDeviceCtrl/base/4_cts.sdc
Elapsed time: 0:01.99[h:]min:sec. CPU time: user 2.25 sys 0.43 (134%). Peak memory: 143336KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
4_1_cts                            1            139 8648f4a69083aad1e36a
