// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPSQ_getSolveNextPatchPairWhileCondition (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        lastPatchIndex,
        repeat_original,
        white_space_height,
        previous_white_space_height,
        current_z_top_index,
        patches_parameters21056_address0,
        patches_parameters21056_ce0,
        patches_parameters21056_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [4:0] lastPatchIndex;
input  [0:0] repeat_original;
input  [63:0] white_space_height;
input  [63:0] previous_white_space_height;
input  [31:0] current_z_top_index;
output  [4:0] patches_parameters21056_address0;
output   patches_parameters21056_ce0;
input  [31:0] patches_parameters21056_q0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg patches_parameters21056_ce0;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] sub_ln180_fu_83_p2;
reg   [63:0] sub_ln180_reg_193;
wire   [63:0] zext_ln894_fu_89_p1;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_94_p3;
wire   [63:0] select_ln180_fu_101_p3;
wire   [0:0] icmp_ln886_fu_113_p2;
wire   [0:0] icmp_ln895_fu_119_p2;
wire   [0:0] tmp_32_fu_147_p3;
wire   [0:0] icmp_ln893_1_fu_142_p2;
wire   [0:0] or_ln893_fu_155_p2;
wire   [0:0] icmp_ln893_fu_107_p2;
wire   [0:0] icmp_ln896_fu_130_p2;
wire   [0:0] xor_ln897_fu_136_p2;
wire   [0:0] and_ln894_1_fu_167_p2;
wire   [0:0] or_ln894_fu_124_p2;
wire   [0:0] and_ln894_2_fu_173_p2;
wire   [0:0] and_ln894_fu_161_p2;
wire   [0:0] and_ln894_3_fu_179_p2;
reg   [0:0] ap_return_preg;
reg   [1:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_return_preg = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_preg <= and_ln894_3_fu_179_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln180_reg_193 <= sub_ln180_fu_83_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return = and_ln894_3_fu_179_p2;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters21056_ce0 = 1'b1;
    end else begin
        patches_parameters21056_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln894_1_fu_167_p2 = (xor_ln897_fu_136_p2 & icmp_ln896_fu_130_p2);

assign and_ln894_2_fu_173_p2 = (or_ln894_fu_124_p2 & and_ln894_1_fu_167_p2);

assign and_ln894_3_fu_179_p2 = (and_ln894_fu_161_p2 & and_ln894_2_fu_173_p2);

assign and_ln894_fu_161_p2 = (or_ln893_fu_155_p2 & icmp_ln893_fu_107_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign icmp_ln886_fu_113_p2 = (($signed(patches_parameters21056_q0) > $signed(32'd4244967196)) ? 1'b1 : 1'b0);

assign icmp_ln893_1_fu_142_p2 = (($signed(white_space_height) > $signed(64'd0)) ? 1'b1 : 1'b0);

assign icmp_ln893_fu_107_p2 = (($signed(select_ln180_fu_101_p3) > $signed(64'd5)) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_119_p2 = (($signed(white_space_height) > $signed(64'd5)) ? 1'b1 : 1'b0);

assign icmp_ln896_fu_130_p2 = (($signed(p_read) > $signed(current_z_top_index)) ? 1'b1 : 1'b0);

assign or_ln893_fu_155_p2 = (tmp_32_fu_147_p3 | icmp_ln893_1_fu_142_p2);

assign or_ln894_fu_124_p2 = (icmp_ln895_fu_119_p2 | icmp_ln886_fu_113_p2);

assign patches_parameters21056_address0 = zext_ln894_fu_89_p1;

assign select_ln180_fu_101_p3 = ((tmp_fu_94_p3[0:0] == 1'b1) ? sub_ln180_reg_193 : white_space_height);

assign sub_ln180_fu_83_p2 = (64'd0 - white_space_height);

assign tmp_32_fu_147_p3 = previous_white_space_height[32'd63];

assign tmp_fu_94_p3 = white_space_height[32'd63];

assign xor_ln897_fu_136_p2 = (repeat_original ^ 1'd1);

assign zext_ln894_fu_89_p1 = lastPatchIndex;

endmodule //MPSQ_getSolveNextPatchPairWhileCondition
