;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, 299
	SUB #10, -10
	SUB #10, -10
	SUB -0, 2
	ADD -0, 2
	ADD #100, @10
	SUB #100, @10
	SLT 1, 100
	SUB #100, @10
	SPL 0, 9
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB #100, @10
	SUB #100, @10
	SUB @0, 90
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB #10, -10
	MOV 1, 0
	SUB @121, 106
	SUB #10, -10
	ADD -0, 900
	SUB @121, 106
	SUB #100, @10
	SUB #100, @10
	SUB #100, @10
	SUB -0, 102
	SUB #100, @10
	MOV -1, <-20
	SUB 1, 8
	SPL @100, #10
	MOV -1, <-20
	SUB @-127, 100
	MOV -1, <-20
	SUB 10, 80
	SUB 10, 80
	MOV -1, <-20
	SUB @121, 106
	SUB #10, -10
	MOV -1, <-20
	SLT 920, @12
	ADD 3, 21
	SUB @0, 90
	CMP -207, <-120
