Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan  9 10:59:30 2026
| Host         : DESKTOP-091GV23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1395 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.472        0.000                      0                    1        0.263        0.000                      0                    1        2.700        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.472        0.000                      0                    1        0.263        0.000                      0                    1        2.700        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clk_pin rise@6.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.538ns (55.745%)  route 0.427ns (44.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 10.830 - 6.400 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M21                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.315 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.388     4.702    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     5.135 f  clk_div_reg/Q
                         net (fo=2, routed)           0.427     5.562    clk_div
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.105     5.667 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     5.667    p_0_in__0
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.400     6.400 r  
    M21                                               0.000     6.400 r  CLK (IN)
                         net (fo=0)                   0.000     6.400    CLK
    M21                  IBUF (Prop_ibuf_I_O)         1.341     7.741 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     9.475    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.278    10.830    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.273    11.102    
                         clock uncertainty           -0.035    11.067    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072    11.139    clk_div_reg
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M21                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.960 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.525    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  clk_div_reg/Q
                         net (fo=2, routed)           0.174     1.863    clk_div
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.908    p_0_in__0
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M21                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.046    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.520     1.525    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120     1.645    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         6.400       4.808      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.400       5.400      SLICE_X84Y146  clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.200       2.700      SLICE_X84Y146  clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.200       2.700      SLICE_X84Y146  clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.200       2.700      SLICE_X84Y146  clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.200       2.700      SLICE_X84Y146  clk_div_reg/C



