{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592801018112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592801018113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 01:43:38 2020 " "Processing started: Mon Jun 22 01:43:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592801018113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592801018113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lane -c lane " "Command: quartus_map --read_settings_files=on --write_settings_files=off lane -c lane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592801018114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592801018295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_sync-behave " "Found design unit 1: lane_sync-behave" {  } { { "lane_sync.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018588 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_sync " "Found entity 1: lane_sync" {  } { { "lane_sync.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_g_root_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_g_root_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_g_root_ip-SYN " "Found design unit 1: lane_g_root_ip-SYN" {  } { { "lane_g_root_IP.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_g_root_IP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018589 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_g_root_IP " "Found entity 1: lane_g_root_IP" {  } { { "lane_g_root_IP.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_g_root_IP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018589 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" lane_g_matrix.vhd(41) " "VHDL syntax error at lane_g_matrix.vhd(41) near text \";\";  expecting \")\", or \",\"" {  } { { "lane_g_matrix.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_g_matrix.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1592801018610 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" lane_g_matrix.vhd(43) " "VHDL syntax error at lane_g_matrix.vhd(43) near text \";\";  expecting \")\", or \",\"" {  } { { "lane_g_matrix.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_g_matrix.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1592801018610 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" lane_g_matrix.vhd(45) " "VHDL syntax error at lane_g_matrix.vhd(45) near text \";\";  expecting \")\", or \",\"" {  } { { "lane_g_matrix.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_g_matrix.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1592801018610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_g_matrix.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lane_g_matrix.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_linemem-behave " "Found design unit 1: lane_linemem-behave" {  } { { "lane_linemem.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_linemem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_linemem " "Found entity 1: lane_linemem" {  } { { "lane_linemem.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_linemem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_sobel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_sobel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_sobel-behave " "Found design unit 1: lane_sobel-behave" {  } { { "lane_sobel.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_sobel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_sobel " "Found entity 1: lane_sobel" {  } { { "lane_sobel.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane_sobel.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_lane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_lane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_lane-sim " "Found design unit 1: sim_lane-sim" {  } { { "sim_lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/sim_lane.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018612 ""} { "Info" "ISGN_ENTITY_NAME" "1 sim_lane " "Found entity 1: sim_lane" {  } { { "sim_lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/sim_lane.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane-behave " "Found design unit 1: lane-behave" {  } { { "lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018613 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design_Y/lane.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592801018613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592801018613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592801018675 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 22 01:43:38 2020 " "Processing ended: Mon Jun 22 01:43:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592801018675 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592801018675 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592801018675 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592801018675 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592801018748 ""}
