// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Sun Oct 26 13:42:34 2025
// Host        : DESKTOP-QB50QQD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/User/Documents/GitHub/AHE_Group_G/Lab_2/Exercise_1/Exercise_1.gen/sources_1/bd/top/ip/top_full_adder_1_0/top_full_adder_1_0_stub.v
// Design      : top_full_adder_1_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "top_full_adder_1_0,full_adder,{}" *) (* CORE_GENERATION_INFO = "top_full_adder_1_0,full_adder,{x_ipProduct=Vivado 2025.1,x_ipVendor=xilinx.com,x_ipLibrary=module_ref,x_ipName=full_adder,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* IP_DEFINITION_SOURCE = "module_ref" *) (* X_CORE_INFO = "full_adder,Vivado 2025.1" *) 
module top_full_adder_1_0(A, B, Cin, Sum, Cout)
/* synthesis syn_black_box black_box_pad_pin="A,B,Cin,Sum,Cout" */;
  input A;
  input B;
  input Cin;
  output Sum;
  output Cout;
endmodule
