Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Mar 12 12:40:30 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   127 |
| Unused register locations in slices containing registers |   320 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            5 |
|      8 |           14 |
|     10 |            3 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           98 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             320 |           82 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2440 |          351 |
| Yes          | No                    | No                     |             220 |           36 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |            2356 |          348 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                    Enable Signal                                   |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  Video/video_clockmanager/cm1/MasterCLK                             |                                                                                    | Video/tft_spi/counter/CS_reg                              |                1 |              2 |
|  clk100_IBUF_BUFG                                                   | serial_tx_i_1_n_1                                                                  | soc_int_rst                                               |                1 |              2 |
|  n_0_2623_BUFG                                                      |                                                                                    |                                                           |                1 |              2 |
|  Video/tft_spi/spi/dataClk                                          |                                                                                    |                                                           |                1 |              2 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/refill_offset                                     | lm32_cpu/instruction_unit/icache/SR[0]                    |                1 |              4 |
|  Buttons/button4/verificationCLk/state_reg                          |                                                                                    |                                                           |                1 |              4 |
|  Buttons/button3/verificationCLk/state_reg                          |                                                                                    |                                                           |                1 |              4 |
|  Buttons/button1/verificationCLk/OutputCLK                          |                                                                                    |                                                           |                1 |              4 |
|  Buttons/button2/verificationCLk/state_reg                          |                                                                                    |                                                           |                1 |              4 |
|  clk100_IBUF_BUFG                                                   | csrbank1_ev_enable0_re                                                             | soc_int_rst                                               |                1 |              8 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | p_0_out[3]                                                |                2 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_rx_bitcount                                                           | soc_uart_phy_rx_bitcount[3]_i_1_n_1                       |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_consume[2]_i_1_n_1                                                | soc_int_rst                                               |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_sink_ready152_out                                                     | soc_uart_phy_tx_bitcount[3]_i_1_n_1                       |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | csrbank0_AudioControlRegister0_re                                                  | soc_int_rst                                               |                1 |              8 |
|  Audio/spiInitClock/Tempo_CLK                                       | Audio/SoundEffectCount[3]_i_1_n_1                                                  | Audio/SoundEffectCount[3]_i_3_n_1                         |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_consume[2]_i_1_n_1                                                | soc_int_rst                                               |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_wrport_we                                                         | soc_int_rst                                               |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[0]_0                                   | lm32_cpu/instruction_unit/icache/SR[0]                    |                2 |              8 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/state[3]_i_2_n_1                                  | lm32_cpu/instruction_unit/icache/SR[0]                    |                2 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_wrport_we__0                                                      | soc_int_rst                                               |                1 |              8 |
| ~DAC_I2S_WS_OBUF_BUFG                                               |                                                                                    | Audio/SoundEffectCount[3]_i_3_n_1                         |                1 |              8 |
|  Audio/audio_clockmanager/cm2/CLK                                   |                                                                                    |                                                           |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_level0[4]_i_1_n_1                                                 | soc_int_rst                                               |                2 |             10 |
| ~Video/video_clockmanager/cm1/TFT_SPI_CLK                           |                                                                                    |                                                           |                2 |             10 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_level0[4]_i_1_n_1                                                 | soc_int_rst                                               |                2 |             10 |
| ~Audio/audio_clockmanager/CLK                                       |                                                                                    |                                                           |                2 |             12 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_1 | lm32_cpu/load_store_unit/dcache/SR[0]                     |                2 |             12 |
|  Video/video_clockmanager/cm1/MasterCLK                             |                                                                                    |                                                           |                4 |             14 |
|  n_0_2623_BUFG                                                      | Video/TilesWrite_Started                                                           | Video/TilesWrite_XPosition                                |                3 |             16 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/flush_set                                          | lm32_cpu/instruction_unit/icache/SR[0]                    |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_syncfifo_re                                                       |                                                           |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_tx_reg[7]_i_1_n_1                                                     | soc_int_rst                                               |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/flush_set                                         | lm32_cpu/instruction_unit/icache/SR[0]                    |                4 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_source_payload_data[7]_i_1_n_1                                        | soc_int_rst                                               |                1 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_rdport_re                                                         |                                                           |                2 |             16 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface5_bank_bus_dat_r[7]_i_1_n_1                      |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_rx_reg                                                                | soc_int_rst                                               |                2 |             16 |
|  n_0_2623_BUFG                                                      | Video/TilesWrite_XPosition                                                         |                                                           |                3 |             16 |
|  Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                                                                    |                                                           |                1 |             16 |
|  Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk     |                                                                                    |                                                           |                1 |             16 |
|  n_0_2623_BUFG                                                      | Video/TilesWrite_Started                                                           |                                                           |                2 |             16 |
|  Audio/spiInitClock/Tempo_CLK                                       |                                                                                    | Audio/SoundTrackCount[7]_i_1_n_1                          |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_128_191_0_2_i_1_n_1                               |                                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_192_255_0_2_i_1_n_1                               |                                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_256_319_0_2_i_1_n_1                               |                                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_64_127_0_2_i_1_n_1                                |                                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_0_63_0_2_i_1_n_1                                  |                                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk   |                                                                                    |                                                           |                1 |             16 |
|  n_0_2623_BUFG                                                      | Video/TilesWrite_TilePosition[0]_i_2_n_1                                           | Video/TilesWrite_TilePosition[0]_i_1_n_1                  |                3 |             18 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/E[0]                                                     |                                                           |                5 |             20 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/p_4_in    |                                                           |                6 |             20 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | p_1_out[13]                                               |                2 |             28 |
|  clk100_IBUF_BUFG                                                   | csrbank2_TilesControlRegisterCSR0_re                                               | soc_int_rst                                               |                3 |             28 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_adr_o_reg[11]                                    | lm32_cpu/instruction_unit/icache/SR[0]                    |                6 |             30 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/i_adr_o_reg[11]                                   | lm32_cpu/instruction_unit/icache/SR[0]                    |                5 |             30 |
|  clk100_IBUF_BUFG                                                   | csrbank0_SoundTrackInitializationRegister0_re                                      | soc_int_rst                                               |                3 |             32 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_wrport_we                                                         |                                                           |                2 |             32 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_wrport_we                                                         |                                                           |                2 |             32 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface0_bank_bus_dat_r[15]_i_1_n_1                     |                4 |             32 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/A4/count[0]_i_1__16_n_1      |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/ASharp4/count[0]_i_1__15_n_1 |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/G4/count[0]_i_1__5_n_1        |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/GSharp4/count[0]_i_1__32_n_1 |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/G4/count[0]_i_1__17_n_1      |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/GSharp4/count[0]_i_1__31_n_1  |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/B4/count[0]_i_1__2_n_1        |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/ASharp4/count[0]_i_1__3_n_1   |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/B4/count[0]_i_1__14_n_1      |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/A4/count[0]_i_1__4_n_1        |                5 |             34 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/D4/count[0]_i_1__8_n_1        |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/FSharp4/count[0]_i_1__18_n_1 |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/DSharp4/count[0]_i_1__30_n_1 |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/C4/count[0]_i_1__10_n_1       |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__28_n_1  |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/CSharp4/count[0]_i_1__21_n_1 |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/E4/count[0]_i_1__7_n_1        |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/F4/count[0]_i_1__27_n_1       |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/ASharp3/count[0]_i_1__12_n_1  |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/B3/count[0]_i_1__11_n_1       |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/ASharp3/count[0]_i_1__24_n_1 |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/E4/count[0]_i_1__19_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/A3/count[0]_i_1__25_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/D4/count[0]_i_1__20_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/C4/count[0]_i_1__22_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/B3/count[0]_i_1__23_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/FSharp4/count[0]_i_1__6_n_1   |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/CSharp4/count[0]_i_1__9_n_1   |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundEffectSynthesizer/F4/count[0]_i_1__29_n_1      |                5 |             36 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/SoundTrackSynthesizer/A3/count[0]_i_1__13_n_1       |                5 |             36 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_0                             | lm32_cpu/instruction_unit/count_reg[0]                    |                5 |             40 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                      | lm32_cpu/instruction_unit/icache/SR[0]                    |               10 |             46 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button2/verificationCLk/counter[0]_i_1__0_n_1     |                7 |             50 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button3/verificationCLk/counter[0]_i_1__1_n_1     |                7 |             50 |
|  Video/tft_spi/spi/dataClk                                          |                                                                                    | Video/tft_spi/counter/count[24]_i_1_n_1                   |                5 |             50 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button1/verificationCLk/clear                     |                7 |             50 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Audio/spiInitClock/clear                                  |                7 |             50 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button4/verificationCLk/counter[0]_i_1__2_n_1     |                7 |             50 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_1                         |                                                           |                8 |             56 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/restart_address_reg[31]_0[0]                       | lm32_cpu/instruction_unit/icache/SR[0]                    |                7 |             60 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1                     |                                                           |                8 |             60 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_uart_phy_phase_accumulator_rx[30]_i_1_n_1             |                8 |             62 |
|  clk100_IBUF_BUFG                                                   | csrbank3_scratch0_re                                                               | soc_int_rst                                               |                6 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface3_bank_bus_dat_r[31]_i_1_n_1                     |               12 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                      | lm32_cpu/instruction_unit/icache/SR[0]                    |               20 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface6_bank_bus_dat_r[31]_i_1_n_1                     |                9 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank4_reload0_re                                                                | soc_int_rst                                               |                5 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank4_load0_re                                                                  | soc_int_rst                                               |                6 |             64 |
|  clk100_IBUF_BUFG                                                   | soc_ctrl_bus_errors                                                                | soc_int_rst                                               |                8 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/b                                                           | lm32_cpu/instruction_unit/icache/SR[0]                    |                7 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_1                           | lm32_cpu/instruction_unit/icache/SR[0]                    |                6 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/result_x[31]_i_1_n_1                                        | lm32_cpu/instruction_unit/icache/SR[0]                    |               13 |             64 |
|  clk100_IBUF_BUFG                                                   | soc_timer0_update_value_re                                                         | soc_int_rst                                               |                5 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/wb_load_complete                                          | lm32_cpu/instruction_unit/icache/SR[0]                    |                6 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_dat_o_reg[0][0]                                  | lm32_cpu/instruction_unit/icache/SR[0]                    |                8 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank6_tuning_word0_re                                                           | soc_int_rst                                               |                6 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface4_bank_bus_dat_r[31]_i_1_n_1                     |                9 |             64 |
| ~DAC_I2S_WS_OBUF_BUFG                                               |                                                                                    |                                                           |               11 |             66 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_uart_phy_phase_accumulator_tx[31]_i_1_n_1             |                9 |             66 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1                                           | lm32_cpu/instruction_unit/icache/SR[0]                    |               26 |            140 |
|  clk100_IBUF_BUFG                                                   |                                                                                    |                                                           |               53 |            142 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/E[0]                                                     | lm32_cpu/instruction_unit/icache/SR[0]                    |               25 |            184 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                               |                                                           |               12 |            192 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_int_rst                                               |               45 |            278 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_1 | lm32_cpu/instruction_unit/icache/SR[0]                    |               53 |            324 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | lm32_cpu/instruction_unit/icache/SR[0]                    |               55 |            372 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/p_4_in    | lm32_cpu/instruction_unit/icache/SR[0]                    |               72 |            442 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


