{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702932676263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702932676263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 23:51:16 2023 " "Processing started: Mon Dec 18 23:51:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702932676263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932676263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oscilloscope_1 -c oscilloscope_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off oscilloscope_1 -c oscilloscope_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932676264 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932676606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702932676634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702932676634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite " "Found entity 1: DE10_Lite" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "/home/user/project/oscilloscope_1/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "/home/user/project/oscilloscope_1/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682536 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(701) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(701): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 701 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702932682537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682541 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682541 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_6b92 " "Found entity 3: adc_qsys_altpll_sys_altpll_6b92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682541 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932682541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932682541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite " "Elaborating entity \"DE10_Lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702932682599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_adc_ch DE10_Lite.sv(148) " "Verilog HDL or VHDL warning at DE10_Lite.sv(148): object \"cur_adc_ch\" assigned a value but never read" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702932682600 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE10_Lite.sv(139) " "Verilog HDL assignment warning at DE10_Lite.sv(139): truncated value with size 32 to match size of target (5)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682606 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE10_Lite.sv(177) " "Verilog HDL assignment warning at DE10_Lite.sv(177): truncated value with size 32 to match size of target (13)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682727 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE10_Lite.sv(184) " "Verilog HDL assignment warning at DE10_Lite.sv(184): truncated value with size 32 to match size of target (16)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682727 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE10_Lite.sv(188) " "Verilog HDL assignment warning at DE10_Lite.sv(188): truncated value with size 32 to match size of target (10)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682728 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE10_Lite.sv(192) " "Verilog HDL assignment warning at DE10_Lite.sv(192): truncated value with size 32 to match size of target (10)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682798 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE10_Lite.sv(221) " "Verilog HDL assignment warning at DE10_Lite.sv(221): truncated value with size 32 to match size of target (26)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682959 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE10_Lite.sv(237) " "Verilog HDL assignment warning at DE10_Lite.sv(237): truncated value with size 32 to match size of target (26)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682960 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DE10_Lite.sv(240) " "Verilog HDL assignment warning at DE10_Lite.sv(240): truncated value with size 32 to match size of target (26)" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932682960 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Lite.sv(29) " "Output port \"DRAM_ADDR\" at DE10_Lite.sv(29) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Lite.sv(30) " "Output port \"DRAM_BA\" at DE10_Lite.sv(30) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Lite.sv(27) " "Output port \"DRAM_CLK\" at DE10_Lite.sv(27) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Lite.sv(28) " "Output port \"DRAM_CKE\" at DE10_Lite.sv(28) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Lite.sv(32) " "Output port \"DRAM_LDQM\" at DE10_Lite.sv(32) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Lite.sv(33) " "Output port \"DRAM_UDQM\" at DE10_Lite.sv(33) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Lite.sv(34) " "Output port \"DRAM_CS_N\" at DE10_Lite.sv(34) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Lite.sv(35) " "Output port \"DRAM_WE_N\" at DE10_Lite.sv(35) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Lite.sv(36) " "Output port \"DRAM_CAS_N\" at DE10_Lite.sv(36) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Lite.sv(37) " "Output port \"DRAM_RAS_N\" at DE10_Lite.sv(37) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_I2C_SCL DE10_Lite.sv(47) " "Output port \"CLK_I2C_SCL\" at DE10_Lite.sv(47) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_Lite.sv(51) " "Output port \"GSENSOR_SCLK\" at DE10_Lite.sv(51) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_Lite.sv(55) " "Output port \"GSENSOR_CS_N\" at DE10_Lite.sv(55) has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702932683040 "|DE10_Lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:i_vga " "Elaborating entity \"vga\" for hierarchy \"vga:i_vga\"" {  } { { "DE10_Lite.sv" "i_vga" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.sv(93) " "Verilog HDL assignment warning at vga.sv(93): truncated value with size 32 to match size of target (4)" {  } { { "vga.sv" "" { Text "/home/user/project/oscilloscope_1/vga.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702932684238 "|DE10_Lite|vga:i_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"adc_qsys:u0\"" {  } { { "DE10_Lite.sv" "u0" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_6b92 adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_6b92\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(66) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702932684246 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684249 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932684249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932684381 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932684381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/user/project/oscilloscope_1/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/user/project/oscilloscope_1/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/user/project/oscilloscope_1/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932684496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932684496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG7_LUT_ch " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG7_LUT_ch\"" {  } { { "DE10_Lite.sv" "SEG7_LUT_ch" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932684508 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/user/project/oscilloscope_1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 940 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 104 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v" 71 0 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932685434 "|DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702932685434 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702932685434 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "DE10_Lite.sv" "Div8" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "DE10_Lite.sv" "Div7" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 305 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "DE10_Lite.sv" "Div5" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE10_Lite.sv" "Mult0" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE10_Lite.sv" "Div0" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE10_Lite.sv" "Div2" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE10_Lite.sv" "Mult1" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE10_Lite.sv" "Div1" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932704883 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702932704883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 310 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932704912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932704912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932704912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932704912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932704912 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 310 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932704912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932704938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932704938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932704941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932704941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932704947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932704947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932704977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932704977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 305 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705008 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 305 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 300 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705049 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 300 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2vl " "Found entity 1: lpm_divide_2vl" {  } { { "db/lpm_divide_2vl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_2vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ike.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ike " "Found entity 1: alt_u_div_ike" {  } { { "db/alt_u_div_ike.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_ike.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705099 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705183 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705241 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dvl " "Found entity 1: lpm_divide_dvl" {  } { { "db/lpm_divide_dvl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_dvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8le " "Found entity 1: alt_u_div_8le" {  } { { "db/alt_u_div_8le.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_8le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705318 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_crg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_grg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_grg " "Found entity 1: add_sub_grg" {  } { { "db/add_sub_grg.tdf" "" { Text "/home/user/project/oscilloscope_1/db/add_sub_grg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932705383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702932705384 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702932705384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "/home/user/project/oscilloscope_1/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "/home/user/project/oscilloscope_1/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lke " "Found entity 1: alt_u_div_lke" {  } { { "db/alt_u_div_lke.tdf" "" { Text "/home/user/project/oscilloscope_1/db/alt_u_div_lke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702932705429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932705429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702932707338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK_I2C_SDA " "bidirectional pin \"CLK_I2C_SDA\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702932707536 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702932707536 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 38 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 720 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702932707701 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702932707701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_I2C_SCL GND " "Pin \"CLK_I2C_SCL\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|CLK_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702932713448 "|DE10_Lite|GSENSOR_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702932713448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702932714270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702932739543 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "response_valid " "Logic cell \"response_valid\"" {  } { { "DE10_Lite.sv" "response_valid" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932739688 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1702932739688 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932740019 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702932741679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702932741679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1702932741679 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1702932741739 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1702932741745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Lite.SDC " "Synopsys Design Constraints File file not found: 'DE10_Lite.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1702932741792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1702932741793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1702932741808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702932741887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1702932741887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932742051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932742051 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702932742059 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1702932742059 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   ADC_CLK_10 " "  20.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MAX10_CLK1_50 " "   1.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  40.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932742060 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932742060 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932742970 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3078 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3078 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1702932747510 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932747525 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1702932752700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:13 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:13" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932752732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/project/oscilloscope_1/output_files/oscilloscope_1.map.smsg " "Generated suppressed messages file /home/user/project/oscilloscope_1/output_files/oscilloscope_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932753159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702932754462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702932754462 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702932755961 "|DE10_Lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702932755961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23852 " "Implemented 23852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702932755962 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702932755962 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702932755962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23663 " "Implemented 23663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702932755962 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702932755962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702932755962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702932756005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 23:52:35 2023 " "Processing ended: Mon Dec 18 23:52:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702932756005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702932756005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702932756005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702932756005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702932757324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702932757325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 23:52:37 2023 " "Processing started: Mon Dec 18 23:52:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702932757325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702932757325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off oscilloscope_1 -c oscilloscope_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off oscilloscope_1 -c oscilloscope_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702932757325 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702932757351 ""}
{ "Info" "0" "" "Project  = oscilloscope_1" {  } {  } 0 0 "Project  = oscilloscope_1" 0 0 "Fitter" 0 0 1702932757351 ""}
{ "Info" "0" "" "Revision = oscilloscope_1" {  } {  } 0 0 "Revision = oscilloscope_1" 0 0 "Fitter" 0 0 1702932757352 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1702932757589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702932757610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702932757610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "oscilloscope_1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"oscilloscope_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702932757703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702932757740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702932757740 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1702932757812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1702932757812 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1702932757812 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1702932758128 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702932758135 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702932758424 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702932758424 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702932758464 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702932758465 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702932758465 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702932758465 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702932758465 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702932758466 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702932758466 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702932758482 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702932764843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702932764843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1702932764843 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702932764896 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702932764903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Lite.SDC " "Synopsys Design Constraints File file not found: 'DE10_Lite.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702932764949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702932764950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702932764967 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702932765048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702932765048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702932765184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702932765185 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702932765189 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702932765189 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   ADC_CLK_10 " "  20.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MAX10_CLK1_50 " "   1.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  40.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702932765190 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702932765190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702932768177 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "/home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702932768177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702932768177 ""}  } { { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 40710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702932768177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702932770672 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702932770718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702932770721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702932770778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702932770861 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702932770949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702932770949 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702932770992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702932772419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702932772464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702932772464 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1702932775370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1702932780233 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702932780396 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702932780436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702932783355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702932789032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702932789211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702932895410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:46 " "Fitter placement operations ending: elapsed time is 00:01:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702932895411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702932899496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 3.6% " "4e+03 ns of routing delay (approximately 3.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1702932916490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702932926009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702932926009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:02 " "Fitter routing operations ending: elapsed time is 00:06:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702933263564 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.72 " "Total time spent on timing analysis during the Fitter is 26.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702933264265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702933264468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702933270472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702933270485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702933277789 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702933282671 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "89 MAX 10 " "89 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_I2C_SDA 3.3-V LVTTL P3 " "Pin CLK_I2C_SDA uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702933286727 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1702933286727 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLK_I2C_SDA a permanently disabled " "Pin CLK_I2C_SDA has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/user/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/user/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Lite.sv" "" { Text "/home/user/project/oscilloscope_1/DE10_Lite.sv" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/project/oscilloscope_1/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702933286730 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702933286730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/project/oscilloscope_1/output_files/oscilloscope_1.fit.smsg " "Generated suppressed messages file /home/user/project/oscilloscope_1/output_files/oscilloscope_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702933288167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1723 " "Peak virtual memory: 1723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702933290782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 00:01:30 2023 " "Processing ended: Tue Dec 19 00:01:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702933290782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:53 " "Elapsed time: 00:08:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702933290782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:39 " "Total CPU time (on all processors): 00:13:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702933290782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702933290782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702933292230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702933292230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 00:01:32 2023 " "Processing started: Tue Dec 19 00:01:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702933292230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702933292230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off oscilloscope_1 -c oscilloscope_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off oscilloscope_1 -c oscilloscope_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702933292230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702933292705 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702933295013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702933295081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702933295930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 00:01:35 2023 " "Processing ended: Tue Dec 19 00:01:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702933295930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702933295930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702933295930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702933295930 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702933296656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702933297226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702933297226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 00:01:37 2023 " "Processing started: Tue Dec 19 00:01:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702933297226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702933297226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta oscilloscope_1 -c oscilloscope_1 " "Command: quartus_sta oscilloscope_1 -c oscilloscope_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702933297227 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702933297258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702933297666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702933297666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933297730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933297730 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702933298921 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702933298921 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1702933298921 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702933298980 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702933298987 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Lite.SDC " "Synopsys Design Constraints File file not found: 'DE10_Lite.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702933299034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299036 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name ADC_CLK_10 ADC_CLK_10 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name ADC_CLK_10 ADC_CLK_10" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702933299038 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702933299038 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702933299038 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933299038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702933299048 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933299048 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702933299124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702933299124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702933299199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933299200 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702933299206 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702933299220 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702933299365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702933299459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.877 " "Worst-case setup slack is -82.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.877           -1122.767 MAX10_CLK1_50  " "  -82.877           -1122.767 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070              -3.516 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -2.070              -3.516 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.216               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MAX10_CLK1_50  " "    0.340               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.410 " "Worst-case recovery slack is 36.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.410               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   36.410               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.008 " "Worst-case removal slack is 1.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.008               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.837 MAX10_CLK1_50  " "   -3.000            -113.837 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 ADC_CLK_10  " "    9.844               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.716               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.575               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933299600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933299600 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.118 ns " "Worst Case Available Settling Time: 76.118 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933299852 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933299852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702933299868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702933299911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702933308236 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702933308898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702933308898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933308899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702933309144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.106 " "Worst-case setup slack is -75.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.106           -1019.108 MAX10_CLK1_50  " "  -75.106           -1019.108 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.745               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933309145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.150               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 MAX10_CLK1_50  " "    0.305               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933309239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.576 " "Worst-case recovery slack is 36.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.576               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   36.576               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933309251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.889               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933309265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.837 MAX10_CLK1_50  " "   -3.000            -113.837 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 ADC_CLK_10  " "    9.857               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.686               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.686               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.631               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933309280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933309280 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.313 ns " "Worst Case Available Settling Time: 76.313 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933309545 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933309545 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702933309552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702933310087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702933310087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933310088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702933310184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.117 " "Worst-case setup slack is -33.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.117            -440.316 MAX10_CLK1_50  " "  -33.117            -440.316 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.846               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   22.846               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933310184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.092               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 MAX10_CLK1_50  " "    0.147               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933310270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.326 " "Worst-case recovery slack is 38.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.326               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   38.326               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933310281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.467 " "Worst-case removal slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.467               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933310293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.221 MAX10_CLK1_50  " "   -3.000             -95.221 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 ADC_CLK_10  " "    9.532               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.758               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.903               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702933310309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702933310309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.421 ns " "Worst Case Available Settling Time: 78.421 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702933310560 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702933310560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702933311744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702933311789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702933311916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 00:01:51 2023 " "Processing ended: Tue Dec 19 00:01:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702933311916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702933311916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702933311916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702933311916 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 178 s " "Quartus Prime Full Compilation was successful. 0 errors, 178 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702933312685 ""}
