OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/fll_2/runs/RUN_2022.11.02_10.22.32/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/fll_2/runs/RUN_2022.11.02_10.22.32/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/fll_2/runs/RUN_2022.11.02_10.22.32/tmp/routing/17-fill.def
[INFO ODB-0128] Design: fll_wrapper_2
[INFO ODB-0130]     Created 70 pins.
[INFO ODB-0131]     Created 1247 components and 5988 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4778 connections.
[INFO ODB-0133]     Created 454 nets and 1210 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/fll_2/runs/RUN_2022.11.02_10.22.32/tmp/routing/17-fill.def
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   fll_wrapper_2
Die area:                 ( 0 0 ) ( 101880 112600 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     1247
Number of terminals:      70
Number of snets:          2
Number of nets:           454

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 133.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14969.
[INFO DRT-0033] mcon shape region query size = 13405.
[INFO DRT-0033] met1 shape region query size = 3517.
[INFO DRT-0033] via shape region query size = 425.
[INFO DRT-0033] met2 shape region query size = 204.
[INFO DRT-0033] via2 shape region query size = 340.
[INFO DRT-0033] met3 shape region query size = 204.
[INFO DRT-0033] via3 shape region query size = 340.
[INFO DRT-0033] met4 shape region query size = 108.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 414 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 127 unique inst patterns.
[INFO DRT-0084]   Complete 410 groups.
#scanned instances     = 1247
#unique  instances     = 133
#stdCellGenAp          = 3162
#stdCellValidPlanarAp  = 41
#stdCellValidViaAp     = 2386
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1210
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:06, memory = 108.20 (MB), peak = 108.20 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     2693

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1010.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 828.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 451.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 57.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1466 vertical wires in 1 frboxes and 885 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 187 vertical wires in 1 frboxes and 284 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 114.95 (MB), peak = 114.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 114.95 (MB), peak = 114.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 140.65 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 146.32 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:02, memory = 161.79 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:03, memory = 161.79 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:04, memory = 161.79 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:06, memory = 164.59 (MB).
[INFO DRT-0199]   Number of violations = 170.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11450 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5556 um.
Total wire length on LAYER met2 = 4782 um.
Total wire length on LAYER met3 = 840 um.
Total wire length on LAYER met4 = 271 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1169
           met1    1293
           met2      80
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 170 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 170 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 170 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 155 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 60% with 155 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 70% with 152 violations.
    elapsed time = 00:00:02, memory = 475.76 (MB).
    Completing 80% with 152 violations.
    elapsed time = 00:00:03, memory = 475.76 (MB).
    Completing 90% with 120 violations.
    elapsed time = 00:00:06, memory = 475.76 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:06, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 69.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5567 um.
Total wire length on LAYER met2 = 4732 um.
Total wire length on LAYER met3 = 820 um.
Total wire length on LAYER met4 = 263 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2511.
Up-via summary (total 2511):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1260
           met2      74
           met3      10
           met4       0
-----------------------
                   2511


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 69 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 69 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 69 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:01, memory = 475.76 (MB).
    Completing 80% with 56 violations.
    elapsed time = 00:00:04, memory = 475.76 (MB).
    Completing 90% with 75 violations.
    elapsed time = 00:00:07, memory = 475.76 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:07, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 69.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11321 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5580 um.
Total wire length on LAYER met2 = 4651 um.
Total wire length on LAYER met3 = 818 um.
Total wire length on LAYER met4 = 270 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2504.
Up-via summary (total 2504):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1255
           met2      72
           met3      10
           met4       0
-----------------------
                   2504


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 69 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 69 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:02, memory = 475.76 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:03, memory = 475.76 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:03, memory = 475.76 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:04, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5370 um.
Total wire length on LAYER met2 = 4688 um.
Total wire length on LAYER met3 = 977 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2550.
Up-via summary (total 2550):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     105
           met3      10
           met4       0
-----------------------
                   2550


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 475.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.76 (MB), peak = 475.76 (MB)
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0198] Complete detail routing.
Total wire length = 11307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5364 um.
Total wire length on LAYER met2 = 4687 um.
Total wire length on LAYER met3 = 984 um.
Total wire length on LAYER met4 = 272 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):.

-----------------------
 FR_MASTERSLICE       0
            li1    1167
           met1    1268
           met2     107
           met3      10
           met4       0
-----------------------
                   2552


[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:26, memory = 475.76 (MB), peak = 475.76 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/ma2022/fll_2/runs/RUN_2022.11.02_10.22.32/results/routing/fll_wrapper_2.def
