// Seed: 1885229339
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  assign #id_5 id_1 = 1 - id_5;
  assign id_1 = -1 ==? -1'h0;
endmodule
module module_1 #(
    parameter id_7 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_12,
      id_9
  );
  assign modCall_1.id_5  = 0;
  assign id_11[id_7!=-1] = id_4;
endmodule
