<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_higig2_header_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_higig2_header_t Struct Reference</h1><!-- doxytag: class="cvmx_higig2_header_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-higig_8h_source.html">cvmx-higig.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#afa630f5e0882da939f52c566030aa89e">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a7662fccab577749ad1a8ba274e3ad65e">k_sop</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The delimiter indicating the start of a packet transmission.  <a href="#ab5289eed394e6778ad69d4a6492c3c1e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a249e5c37111d11fec5a8a473b78923e7">reserved_21_23</a>:3</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a01bca34671654523d872ba79559c985c">mcst</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCST indicates whether the packet should be unicast or multicast forwarded through the XGS switching fabric</p>
<ul>
<li>0: Unicast</li>
<li>1: Mulitcast. </li>
</ul>
 <a href="#aa39fa08bfaef0241c1c91de5a43e315b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a1043aa5a2f45a28a7fd3d3763c6bab7d">tc</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Traffic Class [3:0] indicates the distinctive Quality of Service (QoS) the switching fabric will provide when forwarding the packet through the fabric.  <a href="#aabfa56f177d9b398b4862505443086c6"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#acaba5f942b5165158678153e0fef4e35">dst_modid_mgid</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When MCST=0, this field indicates the destination XGS module to which the packet will be delivered.  <a href="#aa327b628d073063118a6f07989eec319"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a2795ef37406a3d1a892381dac7740d11">dst_pid_mgid</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When MCST=0, this field indicates a port associated with the module indicated by the DST_MODID, through which the packet will exit the system.  <a href="#af47ae3c283e1aca458e758a7af8a46c4"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#afd39c639cb307555e30cac135a31ce14">s</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig2__header__t.html#ace106072fe1a792dcc2147004d8a5247">dw0</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#afa630f5e0882da939f52c566030aa89e">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a092f6b12e9683e88e7b4e341bed08f6a">src_modid</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source Module ID indicates the source XGS module from which the packet is originated.  <a href="#a0a8232767b03b7f4497e3530e1b91742"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#aa4d6b21f01ed5a52219b544b9252a4c9">src_pid</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source Port ID indicates a port associated with the module indicated by the SRC_MODID, through which the packet has entered the system.  <a href="#a3f8f8a6d5dccff25048fbfaac89fb5a9"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#abeed26c14f5556397d1601b7b7e76985">lbid</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load Balancing ID indicates a packet flow hashing index computed by the ingress XGS module for statistical distribution of packet flows through a multipath fabric.  <a href="#af6e16df62c8bd327c80db21759870b73"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a4647ce4c300d440ea9bdb6ccb2c64dfd">dp</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drop Precedence indicates the traffic rate violation status of the packet measured by the ingress module.  <a href="#a2ae4795fa83e66a0f1421622430e59eb"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ac7c8b2ee4352258777cf4f39a24f90f3">reserved_3_5</a>:3</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a42918e68d8e9f624479667562bd1eded">ppd_type</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packet Processing Descriptor Type</p>
<ul>
<li>000: PPD Overlay1</li>
<li>001: PPD Overlay2</li>
<li>010~111: Reserved. </li>
</ul>
 <a href="#af9453eb95fe5b2b520e9563bb53bcc96"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#af710ee1d8f01f0c3894e351249229576">s</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig2__header__t.html#a4e5870156fdff3979265cf549221c140">dw1</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#afa630f5e0882da939f52c566030aa89e">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#aeabc72adc3c229e667d39348d367414e">dst_t</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Destination Trunk: Indicates that the destination port is a member of a trunk group.  <a href="#a4f8f0ca3fb483c04f6e9ba94df731945"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ae9592c79b7f556eeb7e0b67fbf295dcb">dst_tgid</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Destination Trunk Group ID: Trunk group ID of the destination port.  <a href="#ac4b0d048471c5fb9f55ece6ef805382e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a657bdd63c8f6c8cbc94e95d24fd66ffd">ingress_tagged</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ingress Tagged: Indicates whether the packet was tagged when it originally ingressed the system.  <a href="#a24ef65a445746864495045c6709c356d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a5846f1ed9df99d7c423a40ece0153814">mirror_only</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only needs to be mirrored.  <a href="#aaa0b524b77de3ed249bef28618b4d0ce"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a66b390ff15981f135856faaaf6ccc45d">mirror_done</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and may still need to be switched.  <a href="#a2481399718ac45e8bf000433869083c3"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a208ac915fdf046d7ee257d85926d2854">mirror</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirror: XGS3 mode: a mirror copy packet.  <a href="#ae28e7fc3defb001c882260aa15764d80"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ac2f74bd263acf7d72f680276febf0591">reserved_22_23</a>:2</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a8e82dc5fe845394867e1ca275585fa28">l3</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L3: Indicates that the packet is L3 switched.  <a href="#a9a4e88bcdf8b0f009825718e95dc272c"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a66422c12df5696cba922463ebe8ac846">label_present</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Label Present: Indicates that header contains a 20-bit VC label: HiGig+ added field.  <a href="#a4003e781977c223f10e2a0464747f434"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a98420a3d9fe24331842956dcc2354211">vc_label</a>:20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refer to the HiGig+ Architecture Specification.  <a href="#abc513eaa8f2e8c588bddb3eeb45e8db8"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a2eefe5dbffa27283fc7a0d2d91480595">o1</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a61c926374625670896c4e2d6de252bef">classification</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Classification tag information from the HiGig device FFP.  <a href="#aa90125ed3ff75704791123cdbc3bf24e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a6baa5bc6091ce1368400f93685d6d5cf">reserved_0_15</a>:16</td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a8bdb4a4a98266297c41a865ad9f4e826">o2</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig2__header__t.html#a7ac74d24902d44a6a1d009b5833fb26c">dw2</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#afa630f5e0882da939f52c566030aa89e">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a4b7779684715d34dff586a3734fae5f6">vid</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VLAN tag information.  <a href="#abc648b1d77bd9fd690efdf2a52c9c534"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ae1e4a7632e93518aea06eda8599195d5">pfm</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered multicast (unknown L2 multicast and IPMC) packets.  <a href="#a80df13179339d0a98dd6980e938200f8"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a3ed2150dd6b6ded0b4872b5e796dbed6">src_t</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If the MSB of this field is set, then it indicates the LAG the packet ingressed on, else it represents the physical port the packet ingressed on.  <a href="#a2ef3e2f914cdee9a8c836fe16c39d088"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ad08fabde7240216452e449146017d08b">reserved_11_12</a>:2</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a9ff2f49213c638dbd195176e9b2c5627">opcode</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XGS HiGig op-code, indicating the type of packet 000 = Control frames used for CPU to CPU communications 001 = Unicast packet with destination resolved; The packet can be either Layer 2 unicast packet or L3 unicast packet that was routed in the ingress chip.  <a href="#a61d8e2806abace7bed7cf99e4c4ebc71"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a34fc709df0e6c012a9683ffa09417d09">hdr_ext_len</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This field is valid only if the HGI field is a b'10' and it indicates the extension to the standard 12-bytes of XGS HiGig header.  <a href="#a60a8ff4ffdd44dc27a527614154acfb2"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#ab131a35326fce2506360abdaeacc5120">reserved_0_4</a>:5</td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig2__header__t.html#a0acc8dba0b4cb5779c405bb9f6f2fb9e">s</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig2__header__t.html#aade0a9bb724f7ed982487faa7c6e9ef2">dw3</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a61c926374625670896c4e2d6de252bef"></a><!-- doxytag: member="cvmx_higig2_header_t::classification" ref="a61c926374625670896c4e2d6de252bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a61c926374625670896c4e2d6de252bef">cvmx_higig2_header_t::classification</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Classification tag information from the HiGig device FFP. </p>

</div>
</div>
<a class="anchor" id="a4647ce4c300d440ea9bdb6ccb2c64dfd"></a><!-- doxytag: member="cvmx_higig2_header_t::dp" ref="a4647ce4c300d440ea9bdb6ccb2c64dfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a4647ce4c300d440ea9bdb6ccb2c64dfd">cvmx_higig2_header_t::dp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Drop Precedence indicates the traffic rate violation status of the packet measured by the ingress module. </p>
<ul>
<li>00: GREEN</li>
<li>01: RED</li>
<li>10: Reserved</li>
<li>11: Yellow </li>
</ul>

</div>
</div>
<a class="anchor" id="acaba5f942b5165158678153e0fef4e35"></a><!-- doxytag: member="cvmx_higig2_header_t::dst_modid_mgid" ref="acaba5f942b5165158678153e0fef4e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#acaba5f942b5165158678153e0fef4e35">cvmx_higig2_header_t::dst_modid_mgid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When MCST=0, this field indicates the destination XGS module to which the packet will be delivered. </p>
<p>When MCST=1, this field indicates higher order bits of the Multicast Group ID. </p>

</div>
</div>
<a class="anchor" id="a2795ef37406a3d1a892381dac7740d11"></a><!-- doxytag: member="cvmx_higig2_header_t::dst_pid_mgid" ref="a2795ef37406a3d1a892381dac7740d11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a2795ef37406a3d1a892381dac7740d11">cvmx_higig2_header_t::dst_pid_mgid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When MCST=0, this field indicates a port associated with the module indicated by the DST_MODID, through which the packet will exit the system. </p>
<p>When MCST=1, this field indicates lower order bits of the Multicast Group ID </p>

</div>
</div>
<a class="anchor" id="aeabc72adc3c229e667d39348d367414e"></a><!-- doxytag: member="cvmx_higig2_header_t::dst_t" ref="aeabc72adc3c229e667d39348d367414e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#aeabc72adc3c229e667d39348d367414e">cvmx_higig2_header_t::dst_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Destination Trunk: Indicates that the destination port is a member of a trunk group. </p>

</div>
</div>
<a class="anchor" id="ae9592c79b7f556eeb7e0b67fbf295dcb"></a><!-- doxytag: member="cvmx_higig2_header_t::dst_tgid" ref="ae9592c79b7f556eeb7e0b67fbf295dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ae9592c79b7f556eeb7e0b67fbf295dcb">cvmx_higig2_header_t::dst_tgid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Destination Trunk Group ID: Trunk group ID of the destination port. </p>
<p>The DO_NOT_LEARN bit is overlaid on the second bit of this field. </p>

</div>
</div>
<a class="anchor" id="ace106072fe1a792dcc2147004d8a5247"></a><!-- doxytag: member="cvmx_higig2_header_t::dw0" ref="ace106072fe1a792dcc2147004d8a5247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig2__header__t.html#ace106072fe1a792dcc2147004d8a5247">cvmx_higig2_header_t::dw0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e5870156fdff3979265cf549221c140"></a><!-- doxytag: member="cvmx_higig2_header_t::dw1" ref="a4e5870156fdff3979265cf549221c140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig2__header__t.html#a4e5870156fdff3979265cf549221c140">cvmx_higig2_header_t::dw1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ac74d24902d44a6a1d009b5833fb26c"></a><!-- doxytag: member="cvmx_higig2_header_t::dw2" ref="a7ac74d24902d44a6a1d009b5833fb26c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig2__header__t.html#a7ac74d24902d44a6a1d009b5833fb26c">cvmx_higig2_header_t::dw2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aade0a9bb724f7ed982487faa7c6e9ef2"></a><!-- doxytag: member="cvmx_higig2_header_t::dw3" ref="aade0a9bb724f7ed982487faa7c6e9ef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig2__header__t.html#aade0a9bb724f7ed982487faa7c6e9ef2">cvmx_higig2_header_t::dw3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fc709df0e6c012a9683ffa09417d09"></a><!-- doxytag: member="cvmx_higig2_header_t::hdr_ext_len" ref="a34fc709df0e6c012a9683ffa09417d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a34fc709df0e6c012a9683ffa09417d09">cvmx_higig2_header_t::hdr_ext_len</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This field is valid only if the HGI field is a b'10' and it indicates the extension to the standard 12-bytes of XGS HiGig header. </p>
<p>Each unit represents 4 bytes, giving a total of 16 additional extension bytes. Value of b'101', b'110' and b'111' are reserved. For HGI field value of b'01' this field should be b'01'. For all other values of HGI it is don't care. </p>

</div>
</div>
<a class="anchor" id="a657bdd63c8f6c8cbc94e95d24fd66ffd"></a><!-- doxytag: member="cvmx_higig2_header_t::ingress_tagged" ref="a657bdd63c8f6c8cbc94e95d24fd66ffd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a657bdd63c8f6c8cbc94e95d24fd66ffd">cvmx_higig2_header_t::ingress_tagged</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ingress Tagged: Indicates whether the packet was tagged when it originally ingressed the system. </p>

</div>
</div>
<a class="anchor" id="a7662fccab577749ad1a8ba274e3ad65e"></a><!-- doxytag: member="cvmx_higig2_header_t::k_sop" ref="a7662fccab577749ad1a8ba274e3ad65e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a7662fccab577749ad1a8ba274e3ad65e">cvmx_higig2_header_t::k_sop</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The delimiter indicating the start of a packet transmission. </p>

</div>
</div>
<a class="anchor" id="a8e82dc5fe845394867e1ca275585fa28"></a><!-- doxytag: member="cvmx_higig2_header_t::l3" ref="a8e82dc5fe845394867e1ca275585fa28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a8e82dc5fe845394867e1ca275585fa28">cvmx_higig2_header_t::l3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>L3: Indicates that the packet is L3 switched. </p>

</div>
</div>
<a class="anchor" id="a66422c12df5696cba922463ebe8ac846"></a><!-- doxytag: member="cvmx_higig2_header_t::label_present" ref="a66422c12df5696cba922463ebe8ac846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a66422c12df5696cba922463ebe8ac846">cvmx_higig2_header_t::label_present</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Label Present: Indicates that header contains a 20-bit VC label: HiGig+ added field. </p>

</div>
</div>
<a class="anchor" id="abeed26c14f5556397d1601b7b7e76985"></a><!-- doxytag: member="cvmx_higig2_header_t::lbid" ref="abeed26c14f5556397d1601b7b7e76985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#abeed26c14f5556397d1601b7b7e76985">cvmx_higig2_header_t::lbid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Load Balancing ID indicates a packet flow hashing index computed by the ingress XGS module for statistical distribution of packet flows through a multipath fabric. </p>

</div>
</div>
<a class="anchor" id="a01bca34671654523d872ba79559c985c"></a><!-- doxytag: member="cvmx_higig2_header_t::mcst" ref="a01bca34671654523d872ba79559c985c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a01bca34671654523d872ba79559c985c">cvmx_higig2_header_t::mcst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MCST indicates whether the packet should be unicast or multicast forwarded through the XGS switching fabric</p>
<ul>
<li>0: Unicast</li>
<li>1: Mulitcast. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a208ac915fdf046d7ee257d85926d2854"></a><!-- doxytag: member="cvmx_higig2_header_t::mirror" ref="a208ac915fdf046d7ee257d85926d2854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a208ac915fdf046d7ee257d85926d2854">cvmx_higig2_header_t::mirror</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirror: XGS3 mode: a mirror copy packet. </p>
<p>XGS1/2 mode: Indicates that the packet was switched and only needs to be mirrored. </p>

</div>
</div>
<a class="anchor" id="a66b390ff15981f135856faaaf6ccc45d"></a><!-- doxytag: member="cvmx_higig2_header_t::mirror_done" ref="a66b390ff15981f135856faaaf6ccc45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a66b390ff15981f135856faaaf6ccc45d">cvmx_higig2_header_t::mirror_done</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and may still need to be switched. </p>

</div>
</div>
<a class="anchor" id="a5846f1ed9df99d7c423a40ece0153814"></a><!-- doxytag: member="cvmx_higig2_header_t::mirror_only" ref="a5846f1ed9df99d7c423a40ece0153814" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a5846f1ed9df99d7c423a40ece0153814">cvmx_higig2_header_t::mirror_only</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only needs to be mirrored. </p>

</div>
</div>
<a class="anchor" id="a2eefe5dbffa27283fc7a0d2d91480595"></a><!-- doxytag: member="cvmx_higig2_header_t::o1" ref="a2eefe5dbffa27283fc7a0d2d91480595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig2__header__t.html#a2eefe5dbffa27283fc7a0d2d91480595">cvmx_higig2_header_t::o1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bdb4a4a98266297c41a865ad9f4e826"></a><!-- doxytag: member="cvmx_higig2_header_t::o2" ref="a8bdb4a4a98266297c41a865ad9f4e826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig2__header__t.html#a8bdb4a4a98266297c41a865ad9f4e826">cvmx_higig2_header_t::o2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ff2f49213c638dbd195176e9b2c5627"></a><!-- doxytag: member="cvmx_higig2_header_t::opcode" ref="a9ff2f49213c638dbd195176e9b2c5627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a9ff2f49213c638dbd195176e9b2c5627">cvmx_higig2_header_t::opcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XGS HiGig op-code, indicating the type of packet 000 = Control frames used for CPU to CPU communications 001 = Unicast packet with destination resolved; The packet can be either Layer 2 unicast packet or L3 unicast packet that was routed in the ingress chip. </p>
<p>010 = Broadcast or unknown Unicast packet or unknown multicast, destined to all members of the VLAN 011 = L2 Multicast packet, destined to all ports of the group indicated in the L2MC_INDEX which is overlayed on DST_PORT/DST_MODID fields 100 = IP Multicast packet, destined to all ports of the group indicated in the IPMC_INDEX which is overlayed on DST_PORT/DST_MODID fields 101 = Reserved 110 = Reserved 111 = Reserved </p>

</div>
</div>
<a class="anchor" id="ae1e4a7632e93518aea06eda8599195d5"></a><!-- doxytag: member="cvmx_higig2_header_t::pfm" ref="ae1e4a7632e93518aea06eda8599195d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ae1e4a7632e93518aea06eda8599195d5">cvmx_higig2_header_t::pfm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered multicast (unknown L2 multicast and IPMC) packets. </p>
<p>This field is used when OPCODE is 011 or 100 Semantics of PFM bits are as follows; For registered L2 multicast packets: PFM= 0 ­ Flood to VLAN PFM= 1 or 2 ­ Send to group members in the L2MC table For unregistered L2 multicast packets: PFM= 0 or 1 ­ Flood to VLAN PFM= 2 ­ Drop the packet </p>

</div>
</div>
<a class="anchor" id="a42918e68d8e9f624479667562bd1eded"></a><!-- doxytag: member="cvmx_higig2_header_t::ppd_type" ref="a42918e68d8e9f624479667562bd1eded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a42918e68d8e9f624479667562bd1eded">cvmx_higig2_header_t::ppd_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet Processing Descriptor Type</p>
<ul>
<li>000: PPD Overlay1</li>
<li>001: PPD Overlay2</li>
<li>010~111: Reserved. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a6baa5bc6091ce1368400f93685d6d5cf"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_0_15" ref="a6baa5bc6091ce1368400f93685d6d5cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a6baa5bc6091ce1368400f93685d6d5cf">cvmx_higig2_header_t::reserved_0_15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab131a35326fce2506360abdaeacc5120"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_0_4" ref="ab131a35326fce2506360abdaeacc5120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ab131a35326fce2506360abdaeacc5120">cvmx_higig2_header_t::reserved_0_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad08fabde7240216452e449146017d08b"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_11_12" ref="ad08fabde7240216452e449146017d08b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ad08fabde7240216452e449146017d08b">cvmx_higig2_header_t::reserved_11_12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a249e5c37111d11fec5a8a473b78923e7"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_21_23" ref="a249e5c37111d11fec5a8a473b78923e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a249e5c37111d11fec5a8a473b78923e7">cvmx_higig2_header_t::reserved_21_23</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2f74bd263acf7d72f680276febf0591"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_22_23" ref="ac2f74bd263acf7d72f680276febf0591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ac2f74bd263acf7d72f680276febf0591">cvmx_higig2_header_t::reserved_22_23</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7c8b2ee4352258777cf4f39a24f90f3"></a><!-- doxytag: member="cvmx_higig2_header_t::reserved_3_5" ref="ac7c8b2ee4352258777cf4f39a24f90f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#ac7c8b2ee4352258777cf4f39a24f90f3">cvmx_higig2_header_t::reserved_3_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0acc8dba0b4cb5779c405bb9f6f2fb9e"></a><!-- doxytag: member="cvmx_higig2_header_t::s" ref="a0acc8dba0b4cb5779c405bb9f6f2fb9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig2__header__t.html#afd39c639cb307555e30cac135a31ce14">cvmx_higig2_header_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af710ee1d8f01f0c3894e351249229576"></a><!-- doxytag: member="cvmx_higig2_header_t::s" ref="af710ee1d8f01f0c3894e351249229576" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig2__header__t.html#afd39c639cb307555e30cac135a31ce14">cvmx_higig2_header_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd39c639cb307555e30cac135a31ce14"></a><!-- doxytag: member="cvmx_higig2_header_t::s" ref="afd39c639cb307555e30cac135a31ce14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig2__header__t.html#afd39c639cb307555e30cac135a31ce14">cvmx_higig2_header_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a092f6b12e9683e88e7b4e341bed08f6a"></a><!-- doxytag: member="cvmx_higig2_header_t::src_modid" ref="a092f6b12e9683e88e7b4e341bed08f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a092f6b12e9683e88e7b4e341bed08f6a">cvmx_higig2_header_t::src_modid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Source Module ID indicates the source XGS module from which the packet is originated. </p>
<p>(It can also be used for the fabric multicast load balancing purpose.) </p>

</div>
</div>
<a class="anchor" id="aa4d6b21f01ed5a52219b544b9252a4c9"></a><!-- doxytag: member="cvmx_higig2_header_t::src_pid" ref="aa4d6b21f01ed5a52219b544b9252a4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#aa4d6b21f01ed5a52219b544b9252a4c9">cvmx_higig2_header_t::src_pid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Source Port ID indicates a port associated with the module indicated by the SRC_MODID, through which the packet has entered the system. </p>

</div>
</div>
<a class="anchor" id="a3ed2150dd6b6ded0b4872b5e796dbed6"></a><!-- doxytag: member="cvmx_higig2_header_t::src_t" ref="a3ed2150dd6b6ded0b4872b5e796dbed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a3ed2150dd6b6ded0b4872b5e796dbed6">cvmx_higig2_header_t::src_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the MSB of this field is set, then it indicates the LAG the packet ingressed on, else it represents the physical port the packet ingressed on. </p>

</div>
</div>
<a class="anchor" id="a1043aa5a2f45a28a7fd3d3763c6bab7d"></a><!-- doxytag: member="cvmx_higig2_header_t::tc" ref="a1043aa5a2f45a28a7fd3d3763c6bab7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a1043aa5a2f45a28a7fd3d3763c6bab7d">cvmx_higig2_header_t::tc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Traffic Class [3:0] indicates the distinctive Quality of Service (QoS) the switching fabric will provide when forwarding the packet through the fabric. </p>

</div>
</div>
<a class="anchor" id="afa630f5e0882da939f52c566030aa89e"></a><!-- doxytag: member="cvmx_higig2_header_t::u32" ref="afa630f5e0882da939f52c566030aa89e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#afa630f5e0882da939f52c566030aa89e">cvmx_higig2_header_t::u32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a98420a3d9fe24331842956dcc2354211"></a><!-- doxytag: member="cvmx_higig2_header_t::vc_label" ref="a98420a3d9fe24331842956dcc2354211" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a98420a3d9fe24331842956dcc2354211">cvmx_higig2_header_t::vc_label</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Refer to the HiGig+ Architecture Specification. </p>

</div>
</div>
<a class="anchor" id="a4b7779684715d34dff586a3734fae5f6"></a><!-- doxytag: member="cvmx_higig2_header_t::vid" ref="a4b7779684715d34dff586a3734fae5f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig2__header__t.html#a4b7779684715d34dff586a3734fae5f6">cvmx_higig2_header_t::vid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VLAN tag information. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-higig_8h_source.html">cvmx-higig.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
