
---------- Begin Simulation Statistics ----------
simSeconds                                  25.997928                       # Number of seconds simulated (Second)
simTicks                                 25997927868086                       # Number of ticks simulated (Tick)
finalTick                                25997927868086                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 130940.42                       # Real time elapsed on the host (Second)
hostTickRate                                198547759                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   26990796                       # Number of bytes of host memory used (Byte)
simInsts                                  53065365297                       # Number of instructions simulated (Count)
simOps                                    88274917312                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   405263                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     674161                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                      83060472423                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.565248                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.638876                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                     88445942563                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1363                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                    88394716020                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  85240                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            171026608                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         228180829                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 568                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         82918521126                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.066043                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.749424                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               52098668799     62.83%     62.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                9068306249     10.94%     73.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                6353017751      7.66%     81.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                5162059020      6.23%     87.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                4368362412      5.27%     92.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                2836393015      3.42%     96.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                1927534650      2.32%     98.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                 919859254      1.11%     99.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                 184319976      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           82918521126                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                24633343      4.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     5      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    256      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     84      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    30      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   56      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      4.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              433172841     70.31%     74.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite             150468577     24.42%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           7799327      1.27%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            46319      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      5774152      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu   51669976953     58.45%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult    293561536      0.33%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          5079      0.00%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd   1749019971      1.98%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          684      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2569      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu    585264619      0.66%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           23      0.00%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         7555      0.00%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc    583624847      0.66%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2591      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd    291297571      0.33%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt    873242682      0.99%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1135672      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult    290173537      0.33%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead  18049527220     20.42%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite  11294472286     12.78%     96.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead   2080619546      2.35%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    627006927      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total    88394716020                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.064221                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           616120840                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006970                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads             246153503465                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites             81529320053                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses     81302670342                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads               14170655781                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               7090202552                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses       7080796417                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                 81915814692                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                   7089248016                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   9072748                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           56588                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       141951297                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads    20143434759                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores   11928250715                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads   9874955478                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores   2884064898                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1619      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return    2672427824     40.51%     40.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect   2672154584     40.50%     81.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        20265      0.00%     81.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond   1241004348     18.81%     99.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      8842790      0.13%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2685169      0.04%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total     6597136599                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1401      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      8015674     41.17%     41.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      7754998     39.83%     81.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         7697      0.04%     81.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3173297     16.30%     97.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       498491      2.56%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        18435      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      19469993                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          436      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         6146      0.43%      0.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        38959      2.74%      3.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          300      0.02%      3.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1370418     96.37%     99.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         4975      0.35%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          737      0.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1421971                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          218      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return   2664412150     40.51%     40.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect   2664399586     40.51%     81.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        12568      0.00%     81.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond   1237831050     18.82%     99.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      8344299      0.13%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      2666734      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total   6577666605                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          218      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         5931      0.43%      0.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        24298      1.78%      2.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          265      0.02%      2.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1332402     97.45%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         3473      0.25%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          673      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1367260                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     43910280      0.67%      0.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB   3878099044     58.78%     59.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS   2672427820     40.51%     99.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      2699455      0.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total   6597136599                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       152107     10.70%     10.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1262637     88.86%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         6146      0.43%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           93      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1420983                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted        1241005967                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken   1197181282                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1421971                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          53095                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       167694                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1254277                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups           6597136599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               160075                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits              3888842567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589474                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           55176                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         2705434                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            2699455                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5979                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1619      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return   2672427824     40.51%     40.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect   2672154584     40.50%     81.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        20265      0.00%     81.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond   1241004348     18.81%     99.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      8842790      0.13%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2685169      0.04%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total   6597136599                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          286      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return   2672425835     98.68%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        45762      0.00%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        20261      0.00%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     33111563      1.22%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         5156      0.00%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2685169      0.10%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total    2708294032                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        38959     24.34%     24.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       116141     72.55%     96.89% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         4975      3.11%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       160075                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        38959     24.34%     24.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       116141     72.55%     96.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         4975      3.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       160075                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      2705434                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      2699455                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         5979                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1037                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      2706471                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes           2680190523                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops             2680190519                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes           15778369                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used             2664412150                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct          2664406219                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              5931                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       170382940                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             795                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1372803                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  82894978829                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.064901                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.379618                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     62262490291     75.11%     75.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      6678074551      8.06%     83.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2      1766296581      2.13%     85.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3      2441895282      2.95%     88.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4       488163538      0.59%     88.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       858140435      1.04%     89.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6       693207717      0.84%     90.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7      1317722348      1.59%     92.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8      6388988086      7.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  82894978829                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         374                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls            2664412154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5732672      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu  51592595092     58.45%     58.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult    293527478      0.33%     58.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         4470      0.00%     58.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd   1747629908      1.98%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1920      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu    584795808      0.66%     61.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         5454      0.00%     61.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc    583311197      0.66%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1268      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd    291267840      0.33%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt    872680804      0.99%     63.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1123584      0.00%     63.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult    290142720      0.33%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead  18025604728     20.42%     84.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite  11280752967     12.78%     96.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead   2078899557      2.36%     99.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    626839417      0.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total  88274917312                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples    6388988086                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts          53065365297                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps            88274917312                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP    53065365297                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP      88274917312                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.565248                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.638876                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs        32012096669                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts         7076702792                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts       84463831652                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts      20104504285                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts     11907592384                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5732672      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu  51592595092     58.45%     58.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult    293527478      0.33%     58.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         4470      0.00%     58.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd   1747629908      1.98%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1920      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu    584795808      0.66%     61.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     61.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         5454      0.00%     61.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc    583311197      0.66%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1268      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd    291267840      0.33%     62.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt    872680804      0.99%     63.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1123584      0.00%     63.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult    290142720      0.33%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead  18025604728     20.42%     84.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite  11280752967     12.78%     96.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead   2078899557      2.36%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite    626839417      0.71%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total  88274917312                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl   6577666605                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl   3910574935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl   2667091452                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl   1237831050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl   5339835337                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall   2664412154                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn   2664412150                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data    18405887490                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total       18405887490                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data   18405887490                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total      18405887490                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    418178618                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       418178618                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    418178618                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      418178618                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 18175711741953                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 18175711741953                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 18175711741953                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 18175711741953                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data  18824066108                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total   18824066108                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data  18824066108                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total  18824066108                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.022215                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.022215                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.022215                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.022215                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43463.991126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43463.991126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43463.991126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43463.991126                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     17932318                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         8637                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        25630                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     699.661256                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets  2159.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    268277197                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         268277197                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2345418                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2345418                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2345418                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2345418                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    415833200                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    415833200                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    415833200                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    415833200                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 17812536278831                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 17812536278831                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 17812536278831                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 17812536278831                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 42835.772321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 42835.772321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 42835.772321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 42835.772321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              415832686                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      2627948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      2627948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          187                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          187                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.016043                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.016043                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 875982.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 875982.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      4876227                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      4876227                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.005348                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.005348                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      4876227                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      4876227                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          187                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          187                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          187                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          187                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data   6509041611                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      6509041611                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    407432245                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     407432245                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 16162402928780                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 16162402928780                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   6916473856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   6916473856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.058908                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.058908                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39668.934227                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39668.934227                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2332280                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2332280                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    405099965                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    405099965                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 15806904190046                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 15806904190046                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.058570                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.058570                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 39019.761925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 39019.761925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data  11896845879                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total    11896845879                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     10746373                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     10746373                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 2013308813173                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 2013308813173                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data  11907592252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total  11907592252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000902                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000902                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 187347.751020                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 187347.751020                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        13138                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        13138                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     10733235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     10733235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 2005632088785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 2005632088785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000901                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000901                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 186861.844429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 186861.844429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.994698                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs          18821721062                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          415833198                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              45.262671                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1519302                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.994698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          414                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        38063966162                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       38063966162                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles               4139318196                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           66795897968                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                6314825779                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles            5665066853                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3412330                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved           3876123533                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 53433                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts            88484173905                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                199933                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts         88385643272                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches       6587681717                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts     20128258677                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts    11919284940                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.064112                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     8895807045                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites   16948737234                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads     5875324153                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites    5581894407                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads  103130077831                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites  63027466986                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs       32047543617                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads  43450229568                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches         6553226319                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   74236077778                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 6929398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         40064                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                8629206878                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                858168                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        82918521126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.067725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.441842                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              66428149811     80.11%     80.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1               1272133493      1.53%     81.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2               2046738510      2.47%     84.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3               2056697217      2.48%     86.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4               1723125435      2.08%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5               1163331458      1.40%     90.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                382053942      0.46%     90.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                773325223      0.93%     91.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8               7072966037      8.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          82918521126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts           53225746548                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.640807                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches         6597136599                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.079426                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   8678934960                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     8627613568                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        8627613568                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    8627613568                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       8627613568                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      1593309                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1593309                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      1593309                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1593309                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  70198151368                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  70198151368                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  70198151368                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  70198151368                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   8629206877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    8629206877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   8629206877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   8629206877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000185                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000185                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000185                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000185                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44058.090030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44058.090030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44058.090030                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44058.090030                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        28544                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           94                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     303.659574                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      1566367                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           1566367                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst        26426                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         26426                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        26426                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        26426                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      1566883                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1566883                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      1566883                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1566883                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  61824265493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  61824265493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  61824265493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  61824265493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000182                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000182                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 39456.848720                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 39456.848720                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 39456.848720                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 39456.848720                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1566367                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   8627613568                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      8627613568                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      1593309                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1593309                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  70198151368                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  70198151368                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   8629206877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   8629206877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44058.090030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44058.090030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        26426                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        26426                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      1566883                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1566883                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  61824265493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  61824265493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 39456.848720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 39456.848720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.992394                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           8629180451                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1566883                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            5507.227056                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.992394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        17259980637                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       17259980637                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3412330                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4377529466                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               2163684913                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts            88445943926                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                30072                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts              20143434759                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts             11928250715                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   625                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                 226944239                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1875364137                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents        2581325                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1269865                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       179060                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1448925                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit              88384272601                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount             88383466759                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst               58293366744                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst               85106864769                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.064086                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.684943                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                 13211619795                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                38930474                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               386284                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation             2581325                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               20658331                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                31246                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  19338                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples        20104504285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.904715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           324.626727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9            19697682970     97.98%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               279335      0.00%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            368192771      1.83%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                49150      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2407      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11812      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7151      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  710      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                54583      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  832      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1699      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                161      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                990      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                421      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                898      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                998      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1752      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                484      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1236      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                584      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                523      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                895      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                475      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                969      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                462      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                869      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                261      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                141      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                334      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                292      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         38208120      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          1573403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total          20104504285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses             20128177350                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses             11919285001                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  32077198                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    578309                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              8629210162                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                     44785                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3412330                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               6329743267                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles             12410847434                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          70305                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                9515119246                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles           54659328544                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts            88467158071                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3513235                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents             8186266186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents            36806833133                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             8889657708                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands        110191597327                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                255640082643                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups             103245209806                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                5878964202                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps          109942870137                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                248727181                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     292                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 282                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts               34870830960                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                     164950424155                       # The number of ROB reads (Count)
system.cpu.rob.writes                    176914216444                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts              53065365297                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                88274917312                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 16760                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                1529267                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              373234550                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 374763817                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               1529267                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             373234550                       # number of overall hits (Count)
system.l2.overallHits::total                374763817                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                37612                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             42598648                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                42636260                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               37612                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            42598648                       # number of overall misses (Count)
system.l2.overallMisses::total               42636260                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     50297754726                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    14968452969537                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       15018750724263                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    50297754726                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   14968452969537                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      15018750724263                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            1566879                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          415833198                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             417400077                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           1566879                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         415833198                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            417400077                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.024004                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.102442                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.102147                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.024004                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.102442                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.102147                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1337279.451398                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 351383.287318                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    352253.005406                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1337279.451398                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 351383.287318                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   352253.005406                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              5815937                       # number of writebacks (Count)
system.l2.writebacks::total                   5815937                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            37612                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         42598648                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            42636260                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           37612                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        42598648                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           42636260                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  50056440204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 14695099790825                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   14745156231029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  50056440204                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 14695099790825                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  14745156231029                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.024004                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.102442                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.102147                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.024004                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.102442                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.102147                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1330863.559609                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 344966.342378                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 345836.061395                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1330863.559609                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 344966.342378                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 345836.061395                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       42658742                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1195                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1195                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst         1529267                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            1529267                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         37612                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            37612                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  50297754726                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  50297754726                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      1566879                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        1566879                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.024004                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.024004                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1337279.451398                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1337279.451398                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        37612                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        37612                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  50056440204                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  50056440204                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.024004                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.024004                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1330863.559609                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1330863.559609                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            6230868                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               6230868                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          4502370                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             4502370                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 1954403353523                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   1954403353523                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       10733238                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          10733238                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.419479                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.419479                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 434083.239166                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 434083.239166                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      4502370                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         4502370                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 1925517538602                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 1925517538602                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.419479                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.419479                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 427667.548114                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 427667.548114                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      367003682                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         367003682                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     38096278                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        38096278                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 13014049616014                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 13014049616014                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    405099960                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     405099960                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.094042                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.094042                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 341609.477336                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 341609.477336                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     38096278                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     38096278                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 12769582252223                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 12769582252223                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.094042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.094042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 335192.384207                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 335192.384207                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks      1566360                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          1566360                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      1566360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      1566360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks    268277197                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total        268277197                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks    268277197                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total    268277197                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32760.579649                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    834796716                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   42691510                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      19.554162                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      25.750727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        15.807605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32719.021311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.998505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  199                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1031                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                21725                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 9793                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 6721074798                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                6721074798                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst          2407168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       2726313472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          2728720640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst      2407168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total         2407168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks    372219968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total        372219968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst             37612                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          42598648                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             42636260                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks        5815937                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             5815937                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst               92591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           104866568                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              104959159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           92591                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              92591                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         14317294                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              14317294                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         14317294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              92591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          104866568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             119276452                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            38133890                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5815937                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          36787362                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            4502370                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           4502370                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       38133890                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    127875819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    127875819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               127875819                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   3100940608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   3100940608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               3100940608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           42636260                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 42636260    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             42636260                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        345459111456                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       560705988507                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       85239559                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     42603306                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          406666843                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    274093134                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      1566367                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict        184398294                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          10733238                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         10733238                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        1566883                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     405099960                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4700129                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1247499088                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total             1252199217                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    200527744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  43783065280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             43983593024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        42658746                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 372220224                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         460058826                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000133                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011518                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               459997792     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   61031      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       3      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           460058826                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 25997927868086                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       430214200945                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1471306569                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      390467397885                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     834799137                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    417399061                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         2426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           58601                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        58598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
