# SPI-verification-env

RTL design of a Master-Slave SPI protocol using Verilog. Building a verification environment of the RTL- using SystemVerilog.   
