.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* TP */
.set TP__0__MASK, 0x10
.set TP__0__PC, CYREG_PRT6_PC4
.set TP__0__PORT, 6
.set TP__0__SHIFT, 4
.set TP__1__MASK, 0x20
.set TP__1__PC, CYREG_PRT6_PC5
.set TP__1__PORT, 6
.set TP__1__SHIFT, 5
.set TP__2__MASK, 0x40
.set TP__2__PC, CYREG_PRT6_PC6
.set TP__2__PORT, 6
.set TP__2__SHIFT, 6
.set TP__3__MASK, 0x80
.set TP__3__PC, CYREG_PRT6_PC7
.set TP__3__PORT, 6
.set TP__3__SHIFT, 7
.set TP__AG, CYREG_PRT6_AG
.set TP__AMUX, CYREG_PRT6_AMUX
.set TP__BIE, CYREG_PRT6_BIE
.set TP__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TP__BYP, CYREG_PRT6_BYP
.set TP__CTL, CYREG_PRT6_CTL
.set TP__DM0, CYREG_PRT6_DM0
.set TP__DM1, CYREG_PRT6_DM1
.set TP__DM2, CYREG_PRT6_DM2
.set TP__DR, CYREG_PRT6_DR
.set TP__INP_DIS, CYREG_PRT6_INP_DIS
.set TP__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TP__LCD_EN, CYREG_PRT6_LCD_EN
.set TP__MASK, 0xF0
.set TP__PORT, 6
.set TP__PRT, CYREG_PRT6_PRT
.set TP__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TP__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TP__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TP__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TP__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TP__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TP__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TP__PS, CYREG_PRT6_PS
.set TP__SHIFT, 4
.set TP__SLW, CYREG_PRT6_SLW

/* CSN */
.set CSN_Sync_ctrl_reg__0__MASK, 0x01
.set CSN_Sync_ctrl_reg__0__POS, 0
.set CSN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CSN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CSN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CSN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CSN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CSN_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CSN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CSN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CSN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CSN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CSN_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CSN_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CSN_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set CSN_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CSN_Sync_ctrl_reg__MASK, 0x01
.set CSN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CSN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CSN_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* ETH_CSN */
.set ETH_CSN__0__MASK, 0x04
.set ETH_CSN__0__PC, CYREG_PRT5_PC2
.set ETH_CSN__0__PORT, 5
.set ETH_CSN__0__SHIFT, 2
.set ETH_CSN__AG, CYREG_PRT5_AG
.set ETH_CSN__AMUX, CYREG_PRT5_AMUX
.set ETH_CSN__BIE, CYREG_PRT5_BIE
.set ETH_CSN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ETH_CSN__BYP, CYREG_PRT5_BYP
.set ETH_CSN__CTL, CYREG_PRT5_CTL
.set ETH_CSN__DM0, CYREG_PRT5_DM0
.set ETH_CSN__DM1, CYREG_PRT5_DM1
.set ETH_CSN__DM2, CYREG_PRT5_DM2
.set ETH_CSN__DR, CYREG_PRT5_DR
.set ETH_CSN__INP_DIS, CYREG_PRT5_INP_DIS
.set ETH_CSN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ETH_CSN__LCD_EN, CYREG_PRT5_LCD_EN
.set ETH_CSN__MASK, 0x04
.set ETH_CSN__PORT, 5
.set ETH_CSN__PRT, CYREG_PRT5_PRT
.set ETH_CSN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ETH_CSN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ETH_CSN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ETH_CSN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ETH_CSN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ETH_CSN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ETH_CSN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ETH_CSN__PS, CYREG_PRT5_PS
.set ETH_CSN__SHIFT, 2
.set ETH_CSN__SLW, CYREG_PRT5_SLW

/* LED */
.set LED__0__MASK, 0x10
.set LED__0__PC, CYREG_IO_PC_PRT15_PC4
.set LED__0__PORT, 15
.set LED__0__SHIFT, 4
.set LED__1__MASK, 0x20
.set LED__1__PC, CYREG_IO_PC_PRT15_PC5
.set LED__1__PORT, 15
.set LED__1__SHIFT, 5
.set LED__AG, CYREG_PRT15_AG
.set LED__AMUX, CYREG_PRT15_AMUX
.set LED__BIE, CYREG_PRT15_BIE
.set LED__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LED__BYP, CYREG_PRT15_BYP
.set LED__CTL, CYREG_PRT15_CTL
.set LED__DM0, CYREG_PRT15_DM0
.set LED__DM1, CYREG_PRT15_DM1
.set LED__DM2, CYREG_PRT15_DM2
.set LED__DR, CYREG_PRT15_DR
.set LED__INP_DIS, CYREG_PRT15_INP_DIS
.set LED__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT15_LCD_EN
.set LED__MASK, 0x30
.set LED__PORT, 15
.set LED__PRT, CYREG_PRT15_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LED__PS, CYREG_PRT15_PS
.set LED__SHIFT, 4
.set LED__SLW, CYREG_PRT15_SLW

/* SPI_BSPIM */
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_BSPIM_RxStsReg__4__POS, 4
.set SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_BSPIM_RxStsReg__5__POS, 5
.set SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_BSPIM_RxStsReg__6__POS, 6
.set SPI_BSPIM_RxStsReg__MASK, 0x70
.set SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB09_A0
.set SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB09_A1
.set SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB09_D0
.set SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB09_D1
.set SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB09_F0
.set SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB09_F1
.set SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_BSPIM_TxStsReg__0__POS, 0
.set SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_BSPIM_TxStsReg__1__POS, 1
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_BSPIM_TxStsReg__2__POS, 2
.set SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_BSPIM_TxStsReg__3__POS, 3
.set SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_BSPIM_TxStsReg__4__POS, 4
.set SPI_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPI_IntClock */
.set SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_IntClock__INDEX, 0x00
.set SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_IntClock__PM_ACT_MSK, 0x01
.set SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_IntClock__PM_STBY_MSK, 0x01

/* MISO */
.set MISO__0__MASK, 0x04
.set MISO__0__PC, CYREG_PRT1_PC2
.set MISO__0__PORT, 1
.set MISO__0__SHIFT, 2
.set MISO__AG, CYREG_PRT1_AG
.set MISO__AMUX, CYREG_PRT1_AMUX
.set MISO__BIE, CYREG_PRT1_BIE
.set MISO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO__BYP, CYREG_PRT1_BYP
.set MISO__CTL, CYREG_PRT1_CTL
.set MISO__DM0, CYREG_PRT1_DM0
.set MISO__DM1, CYREG_PRT1_DM1
.set MISO__DM2, CYREG_PRT1_DM2
.set MISO__DR, CYREG_PRT1_DR
.set MISO__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO__MASK, 0x04
.set MISO__PORT, 1
.set MISO__PRT, CYREG_PRT1_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO__PS, CYREG_PRT1_PS
.set MISO__SHIFT, 2
.set MISO__SLW, CYREG_PRT1_SLW

/* MOSI */
.set MOSI__0__MASK, 0x08
.set MOSI__0__PC, CYREG_PRT5_PC3
.set MOSI__0__PORT, 5
.set MOSI__0__SHIFT, 3
.set MOSI__AG, CYREG_PRT5_AG
.set MOSI__AMUX, CYREG_PRT5_AMUX
.set MOSI__BIE, CYREG_PRT5_BIE
.set MOSI__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MOSI__BYP, CYREG_PRT5_BYP
.set MOSI__CTL, CYREG_PRT5_CTL
.set MOSI__DM0, CYREG_PRT5_DM0
.set MOSI__DM1, CYREG_PRT5_DM1
.set MOSI__DM2, CYREG_PRT5_DM2
.set MOSI__DR, CYREG_PRT5_DR
.set MOSI__INP_DIS, CYREG_PRT5_INP_DIS
.set MOSI__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT5_LCD_EN
.set MOSI__MASK, 0x08
.set MOSI__PORT, 5
.set MOSI__PRT, CYREG_PRT5_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MOSI__PS, CYREG_PRT5_PS
.set MOSI__SHIFT, 3
.set MOSI__SLW, CYREG_PRT5_SLW

/* SCLK */
.set SCLK__0__MASK, 0x10
.set SCLK__0__PC, CYREG_PRT1_PC4
.set SCLK__0__PORT, 1
.set SCLK__0__SHIFT, 4
.set SCLK__AG, CYREG_PRT1_AG
.set SCLK__AMUX, CYREG_PRT1_AMUX
.set SCLK__BIE, CYREG_PRT1_BIE
.set SCLK__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCLK__BYP, CYREG_PRT1_BYP
.set SCLK__CTL, CYREG_PRT1_CTL
.set SCLK__DM0, CYREG_PRT1_DM0
.set SCLK__DM1, CYREG_PRT1_DM1
.set SCLK__DM2, CYREG_PRT1_DM2
.set SCLK__DR, CYREG_PRT1_DR
.set SCLK__INP_DIS, CYREG_PRT1_INP_DIS
.set SCLK__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT1_LCD_EN
.set SCLK__MASK, 0x10
.set SCLK__PORT, 1
.set SCLK__PRT, CYREG_PRT1_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCLK__PS, CYREG_PRT1_PS
.set SCLK__SHIFT, 4
.set SCLK__SLW, CYREG_PRT1_SLW

/* SWTP */
.set SWTP__0__MASK, 0x01
.set SWTP__0__PC, CYREG_PRT4_PC0
.set SWTP__0__PORT, 4
.set SWTP__0__SHIFT, 0
.set SWTP__AG, CYREG_PRT4_AG
.set SWTP__AMUX, CYREG_PRT4_AMUX
.set SWTP__BIE, CYREG_PRT4_BIE
.set SWTP__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SWTP__BYP, CYREG_PRT4_BYP
.set SWTP__CTL, CYREG_PRT4_CTL
.set SWTP__DM0, CYREG_PRT4_DM0
.set SWTP__DM1, CYREG_PRT4_DM1
.set SWTP__DM2, CYREG_PRT4_DM2
.set SWTP__DR, CYREG_PRT4_DR
.set SWTP__INP_DIS, CYREG_PRT4_INP_DIS
.set SWTP__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SWTP__LCD_EN, CYREG_PRT4_LCD_EN
.set SWTP__MASK, 0x01
.set SWTP__PORT, 4
.set SWTP__PRT, CYREG_PRT4_PRT
.set SWTP__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SWTP__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SWTP__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SWTP__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SWTP__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SWTP__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SWTP__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SWTP__PS, CYREG_PRT4_PS
.set SWTP__SHIFT, 0
.set SWTP__SLW, CYREG_PRT4_SLW

/* SDC_CSN */
.set SDC_CSN__0__MASK, 0x10
.set SDC_CSN__0__PC, CYREG_PRT12_PC4
.set SDC_CSN__0__PORT, 12
.set SDC_CSN__0__SHIFT, 4
.set SDC_CSN__AG, CYREG_PRT12_AG
.set SDC_CSN__BIE, CYREG_PRT12_BIE
.set SDC_CSN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDC_CSN__BYP, CYREG_PRT12_BYP
.set SDC_CSN__DM0, CYREG_PRT12_DM0
.set SDC_CSN__DM1, CYREG_PRT12_DM1
.set SDC_CSN__DM2, CYREG_PRT12_DM2
.set SDC_CSN__DR, CYREG_PRT12_DR
.set SDC_CSN__INP_DIS, CYREG_PRT12_INP_DIS
.set SDC_CSN__MASK, 0x10
.set SDC_CSN__PORT, 12
.set SDC_CSN__PRT, CYREG_PRT12_PRT
.set SDC_CSN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDC_CSN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDC_CSN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDC_CSN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDC_CSN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDC_CSN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDC_CSN__PS, CYREG_PRT12_PS
.set SDC_CSN__SHIFT, 4
.set SDC_CSN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDC_CSN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDC_CSN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDC_CSN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDC_CSN__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
