{"question": "What information is contained in Table 1. Features on page 2?", "answer": "Table 1. Features contains information about Subsystem, Features.", "context": "Section: 1 i.MX 93 introduction, Page: 2", "type": "table_description"}
{"question": "What is the Cortex\u00ae-A55 MPCore platform specification for the i.MX 93 processor?", "answer": "The Cortex\u00ae-A55 MPCore platform is Two Cortex\u00ae-A5 processors operating up to 1.7 GHz.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 32 KB L1 Instruction Cache.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 32 KB L1 Data Cache.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 64 KB L2 cache.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 64 KB per-core L cache.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Media Processing Engine (MPE) with Arm\u00ae Neon\u2122 technology supporting the Advanced Single Instruction Multiple Multiple Data architecture.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Floating Point Unit (FPU) with support of the Arm\u00ae VFPv4-D16 architecture.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports 64-bit Arm\u00ae v8-A architecture.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 256 KB cluster L3 cache.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Parity/ECC protection on L1 cache, L2 cache, and TLB RAMs.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the Cortex\u00ae-M33 core platform specification for the i.MX 93 processor?", "answer": "The Cortex\u00ae-M33 core platform is - Standby monitoring with Cortex\u00ae-A55 and other high-power modules.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Cortex\u00ae-M33 CPU operating up to 250 MHz.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports FPU up to 25 MHz.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports MPU.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports NVIC.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports FPB.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Supports DWT and ITM.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Two-way set-associative 16 KB System Cache with parity support.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Two-way set-associative 16 KB Code Cache with parity support.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - 256 KB tightly coupled 1 memory (TCM) with parity support.", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What is the Neural Processing Unit (NPU) specification for the i.MX 93 processor?", "answer": "The Neural Processing Unit (NPU) is - Neural Network performance (256 MACs operating up to 1.0 GHz and 2 OPS/MAC).", "context": "Source: Table 1. Features, Page: 2", "type": "specification_query"}
{"question": "What information is contained in Table 1. Features ...continued on page 3?", "answer": "Table 1. Features ...continued contains information about Subsystem, Features.", "context": "Section: Features, Page: 3", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - NPU targets 8-bit and 16-bit integer RNN\n- Handles 8-bit weights.", "context": "Source: Table 1. Features ...continued, Page: 3", "type": "specification_query"}
{"question": "What is the Image Sensor Sensor Interface (SI) specification for the i.MX 93 processor?", "answer": "The Image Sensor Sensor Interface (SI) is - Standard pixel formats commonly used in many camera input protocols\n- Programmable resolutions up to 2K\n- Image processing for:\n  - Supports up to 2K horizontal resolution\n  - Supports pixel rate up to 200 Mpixel/s\n  - Image downscaling via decimation and bi-phase filtering\n  - Color space conversion\n  - Interlaced to progressive conversion.", "context": "Source: Table 1. Features ...continued, Page: 3", "type": "specification_query"}
{"question": "What is the On-chip memory specification for the i.MX 93 processor?", "answer": "The On-chip memory is - Boot ROM (256 KB) for Cortex\u00ae-A55\n- Boot ROM (256 KB) for Cortex\u00ae-M33\n- On-chip RAM (64 KB).", "context": "Source: Table 1. Features ...continued, Page: 3", "type": "specification_query"}
{"question": "What is the External memory interface specification for the i.MX 93 processor?", "answer": "The External memory interface is - 16-bit DRAM interface:\n  - LPDDR4X/LPDDR4 with inline ECC\n  - Supports up to 2 Gbyte DDR memory space\n- Three Ultra Secure Digital Host Controller (uSDHC) interfaces:\n  - One eMMC 5.1 (8-bit) compliance with HS400 DDR signaling to support up to 400 MB/sec\n  - One SDXC (4-bit, no eMMC 5.1, with extended capacity)\n  - One SDIO (4-bit, SD/SDIO 3.01 compliance with 200 MHz SDR signaling and up to 100 MB/sec)\n- FlexSPI Flash with support for XIP (for Cortex\u00ae-A55 in low-power mode) and support for either one Octal SPI or Quad SPI FLASH device. It also supports both Serial NOR and Serial NAND flash using FlexSPI..", "context": "Source: Table 1. Features ...continued, Page: 3", "type": "specification_query"}
{"question": "What is the Pixel Pipeline (PXP) specification for the i.MX 93 processor?", "answer": "The Pixel Pipeline (PXP) is - BitBlit\n- Flexible image composition options\u2014alpha, chroma key\n- Porter-Duff operation\n- Image rotation (90\u00b0, 180\u00b0, 270\u00b0)\n- Image resize\n- Color space resize\n- Multiple pixel format conversion support (RGB, YUV444, YUV422, YUV420, YUV400).", "context": "Source: Table 1. Features ...continued, Page: 3", "type": "specification_query"}
{"question": "What information is contained in Table 1. Features ...continued on page 4?", "answer": "Table 1. Features ...continued contains information about Subsystem, Features.", "context": "Section: Features, Page: 4", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is - Standard 2D-DMA operation.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the LCDIF Display Display Controller specification for the i.MX 93 processor?", "answer": "The LCDIF Display Display Controller is The LCDIF can drive any of three displays:\n- MIPI DSi: up to 1920x1200p60\n- LVDS Tx: up to 1366x768p60 or 1280x800p60\n- Parallel display: up to 1366x768p60 or 1280x800p60.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the MIPI CSI-2 Interface specification for the i.MX 93 processor?", "answer": "The MIPI CSI-2 Interface is One 2-lane MIPI CSI-2 camera input:\n- Complaint with MIPI CSI-2 specification v1.3 and MIPI D-PHY specification v1.2\n- Supports up to 2\n- Supports 80 Rx data lanes (plus 1 Rx clock lane)\n- Supports 80 Mbps \u2013 1.5 Gbps data rate per lane in high speed operation\n- Supports 10 Mbps data rate in low power operation.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the MIPI DSI Interface specification for the i.MX 93 processor?", "answer": "The MIPI DSI Interface is One 4-lane MIPI DSI display with data supplied by the LCDIF\n- Compliant with MIPI DSI specification v1.2 and MIPI D-PHY specification v1.2\n- Capable of resolutions DSI achievable with a 200 MHz pixel clock and active pixel rate of 140 Mpixel/s with 24-bit RGB.\n- Supports 80 Mbps \u2013 1.5 Gbps data rate per lane in high speed operation\n- Supports 10 Mbps data rate in low power operation.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the Audio specification for the i.MX 93 processor?", "answer": "The Audio is - Three SAI interfaces:\n  - SAI1 supports 2-lane and SAI3 supports 1 lane\n  - SAI2 supports 4 lanes\n  - SAI2 and SAI3 support glue-less switching between PCM and stereo DSD operation\n- One SPDIF supports raw capture mode that can save all the incoming bits into audio buffer\n- 24-bit PDM supports up to 8 microphones (4 lanes).", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the GPIO and input/output multiplexing specification for the i.MX 93 processor?", "answer": "The GPIO and input/output multiplexing is - General-purpose input/output (GPIO) modules with interrupt capability\n- Input/output multiplexing controller (IOMUXC) to provide centralized pad control.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the Power management specification for the i.MX 93 processor?", "answer": "The Power management is - Temperature sensor with programmable trip points\n- Flexible power domain partitioning with internal power switches to support efficient power management.", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What is the Connectivity specification for the i.MX 93 processor?", "answer": "The Connectivity is - Two USB 2.0 controllers and PHYs interfaces\n- Two Controller Area Network (FlexCAN) modules, each optionally supporting flexible data-rate (FD).", "context": "Source: Table 1. Features ...continued, Page: 4", "type": "specification_query"}
{"question": "What information is contained in Table 1. Features ...continued on page 5?", "answer": "Table 1. Features ...continued contains information about Subsystem, Features.", "context": "Section: 1.1 Ordering information, Page: 5", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Two Improved Inter Integrated Circuit (I3C) modules.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Two 32-pin FlexIO modules.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Three Ultra Secure Digital Host Host Controller (uSDHC) interfaces.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Two Ethernet controllers (capable of simultaneous operation):.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - One Gigabit Ethernet controller with support for Energy Efficient Ethernet (EEE), Ethernet AVB, and IEEE 1588.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - One Gigabit Ethernet controller with support for TSN in addition to EEE, Ethernet AVB, and IEEE 1588.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Eight SPI (SPSI) modules.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Eight Low Power SPI (LPSPI) modules.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Eight Low Power I2C modules.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Eight Low Power Universal Asynchronous Receiver/Transmitter (LPUART) modules:.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - Programmable baud rates up to 5 Mbps.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is One Analog-to-Digital Converter (SAR ADC) module.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - 12-bit 4-channel with 1 MS/s.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the Security specification for the i.MX 93 processor?", "answer": "The Security is Trusted Resource Domain Controller (TRDC).", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - Supports 16 domains.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Arm\u00ae TrustZone\u00ae (TZ) architecture, including both Trustzone-A and Trustzone-M.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is On-chip RAM (OCRAM) secure region protection using OCRAM controller.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is EdgeLock\u00ae secure enclave.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Battery Backed Security Security Module (BBSM).", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is   - Secure real-time clock (RTC).", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the System debug specification for the i.MX 93 processor?", "answer": "The System debug is Arm\u00ae CoreSight\u2122 debug and trace technology.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Embedded Trace FIFO (ETF) with 4 KB internal storage to provide trace buffering.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Unified trace capability for dual core Cortex\u00ae-A5 and Cortex\u00ae-M33 CPUs.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Cross Triggering Interface (CTI).", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Support for 4-pin (JTAG) debug interface and SWD.", "context": "Source: Table 1. Features ...continued, Page: 5", "type": "specification_query"}
{"question": "What information is contained in Table 2. Ordering information information on page 6?", "answer": "Table 2. Ordering information information contains information about Part number, Part number differentiator (A55), Number of Cores, Max speed, NPU, GDET, Camera, Display, Connectivity, Audio, DDR, Package.", "context": "Section: Ordering Information, Page: 6", "type": "table_description"}
{"question": "What is the MIMX9352A VTXMAC specification for the i.MX 93 processor?", "answer": "The MIMX9352A VTXMAC is 5.", "context": "Source: Table 2. Ordering information information, Page: 6", "type": "specification_query"}
{"question": "What is the MIMX9352A VTXMBC specification for the i.MX 93 processor?", "answer": "The MIMX9352A VTXMBC is 5.", "context": "Source: Table 2. Ordering information information, Page: 6", "type": "specification_query"}
{"question": "What is the MIMX9351A VTXMAC specification for the i.MX 93 processor?", "answer": "The MIMX9351A VTXMAC is 5.", "context": "Source: Table 2. Ordering information information, Page: 6", "type": "specification_query"}
{"question": "What is the MIMX9332A VTXMAC specification for the i.MX 93 processor?", "answer": "The MIMX9332A VTXMAC is 3.", "context": "Source: Table 2. Ordering information information, Page: 6", "type": "specification_query"}
{"question": "What is the MIMX9331A VTXMAC specification for the i.MX 93 processor?", "answer": "The MIMX9331A VTXMAC is 3.", "context": "Source: Table 2. Ordering information information, Page: 6", "type": "specification_query"}
{"question": "What information is contained in Part number nomenclature\u2014i.MX 93 processors on page 7?", "answer": "Part number nomenclature\u2014i.MX 93 processors contains information about Temperature Tj support, Family, Temperature Tj support, Cortex-A maximum CPU frequency, Package type, Reserved, Special Fuse.", "context": "Section: 2 Block diagram, Page: 7", "type": "table_description"}
{"question": "What is the Qualification Level specification for the i.MX 93 processor?", "answer": "The Qualification Level is 93.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Samples specification for the i.MX 93 processor?", "answer": "The Samples is i.MX9300.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Mass Production specification for the i.MX 93 processor?", "answer": "The Mass Production is 93.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Special specification for the i.MX 93 processor?", "answer": "The Special is 93.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is 93.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Sub-family specification for the i.MX 93 processor?", "answer": "The Sub-family is 11 x 11 mm.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the With NPU (Full-featured) specification for the i.MX 93 processor?", "answer": "The With NPU (Full-featured) is 14 x 14 mm.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Without NPU specification for the i.MX 93 processor?", "answer": "The Without NPU is 9 x 9 mm.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Reduced NPU specification for the i.MX 93 processor?", "answer": "The Reduced NPU is .", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the #Cortex-A cores specification for the i.MX 93 processor?", "answer": "The #Cortex-A cores is 5.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Dual-core specification for the i.MX 93 processor?", "answer": "The Dual-core is 2.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Single-core specification for the i.MX 93 processor?", "answer": "The Single-core is 1.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What is the Silicon Revision specification for the i.MX 93 processor?", "answer": "The Silicon Revision is Rev. 1.0.", "context": "Source: Part number nomenclature\u2014i.MX 93 processors, Page: 7", "type": "specification_query"}
{"question": "What information is contained in Table 3. Special signal considerations on page 9?", "answer": "Table 3. Special signal considerations contains information about Signal Name, Remarks.", "context": "Section: 3.1 Unused input and output guidance, Page: 9", "type": "table_description"}
{"question": "What is the CLKIN1/CLKIN2 specification for the i.MX 93 processor?", "answer": "The CLKIN1/CLKIN2 is CLKIN1 and CLKIN2 are input pins without internal pull-up and pull-down. An external 10K pull-down resistor is recommended if they are not used..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What is the NC specification for the i.MX 93 processor?", "answer": "The NC is These signals are No Connect (NC) and should be unconnected in the application..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What is the ONOFF specification for the i.MX 93 processor?", "answer": "The ONOFF is A brief connection to GND in the OFF mode causes the internal power management state machine to change the state to ON. In the ON mode, a brief connection to GND generates an interrupt (intended to be a software-controllable power-down). A connection to GND for a period of time longer than the value configured in the BBNSM_CTRL[BTN_TIMEOUT] causes a forced OFF (PMIC_ON_REQ output 'L'), as long as there is no pending RTC alarm event or tamper event..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What is the POR_B specification for the i.MX 93 processor?", "answer": "The POR_B is POR_B has no internal pull-up/down resistor, requires external RTC pull-up resistor to NVCC_BBSM_1P8. It is recommended that POR_B is properly handled during power up/down. Please see the EVK design for details..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What is the RTC_XTALI/RTC_XTALO specification for the i.MX 93 processor?", "answer": "The RTC_XTALI/RTC_XTALO is To hit the exact oscillation frequency, the board capacitors must be reduced to account for the board and chip parasitics. The integrated oscillation amplifier is self-biasing but relatively weak. Care must be taken to limit the parasitic leakage from RTC_XTALI and RTC_XTALO to either the power or the ground (> 100 M\u03a9). This de-biases the amplifier and reduces the start-up margin. If you want to feed an external low-frequency clock into RTC_XTALI, the RTC_XTALO pin must remain unconnected or driven by a complementary signal. The logic level of this forcing clock must not exceed the NVCC_BBSM_1P8 level and the frequency shall be < 50 kHz under typical conditions..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What is the XTALI_24M/XTALO_24M specification for the i.MX 93 processor?", "answer": "The XTALI_24M/XTALO_24M is The system requires 24 MHz on XTAL/XTALO. The crystal cannot be eliminated by an external 24 MHz oscillator. If this clock is used as a reference for ALI/XTALO, then there are strict frequency tolerance and jitter requirements. See Clock sources and relevant interface specifications chapters for details..", "context": "Source: Table 3. Special signal considerations, Page: 9", "type": "specification_query"}
{"question": "What information is contained in Table 4. Unused function strapping recommendations on page 9?", "answer": "Table 4. Unused function strapping recommendations contains information about Function, Ball name, Recommendations if unused.", "context": "Section: 3.1 Unused input and output guidance, Page: 9", "type": "table_description"}
{"question": "What is the ADC specification for the i.MX 93 processor?", "answer": "The ADC is ADC_IN0, ADC_IN1, ADC_IN2, ADC_IN3.", "context": "Source: Table 4. Unused function strapping recommendations, Page: 9", "type": "specification_query"}
{"question": "What is the TAM specification for the i.MX 93 processor?", "answer": "The TAM is TAM_IN0, ADC_IN1, ADC_IN2, ADC_IN3.", "context": "Source: Table 4. Unused function strapping recommendations, Page: 9", "type": "specification_query"}
{"question": "What is the TAMPER specification for the i.MX 93 processor?", "answer": "The TAMPER is TAMPER0, TAMPER1.", "context": "Source: Table 4. Unused function strapping recommendations, Page: 9", "type": "specification_query"}
{"question": "What is the LVDS specification for the i.MX 93 processor?", "answer": "The LVDS is VDD_LVDS8P, LVDS_CLK_P, LVDS_CLK_N, LVDS_Dx_P, LVDS_Dx_N, VDD_1P8, LVDS_CLK_P, LVDS_CLK_N, LVDS_Dx_P, LVDS_Dx_N.", "context": "Source: Table 4. Unused function strapping recommendations, Page: 9", "type": "specification_query"}
{"question": "What information is contained in Table 4. Unused function strapping recommendations ...continued on page 10?", "answer": "Table 4. Unused function strapping recommendations ...continued contains information about Function, Ball name, Recommendations if unused.", "context": "Section: 4 Electrical characteristics, Page: 10", "type": "table_description"}
{"question": "What is the Digital I/O supplies specification for the i.MX 93 processor?", "answer": "The Digital I/O supplies is NVCC_GPIO, NVCC_WAKEUP, NVCC_AON, NVCC_SD2.", "context": "Source: Table 4. Unused function strapping recommendations ...continued, Page: 10", "type": "specification_query"}
{"question": "What information is contained in Table 5. MIPI strapping recommendations on page 10?", "answer": "Table 5. MIPI strapping recommendations contains information about Function, Ball name, Recommendations.", "context": "Section: 4 Electrical characteristics, Page: 10", "type": "table_description"}
{"question": "What is the Only MIPI_CSI used specification for the i.MX 93 processor?", "answer": "The Only MIPI_CSI used is VDD_MIPI_0P8, VDD_MIPI_1P8.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only MIPI_CSI used specification for the i.MX 93 processor?", "answer": "The Only MIPI_CSI used is MIPI_DS1_CLK_P, MIPI_DS1_CLK, MIPI_DS1_Dx_P, MIPI_DS1_Dx_N.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Only MIPI_DSI used is VDD_MIPI_0P8, VDD_MIPI_1P8.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Only MIPI_DSI used is MIPI_CS1_CLK_P, MIPI_CS1_CLK_N, MIPI_CS1_Dx_P, MIPI_CS1_Dx_N.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither MIPI_CSI nor MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Neither MIPI_CSI nor MIPI_DSI used is VDD_MIPI_0P8, VDD_MIPI_1P8.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither MIPI_CSI nor MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Neither MIPI_CSI nor MIPI_DSI used is MIPI_CS1_CLK_P, MIPI_CS1_CLK_N, MIPI_CS1_Dx_P, MIPI_CS1_Dx_N.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither MIPI_CSI nor MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Neither MIPI_CSI nor MIPI_DSI used is MIPI_DS1_CLK_P, MIPI_DS1_CLK_N, MIPI_DS1_Dx_P, MIPI_DS1_Dx_N.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither MIPI_CSI nor MIPI_DSI used specification for the i.MX 93 processor?", "answer": "The Neither MIPI_CSI nor MIPI_DSI used is MIPI_REXT.", "context": "Source: Table 5. MIPI strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What information is contained in Table 6. USB strapping recommendations on page 10?", "answer": "Table 6. USB strapping recommendations contains information about Function, Ball name, Recommendations.", "context": "Section: 4 Electrical characteristics, Page: 10", "type": "table_description"}
{"question": "What is the Only USB1 used specification for the i.MX 93 processor?", "answer": "The Only USB1 used is VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only USB1 used specification for the i.MX 93 processor?", "answer": "The Only USB1 used is USB2_VBUS, USB2_D_P, USB2_D_N, USB2_ID, USB2_TXRTUNE.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only USB2 used specification for the i.MX 93 processor?", "answer": "The Only USB2 used is VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Only USB2 used specification for the i.MX 93 processor?", "answer": "The Only USB2 used is USB1_VBUS, USB1_D_P, USB1_D_N, USB1_ID, USB1_TXRTUNE.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither USB1 nor USB2 used specification for the i.MX 93 processor?", "answer": "The Neither USB1 nor USB2 used is VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither USB1 nor USB2 used specification for the i.MX 93 processor?", "answer": "The Neither USB1 nor USB2 used is USB1_VBUS, USB1_D_P, USB1_D_N, USB1_ID, USB1_TXRTUNE.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What is the Neither USB1 nor USB2 used specification for the i.MX 93 processor?", "answer": "The Neither USB1 nor USB2 used is USB2_VBUS, USB2_D_P, USB2_D_N, USB2_ID, USB2_TXRTUNE.", "context": "Source: Table 6. USB strapping recommendations, Page: 10", "type": "specification_query"}
{"question": "What information is contained in i.MX 93 chip-level-level conditions on page 11?", "answer": "i.MX 93 chip-level-level conditions contains information about For these characteristics, ..., Topic appears ....", "context": "Section: 4.1 Chip-level conditions, Page: 11", "type": "table_description"}
{"question": "What is the Absolute maximum maximum ratings specification for the i.MX 93 processor?", "answer": "The Absolute maximum maximum ratings is Absolute maximum maximum ratings.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Thermal resistance specification for the i.MX 93 processor?", "answer": "The Thermal resistance is Thermal resistance.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Operating ranges specification for the i.MX 93 processor?", "answer": "The Operating ranges is Operating ranges.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Operating ranges specification for the i.MX 93 processor?", "answer": "The Operating ranges is Operating ranges.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Clock sources specification for the i.MX 93 processor?", "answer": "The Clock sources is Clock sources.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Maximum supply currents specification for the i.MX 93 processor?", "answer": "The Maximum supply currents is Maximum supply currents.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Power modes specification for the i.MX 93 processor?", "answer": "The Power modes is Power modes.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What is the Power supplies requirements requirements and restrictions specification for the i.MX 93 processor?", "answer": "The Power supplies requirements requirements and restrictions is Power supplies requirements requirements and restrictions.", "context": "Source: i.MX 93 chip-level-level conditions, Page: 11", "type": "specification_query"}
{"question": "What information is contained in Absolute maximum maximum ratings on page 11?", "answer": "Absolute maximum maximum ratings contains information about Parameter description, Symbol, Min, Max, Unit, Notes.", "context": "Section: 4.1 Chip-level conditions, Page: 11", "type": "table_description"}
{"question": "What is the Core supplies input input voltages specification for the i.MX 93 processor?", "answer": "The Core supplies input input voltages is VDD_SOC.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the GPIO supply voltage specification for the i.MX 93 processor?", "answer": "The GPIO supply voltage is NVCC_GPIO, NVCC_WAKEUP, NVCC_AON.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the I/O supply for SD2 specification for the i.MX 93 processor?", "answer": "The I/O supply for SD2 is NVCC_SD2.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the I/O PHY SD2 specification for the i.MX 93 processor?", "answer": "The I/O PHY SD2 is NVCC_SD2.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the DDR PHY supply voltage specification for the i.MX 93 processor?", "answer": "The DDR PHY supply voltage is VDD2_DDR.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the DDR I/O supply voltage specification for the i.MX 93 processor?", "answer": "The DDR I/O supply voltage is VDDQ_DDR.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the I/O supply and I/O Pre-driver supply for BBSM bank specification for the i.MX 93 processor?", "answer": "The I/O supply and I/O Pre-driver supply for BBSM bank is NVCC_BBSM_1P8.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the USB VBUS input detected specification for the i.MX 93 processor?", "answer": "The USB VBUS input detected is USB1_VBUS.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the USB VBUS input detected specification for the i.MX 93 processor?", "answer": "The USB VBUS input detected is USB2_VBUS.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What is the Power for USB OTG PHY specification for the i.MX 93 processor?", "answer": "The Power for USB OTG PHY is VDD_USB_0P8.", "context": "Source: Absolute maximum maximum ratings, Page: 11", "type": "specification_query"}
{"question": "What are the electrical characteristics for Core supplies input input voltages in the i.MX 93?", "answer": "Core supplies input input voltages: minimum -0.3V, maximum 1.15V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for GPIO supply voltage in the i.MX 93?", "answer": "GPIO supply voltage: minimum -0.3V, maximum 3.8V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for I/O supply for SD2 in the i.MX 93?", "answer": "I/O supply for SD2: minimum -0.3V, maximum 3.8V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for I/O PHY SD2 in the i.MX 93?", "answer": "I/O PHY SD2: minimum -0.3V, maximum 3.8V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for DDR PHY supply voltage in the i.MX 93?", "answer": "DDR PHY supply voltage: minimum -0.3V, maximum 1.575V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for DDR I/O supply voltage in the i.MX 93?", "answer": "DDR I/O supply voltage: minimum -0.3V, maximum 1.575V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for I/O supply and I/O Pre-driver supply for BBSM bank in the i.MX 93?", "answer": "I/O supply and I/O Pre-driver supply for BBSM bank: minimum -0.3V, maximum 2.15V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for USB VBUS input detected in the i.MX 93?", "answer": "USB VBUS input detected: minimum -0.3V, maximum 3.95V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for USB VBUS input detected in the i.MX 93?", "answer": "USB VBUS input detected: minimum -0.3V, maximum 3.95V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power for USB OTG PHY in the i.MX 93?", "answer": "Power for USB OTG PHY: minimum -0.3V, maximum 1.15V (\u2014)", "context": "Page: 11, Section: 4.1 Chip-level conditions", "type": "electrical_spec"}
{"question": "What information is contained in Table 8. Absolute maximum ratings ...continued on page 12?", "answer": "Table 8. Absolute maximum ratings ...continued contains information about Parameter description, Symbol, Min, Max, Unit, Notes.", "context": "Section: 4.1.2 Thermal resistance, Page: 12", "type": "table_description"}
{"question": "What is the VDD_USB_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_1P8 is VDD_USB_1P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the VDD_USB_3P3 specification for the i.MX 93 processor?", "answer": "The VDD_USB_3P3 is VDD_USB_3P3.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the MIPI PHY supply voltage specification for the i.MX 93 processor?", "answer": "The MIPI PHY supply voltage is VDD_MIPI_0P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the MIPI PHY supply voltage specification for the i.MX 93 processor?", "answer": "The MIPI PHY supply voltage is VDD_MIPI_1P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the LVDS PHY supply voltage specification for the i.MX 93 processor?", "answer": "The LVDS PHY supply voltage is VDD_MIPI_LVDS_1P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the LVDS PHY supply voltage specification for the i.MX 93 processor?", "answer": "The LVDS PHY supply voltage is VDD_LVDS_1P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the Analog core supply supply voltage specification for the i.MX 93 processor?", "answer": "The Analog core supply supply voltage is VDD_ANA_0P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the Analog core supply supply voltage specification for the i.MX 93 processor?", "answer": "The Analog core supply supply voltage is VDD_ANAx_1P8.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the Input/output voltage range specification for the i.MX 93 processor?", "answer": "The Input/output voltage range is V_in/V_out.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What is the Storage temperature range specification for the i.MX 93 processor?", "answer": "The Storage temperature range is T_STORAGE.", "context": "Source: Table 8. Absolute maximum ratings ...continued, Page: 12", "type": "specification_query"}
{"question": "What information is contained in Table 9. Electrostatic discharge and latch-up ratings on page 12?", "answer": "Table 9. Electrostatic discharge and latch-up ratings contains information about Parameter description, Rating, Reference, Comment.", "context": "Section: 4.1.2 Thermal resistance, Page: 12", "type": "table_description"}
{"question": "What is the Electrostatic Discharge (ESD) specification for the i.MX 93 processor?", "answer": "The Electrostatic Discharge (ESD) is Human Body Model (HBM).", "context": "Source: Table 9. Electrostatic discharge and latch-up ratings, Page: 12", "type": "specification_query"}
{"question": "What is the Electrostatic Discharge (ESD) specification for the i.MX 93 processor?", "answer": "The Electrostatic Discharge (ESD) is Charged Device Model (CDM).", "context": "Source: Table 9. Electrostatic discharge and latch-up ratings, Page: 12", "type": "specification_query"}
{"question": "What is the Latch-up (LU) specification for the i.MX 93 processor?", "answer": "The Latch-up (LU) is Immunity Device level Model (CDM).", "context": "Source: Table 9. Electrostatic discharge and latch-up ratings, Page: 12", "type": "specification_query"}
{"question": "What is the Latch-up (LU) specification for the i.MX 93 processor?", "answer": "The Latch-up (LU) is Immunity Class I: @ 25\u00b0C ambient temperature.", "context": "Source: Table 9. Electrostatic discharge and latch-up ratings, Page: 12", "type": "specification_query"}
{"question": "What is the Latch-up (LU) specification for the i.MX 93 processor?", "answer": "The Latch-up (LU) is Immunity Class II: @ 125\u00b0C ambient temperature.", "context": "Source: Table 9. Electrostatic discharge and latch-up ratings, Page: 12", "type": "specification_query"}
{"question": "What information is contained in Table 10. 14 x 14 mm FCBGA thermal resistance data on page 12?", "answer": "Table 10. 14 x 14 mm FCBGA thermal resistance data contains information about Rating, Board Type, Symbol, Values, Unit.", "context": "Section: 4.1.2 Thermal resistance, Page: 12", "type": "table_description"}
{"question": "What is the Junction to Ambient Thermal Resistance specification for the i.MX 93 processor?", "answer": "The Junction to Ambient Thermal Resistance is JESD51-9, 2s2p.", "context": "Source: Table 10. 14 x 14 mm FCBGA thermal resistance data, Page: 12", "type": "specification_query"}
{"question": "What is the Junction-to-Top of Package Thermal Resistance specification for the i.MX 93 processor?", "answer": "The Junction-to-Top of Package Thermal Resistance is JESD51-9, 2s2p.", "context": "Source: Table 10. 14 x 14 mm FCBGA thermal resistance data, Page: 12", "type": "specification_query"}
{"question": "What are the electrical characteristics for VDD_USB_1P8 in the i.MX 93?", "answer": "VDD_USB_1P8: minimum -0.3V, maximum 2.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for VDD_USB_3P3 in the i.MX 93?", "answer": "VDD_USB_3P3: minimum -0.3V, maximum 3.95V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for MIPI PHY supply voltage (VDD_MIPI_0P8) in the i.MX 93?", "answer": "MIPI PHY supply voltage (VDD_MIPI_0P8): minimum -0.3V, maximum 1.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for MIPI PHY supply voltage (VDD_MIPI_1P8) in the i.MX 93?", "answer": "MIPI PHY supply voltage (VDD_MIPI_1P8): minimum -0.3V, maximum 2.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for LVDS PHY supply voltage (VDD_MIPI_LVDS_1P8) in the i.MX 93?", "answer": "LVDS PHY supply voltage (VDD_MIPI_LVDS_1P8): minimum -0.3V, maximum 2.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for LVDS PHY supply voltage (VDD_LVDS_1P8) in the i.MX 93?", "answer": "LVDS PHY supply voltage (VDD_LVDS_1P8): minimum -0.3V, maximum 2.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Analog core supply supply voltage (VDD_ANA_0P8) in the i.MX 93?", "answer": "Analog core supply supply voltage (VDD_ANA_0P8): minimum -0.3V, maximum 1.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Analog core supply supply voltage (VDD_ANAx_1P8) in the i.MX 93?", "answer": "Analog core supply supply voltage (VDD_ANAx_1P8): minimum -0.3V, maximum 2.15V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input/output voltage range in the i.MX 93?", "answer": "Input/output voltage range: minimum -0.3V, maximum OVDD^2 + 0.3V", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Storage temperature range in the i.MX 93?", "answer": "Storage temperature range: minimum -40\u00b0C, maximum 150\u00b0C", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Electrostatic Discharge (ESD) - Human Body Model (HBM) in the i.MX 93?", "answer": "Electrostatic Discharge (ESD) - Human Body Model (HBM): ", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Electrostatic Discharge (ESD) - Charged Device Model (CDM) in the i.MX 93?", "answer": "Electrostatic Discharge (ESD) - Charged Device Model (CDM): ", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Latch-up (LU) - Immunity Device level Model (CDM) in the i.MX 93?", "answer": "Latch-up (LU) - Immunity Device level Model (CDM): ", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Latch-up (LU) - Immunity Class I in the i.MX 93?", "answer": "Latch-up (LU) - Immunity Class I:  (@ 25\u00b0C ambient temperature)", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Latch-up (LU) - Immunity Class II in the i.MX 93?", "answer": "Latch-up (LU) - Immunity Class II:  (@ 125\u00b0C ambient temperature)", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Junction to Ambient Thermal Resistance in the i.MX 93?", "answer": "Junction to Ambient Thermal Resistance: ", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Junction-to-Top of Package Thermal Resistance in the i.MX 93?", "answer": "Junction-to-Top of Package Thermal Resistance: ", "context": "Page: 12, Section: 4.1.2 Thermal resistance", "type": "electrical_spec"}
{"question": "What information is contained in 14 x 14 mm FCPBGA thermal resistance data on page 13?", "answer": "14 x 14 mm FCPBGA thermal resistance data contains information about Rating, Board Type, Symbol, Values, Unit.", "context": "Section: 4.1.3 Power architecture, Page: 13", "type": "table_description"}
{"question": "What is the Junction to Case Thermal Resistance specification for the i.MX 93 processor?", "answer": "The Junction to Case Thermal Resistance is JESD51-9, 1s.", "context": "Source: 14 x 14 mm FCPBGA thermal resistance data, Page: 13", "type": "specification_query"}
{"question": "What information is contained in Power supplies of the DRAM controller and PHY on page 13?", "answer": "Power supplies of the DRAM controller and PHY contains information about Power supplies, Modules.", "context": "Section: 4.1.3 Power architecture, Page: 13", "type": "table_description"}
{"question": "What is the VDD_SOC specification for the i.MX 93 processor?", "answer": "The VDD_SOC is SoC synthesized DRAM controller digital logic.", "context": "Source: Power supplies of the DRAM controller and PHY, Page: 13", "type": "specification_query"}
{"question": "What is the VDD_ANA_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_0P8 is DRAM PLL and PHY digital logic.", "context": "Source: Power supplies of the DRAM controller and PHY, Page: 13", "type": "specification_query"}
{"question": "What is the VDD_ANAX_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANAX_1P8 is DRAM 1.1 V PLL and PHY I/O analog supply circuitry.", "context": "Source: Power supplies of the DRAM controller and PHY, Page: 13", "type": "specification_query"}
{"question": "What is the VDD2_DDR specification for the i.MX 93 processor?", "answer": "The VDD2_DDR is 0.6 V DRAM PHY I/O supply for LPDDR4X.", "context": "Source: Power supplies of the DRAM controller and PHY, Page: 13", "type": "specification_query"}
{"question": "What is the VDDQ_DDR specification for the i.MX 93 processor?", "answer": "The VDDQ_DDR is 0.6 V DRAM PHY I/O supply for LPDDR4X.", "context": "Source: Power supplies of the DRAM controller and PHY, Page: 13", "type": "specification_query"}
{"question": "What are the electrical characteristics for Junction to Case Thermal Resistance in the i.MX 93?", "answer": "Junction to Case Thermal Resistance: minimum 5.4\u00b0C/W, typical 5.4\u00b0C/W, maximum 5.4\u00b0C/W (Test board meets JEDEC specification JESD51-9, 1s)", "context": "Page: 13, Section: 4.1.3 Power architecture", "type": "electrical_spec"}
{"question": "What information is contained in Operating ranges on page 15?", "answer": "Operating ranges contains information about Parameter Description, Symbol, Min, Typ, Max, Unit, Comment.", "context": "Section: 4.1.1 Operating ranges, Page: 15", "type": "table_description"}
{"question": "What is the Power supply for SoC logic logic and Arm core specification for the i.MX 93 processor?", "answer": "The Power supply for SoC logic logic and Arm core is VDD_SOC.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the Digital supply for PLLs, temperature sensor, LVCMSOS I/O, MIPI, and USB PHYs specification for the i.MX 93 processor?", "answer": "The Digital supply for PLLs, temperature sensor, LVCMSOS I/O, MIPI, and USB PHYs is VDD_ANA_0P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_MIPI_0P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_MIPI_0P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_USB_0P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the 1.8 V supply for PLLs, eFuse, Temperature sensor, LVCMSOS voltage detect reference, ADC, 24 MHz XTAL, LVDS, MIPII, and USB PHYs specification for the i.MX 93 processor?", "answer": "The 1.8 V supply for PLLs, eFuse, Temperature sensor, LVCMSOS voltage detect reference, ADC, 24 MHz XTAL, LVDS, MIPII, and USB PHYs is VDD_ANAx_1P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_LVDS_1P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_MIPI_1P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD_USB_1P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the 3.3 V supply for USB PHY specification for the i.MX 93 processor?", "answer": "The 3.3 V supply for USB PHY is VDD_USB_3P3.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VDD2_3P3.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the Voltage supply DRAM PHY specification for the i.MX 93 processor?", "answer": "The Voltage supply DRAM PHY is VDD_DRAM.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the Voltage PHY supply for DRAM PHY I/O specification for the i.MX 93 processor?", "answer": "The Voltage PHY supply for DRAM PHY I/O is VDDQ_DRAM.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the I/O supply I/O and pre-driver supply for GPIO in BBSM bank specification for the i.MX 93 processor?", "answer": "The I/O supply I/O and pre-driver supply for GPIO in BBSM bank is NVCC_BBSM_1P8.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the Power supply for GPIO when it is in 1.8 V mode specification for the i.MX 93 processor?", "answer": "The Power supply for GPIO when it is in 1.8 V mode is NVCC_AON.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is NVCC_SD2.", "context": "Source: Operating ranges, Page: 15", "type": "specification_query"}
{"question": "What are the electrical characteristics for Power supply for SoC logic logic and Arm core in the i.MX 93?", "answer": "Power supply for SoC logic logic and Arm core: minimum 0.85V, typical 0.90V, maximum 0.95V (overdrive mode)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power supply for SoC logic logic and Arm core in the i.MX 93?", "answer": "Power supply for SoC logic logic and Arm core: minimum 0.80V, typical 0.85V, maximum 0.90V (nominal mode)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power supply for SoC logic logic and Arm core in the i.MX 93?", "answer": "Power supply for SoC logic logic and Arm core: minimum 0.76V, typical 0.80V, maximum 0.84V (low drive mode)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power supply for SoC logic logic and Arm core in the i.MX 93?", "answer": "Power supply for SoC logic logic and Arm core: minimum 0.61V, typical 0.65V, maximum 0.70V (suspend mode)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Digital supply for PLLs, temperature sensor, LVCMSOS I/O, MIPI, and USB PHYs in the i.MX 93?", "answer": "Digital supply for PLLs, temperature sensor, LVCMSOS I/O, MIPI, and USB PHYs: minimum 0.76V, typical 0.80V, maximum 0.84V", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for 1.8 V supply for PLLs, eFuse, Temperature sensor, LVCMSOS voltage detect reference, ADC, 24 MHz XTAL, LVDS, MIPII, and USB PHYs in the i.MX 93?", "answer": "1.8 V supply for PLLs, eFuse, Temperature sensor, LVCMSOS voltage detect reference, ADC, 24 MHz XTAL, LVDS, MIPII, and USB PHYs: minimum 1.71V, typical 1.80V, maximum 1.89V (2)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for 3.3 V supply for USB PHY in the i.MX 93?", "answer": "3.3 V supply for USB PHY: minimum 3.069V, typical 3.30V, maximum 3.45V", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Voltage supply DRAM PHY in the i.MX 93?", "answer": "Voltage supply DRAM PHY: minimum 1.06V, typical 1.10V, maximum 1.14V", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Voltage PHY supply for DRAM PHY I/O in the i.MX 93?", "answer": "Voltage PHY supply for DRAM PHY I/O: minimum 1.06V, typical 1.10V, maximum 1.14V (LPDDR4)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Voltage PHY supply for DRAM PHY I/O in the i.MX 93?", "answer": "Voltage PHY supply for DRAM PHY I/O: minimum 0.57V, typical 0.60V, maximum 0.67V (LPDDR4X)", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for I/O supply I/O and pre-driver supply for GPIO in BBSM bank in the i.MX 93?", "answer": "I/O supply I/O and pre-driver supply for GPIO in BBSM bank: minimum 1.62V, typical 1.80V, maximum 1.98V", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power supply for GPIO when it is in 1.8 V mode in the i.MX 93?", "answer": "Power supply for GPIO when it is in 1.8 V mode: minimum 1.62V, typical 1.80V, maximum 1.98V", "context": "Page: 15, Section: 4.1.1 Operating ranges", "type": "electrical_spec"}
{"question": "What information is contained in Operating ranges ...continued on page 16?", "answer": "Operating ranges ...continued contains information about Parameter supply Description, Symbol, Min, Typ, Max, Unit, Comment.", "context": "Section: 4.1.5 Maximum frequency of main modules modules, Page: 16", "type": "table_description"}
{"question": "What is the Power supply for GPIO when it is in 3.3 V mode specification for the i.MX 93 processor?", "answer": "The Power supply for GPIO when it is in 3.3 V mode is NVCC_GPIO.", "context": "Source: Operating ranges ...continued, Page: 16", "type": "specification_query"}
{"question": "What is the Power supply for WAKEUP specification for the i.MX 93 processor?", "answer": "The Power supply for WAKEUP is NVCC_WAKEUP.", "context": "Source: Operating ranges ...continued, Page: 16", "type": "specification_query"}
{"question": "What information is contained in Temperature Ranges on page 16?", "answer": "Temperature Ranges contains information about Parameter supply Description, Symbol, Min, Typ, Max, Unit, Comment.", "context": "Section: 4.1.5 Maximum frequency of main modules modules, Page: 16", "type": "table_description"}
{"question": "What is the Junction temperature \u2014 Automotive specification for the i.MX 93 processor?", "answer": "The Junction temperature \u2014 Automotive is TJ.", "context": "Source: Temperature Ranges, Page: 16", "type": "specification_query"}
{"question": "What is the Ambient temperature \u2014 Automotive specification for the i.MX 93 processor?", "answer": "The Ambient temperature \u2014 Automotive is Ta.", "context": "Source: Temperature Ranges, Page: 16", "type": "specification_query"}
{"question": "What information is contained in Maximum frequency of main modules on page 16?", "answer": "Maximum frequency of main modules contains information about Main modules, Frequency (Low Drive mode), Frequency (Nominal mode), Frequency (Overdrive mode).", "context": "Section: 4.1.5 Maximum frequency of main modules modules, Page: 16", "type": "table_description"}
{"question": "What is the EdgeLock\u00ae Secure Enclave specification for the i.MX 93 processor?", "answer": "The EdgeLock\u00ae Secure Enclave is 133 MHz.", "context": "Source: Maximum frequency of main modules, Page: 16", "type": "specification_query"}
{"question": "What is the Cortex\u00ae-M33 core specification for the i.MX 93 processor?", "answer": "The Cortex\u00ae-M33 core is 133 MHz.", "context": "Source: Maximum frequency of main modules, Page: 16", "type": "specification_query"}
{"question": "What is the Cortex\u00ae-A55 core specification for the i.MX 93 processor?", "answer": "The Cortex\u00ae-A55 core is 0.9 GHz.", "context": "Source: Maximum frequency of main modules, Page: 16", "type": "specification_query"}
{"question": "What is the DRAM specification for the i.MX 93 processor?", "answer": "The DRAM is 933 MHz.", "context": "Source: Maximum frequency of main modules, Page: 16", "type": "specification_query"}
{"question": "What is the NPU specification for the i.MX 93 processor?", "answer": "The NPU is 500 MHz.", "context": "Source: Maximum frequency of main modules, Page: 16", "type": "specification_query"}
{"question": "What are the electrical characteristics for Power supply for GPIO when it is in 3.3 V mode in the i.MX 93?", "answer": "Power supply for GPIO when it is in 3.3 V mode: minimum 3.00V, typical 3.30V, maximum 3.465V (\u2014)", "context": "Page: 16, Section: 4.1.5 Maximum frequency of main modules modules", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power supply for WAKEUP in the i.MX 93?", "answer": "Power supply for WAKEUP: minimum 3.00V, typical 3.30V, maximum 3.465V (\u2014)", "context": "Page: 16, Section: 4.1.5 Maximum frequency of main modules modules", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Junction temperature \u2014 Automotive in the i.MX 93?", "answer": "Junction temperature \u2014 Automotive: minimum -40\u00b0C, typical \u2014\u00b0C, maximum +125\u00b0C (See the application note, i.MX 93 Product Lifetime Usage Usage Estimates for information on product lifetime (power-on hours) for this processor.)", "context": "Page: 16, Section: 4.1.5 Maximum frequency of main modules modules", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Ambient temperature \u2014 Automotive in the i.MX 93?", "answer": "Ambient temperature \u2014 Automotive: minimum -40\u00b0C, typical \u2014\u00b0C, maximum +85\u00b0C (See the application note, i.MX 93 Product Lifetime Usage Usage Estimates for information on product lifetime (power-on hours) for this processor.)", "context": "Page: 16, Section: 4.1.5 Maximum frequency of main modules modules", "type": "electrical_spec"}
{"question": "What information is contained in Table 14. External input clock frequency on page 17?", "answer": "Table 14. External input clock frequency contains information about Parameter Description, Symbol, Min, Typ, Max, Unit.", "context": "Section: 4.1.6.2 On-chip 24 MHz oscillators, Page: 17", "type": "table_description"}
{"question": "What is the RTC_XTALI Oscillator specification for the i.MX 93 processor?", "answer": "The RTC_XTALI Oscillator is f_ckil.", "context": "Source: Table 14. External input clock frequency, Page: 17", "type": "specification_query"}
{"question": "What information is contained in Table 15. Audio external clock frequency on page 17?", "answer": "Table 15. Audio external clock frequency contains information about Parameter Description, Symbol, Low drive mode, Nominal mode, Overdrive mode, Unit.", "context": "Section: 4.1.6.2 On-chip 24 MHz oscillators, Page: 17", "type": "table_description"}
{"question": "What is the EXT_CLK maximum frequency specification for the i.MX 93 processor?", "answer": "The EXT_CLK maximum frequency is f_ext.", "context": "Source: Table 15. Audio external clock frequency, Page: 17", "type": "specification_query"}
{"question": "What information is contained in Table 16. RTC_OSC on page 17?", "answer": "Table 16. RTC_OSC contains information about , Symbol, Min, Typ, Max, Unit.", "context": "Section: 4.1.6.2 On-chip 24 MHz oscillators, Page: 17", "type": "table_description"}
{"question": "What is the Frequency specification for the i.MX 93 processor?", "answer": "The Frequency is f.", "context": "Source: Table 16. RTC_OSC, Page: 17", "type": "specification_query"}
{"question": "What is the RTC_XTALI specification for the i.MX 93 processor?", "answer": "The RTC_XTALI is V_H.", "context": "Source: Table 16. RTC_OSC, Page: 17", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is V_L.", "context": "Source: Table 16. RTC_OSC, Page: 17", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Duty cycle.", "context": "Source: Table 16. RTC_OSC, Page: 17", "type": "specification_query"}
{"question": "What information is contained in Table 17. 24M quartz specifications specifications on page 17?", "answer": "Table 17. 24M quartz specifications specifications contains information about Symbol, Parameter Description, Min, Typ, Max, Unit.", "context": "Section: 4.1.6.2 On-chip 24 MHz oscillators, Page: 17", "type": "table_description"}
{"question": "What is the fXTAL specification for the i.MX 93 processor?", "answer": "The fXTAL is Frequency.", "context": "Source: Table 17. 24M quartz specifications specifications, Page: 17", "type": "specification_query"}
{"question": "What is the CLOAD specification for the i.MX 93 processor?", "answer": "The CLOAD is Cload.", "context": "Source: Table 17. 24M quartz specifications specifications, Page: 17", "type": "specification_query"}
{"question": "What is the DL specification for the i.MX 93 processor?", "answer": "The DL is Drive level.", "context": "Source: Table 17. 24M quartz specifications specifications, Page: 17", "type": "specification_query"}
{"question": "What is the ESR specification for the i.MX 93 processor?", "answer": "The ESR is ESR.", "context": "Source: Table 17. 24M quartz specifications specifications, Page: 17", "type": "specification_query"}
{"question": "What are the electrical characteristics for RTC_XTALI Oscillator in the i.MX 93?", "answer": "RTC_XTALI Oscillator: minimum \u2014kHz, typical 32.768kHz, maximum \u2014kHz (External oscillator or a crystal with internal oscillator amplifier.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for EXT_CLK maximum frequency in the i.MX 93?", "answer": "EXT_CLK maximum frequency: minimum 133MHz, typical 200MHz, maximum 200MHz (Audio EXT_CLK signal muxed on either pin SD2_VSELECT or PDM_BIT_STREAM1.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency in the i.MX 93?", "answer": "Frequency: minimum \u2014kHz, typical 32.768kHz, maximum \u2014kHz (For RTC_OSC.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for V_H in the i.MX 93?", "answer": "V_H: minimum 0.9 x NVCC_BBSM_1P8V, typical \u2014V, maximum NVCC_BBSIM_1P8V (For RTC_XTALI.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for V_L in the i.MX 93?", "answer": "V_L: minimum 0V, typical \u2014V, maximum 0.1 x NVCC_BBSM_1P8V (For RTC_XTALI.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Duty cycle in the i.MX 93?", "answer": "Duty cycle: minimum 45%, typical \u2014%, maximum 55% (For RTC_XTALI.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for fXTAL in the i.MX 93?", "answer": "fXTAL: minimum \u2014MHz, typical 24MHz, maximum \u2014MHz (24 MHz quartz crystal oscillator.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for CLOAD in the i.MX 93?", "answer": "CLOAD: minimum \u2014pF, typical 12pF, maximum \u2014pF (Load capacitance for 24 MHz quartz crystal.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for DL in the i.MX 93?", "answer": "DL: minimum \u2014\u00b5W, typical \u2014\u00b5W, maximum 100\u00b5W (Drive level for 24 MHz quartz crystal.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ESR in the i.MX 93?", "answer": "ESR: minimum \u2014\u03a9, typical \u2014\u03a9, maximum 120\u03a9 (Equivalent series resistance for 24 MHz quartz crystal.)", "context": "Page: 17, Section: 4.1.6.2 On-chip 24 MHz oscillators", "type": "electrical_spec"}
{"question": "What information is contained in 32.768 kHz quartz specifications on page 18?", "answer": "32.768 kHz quartz specifications contains information about Symbol, Parameter Description, MIn, Typ, Max, Unit.", "context": "Section: i.MX 93 Applications Processors Data Sheet for Automotive Products, Page: 18", "type": "table_description"}
{"question": "What is the fXTAL specification for the i.MX 93 processor?", "answer": "The fXTAL is Frequency (crystal mode) 1.", "context": "Source: 32.768 kHz quartz specifications, Page: 18", "type": "specification_query"}
{"question": "What is the CLOAD specification for the i.MX 93 processor?", "answer": "The CLOAD is Cload.", "context": "Source: 32.768 kHz quartz specifications, Page: 18", "type": "specification_query"}
{"question": "What is the ESR specification for the i.MX 93 processor?", "answer": "The ESR is ESR.", "context": "Source: 32.768 kHz quartz specifications, Page: 18", "type": "specification_query"}
{"question": "What information is contained in Maximum supply currents on page 18?", "answer": "Maximum supply currents contains information about Power rail, Max current, Unit.", "context": "Section: i.MX 93 Applications Processors Data Sheet for Automotive Products, Page: 18", "type": "table_description"}
{"question": "What is the VDD_SOC specification for the i.MX 93 processor?", "answer": "The VDD_SOC is 2700.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_ANA specification for the i.MX 93 processor?", "answer": "The VDD_ANA is 2700.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_ANA_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_0P8 is 50.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_ANAx_1P8 1 specification for the i.MX 93 processor?", "answer": "The VDD_ANAx_1P8 1 is 250.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the NVCC_BBSM_1P8 specification for the i.MX 93 processor?", "answer": "The NVCC_BBSM_1P8 is 2.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the NVCC_GPIO, NVCC_WAKEUP, NVCC_AON specification for the i.MX 93 processor?", "answer": "The NVCC_GPIO, NVCC_WAKEUP, NVCC_AON is I_max = N x C x V x x (0.5 x F).", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the NVCC_GPIO, NVCC_WAKEUP, NVCC_AON specification for the i.MX 93 processor?", "answer": "The NVCC_GPIO, NVCC_WAKEUP, NVCC_AON is I_max = N x C x V x x (0.5 x F).", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDDQ_DDR specification for the i.MX 93 processor?", "answer": "The VDDQ_DDR is 160.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD2_DDR specification for the i.MX 93 processor?", "answer": "The VDD2_DDR is 525.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_MIPI_0P8 (for MIPI CSI-2 2-lane Rx PHY) specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_0P8 (for MIPI CSI-2 2-lane Rx PHY) is 18.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_MIPI_0P8 (for MIPI-DSI 4-lane Tx PHY) specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_0P8 (for MIPI-DSI 4-lane Tx PHY) is 33.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_MIPI_1P8 (for MIPI CSI-2 2-lane Tx PHY) specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 (for MIPI CSI-2 2-lane Tx PHY) is 3.5.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What is the VDD_MIPI_1P8 (for MIPI CSI-2 2-lane Rx PHY) specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 (for MIPI CSI-2 2-lane Rx PHY) is 2.5.", "context": "Source: Maximum supply currents, Page: 18", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency (crystal mode) in the i.MX 93?", "answer": "Frequency (crystal mode): minimum --kHz, typical 32.768kHz, maximum --kHz (1)", "context": "Page: 18, Section: i.MX 93 Applications Processors Data Sheet for Automotive Products", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Cload in the i.MX 93?", "answer": "Cload: minimum --pF, typical 12.5pF, maximum --pF (--)", "context": "Page: 18, Section: i.MX 93 Applications Processors Data Sheet for Automotive Products", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ESR in the i.MX 93?", "answer": "ESR: minimum --K\u03a9, typical --K\u03a9, maximum 90K\u03a9 (--)", "context": "Page: 18, Section: i.MX 93 Applications Processors Data Sheet for Automotive Products", "type": "electrical_spec"}
{"question": "What information is contained in Table 19. Maximum supply currents ...continued on page 19?", "answer": "Table 19. Maximum supply currents ...continued contains information about Power rail, Max current, Unit.", "context": "Section: 4.2 Power modes, Page: 19", "type": "table_description"}
{"question": "What is the VDD_MIPI_1P8 (for MIPI-DSI 4-lane Tx PHY) specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 (for MIPI-DSI 4-lane Tx PHY) is 9.5.", "context": "Source: Table 19. Maximum supply currents ...continued, Page: 19", "type": "specification_query"}
{"question": "What is the VDD_USB_3P3 (for USB PHY) specification for the i.MX 93 processor?", "answer": "The VDD_USB_3P3 (for USB PHY) is 25.2.", "context": "Source: Table 19. Maximum supply currents ...continued, Page: 19", "type": "specification_query"}
{"question": "What is the VDD_USB_1P8 (for USB PHY) specification for the i.MX 93 processor?", "answer": "The VDD_USB_1P8 (for USB PHY) is 36.2.", "context": "Source: Table 19. Maximum supply currents ...continued, Page: 19", "type": "specification_query"}
{"question": "What is the VDD_USB_0P8 (for USB PHY) specification for the i.MX 93 processor?", "answer": "The VDD_USB_0P8 (for USB PHY) is 22.2.", "context": "Source: Table 19. Maximum supply currents ...continued, Page: 19", "type": "specification_query"}
{"question": "What is the VDD_LVDS_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_LVDS_1P8 is Max dynamic current 45.", "context": "Source: Table 19. Maximum supply currents ...continued, Page: 19", "type": "specification_query"}
{"question": "What information is contained in The power supply states on page 20?", "answer": "The power supply states contains information about Power rail, OFF, BBSM, SUSPEND (Analog on), IDLE, RUN/LP RUN.", "context": "Section: 4.2.2 Low power modes, Page: 20", "type": "table_description"}
{"question": "What is the NVCC_BBSM_1P8 specification for the i.MX 93 processor?", "answer": "The NVCC_BBSM_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_BBS_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_BBS_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_SOC specification for the i.MX 93 processor?", "answer": "The VDD_SOC is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD2_DDR specification for the i.MX 93 processor?", "answer": "The VDD2_DDR is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDDO_<DDR specification for the i.MX 93 processor?", "answer": "The VDDO_<DDR is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the NVCC_<XXX> specification for the i.MX 93 processor?", "answer": "The NVCC_<XXX> is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_ANA_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_0P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_MIPI_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_0P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_USB_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_0P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_ANA_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_LVDS_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_LVDS_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_MIPI_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_USB_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_1P8 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What is the VDD_USB_3P3 specification for the i.MX 93 processor?", "answer": "The VDD_USB_3P3 is OFF.", "context": "Source: The power supply states, Page: 20", "type": "specification_query"}
{"question": "What information is contained in Low power mode definition on page 20?", "answer": "Low power mode definition contains information about , IDLE, SUSPEND, BBSM.", "context": "Section: 4.2.2 Low power modes, Page: 20", "type": "table_description"}
{"question": "What is the CCM LPM mode specification for the i.MX 93 processor?", "answer": "The CCM LPM mode is WAIT.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the Arm Cortex\u00ae-A55 CPU0 specification for the i.MX 93 processor?", "answer": "The Arm Cortex\u00ae-A55 CPU0 is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the Arm Cortex-A55 CPU0 specification for the i.MX 93 processor?", "answer": "The Arm Cortex-A55 CPU0 is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the Arm Cortex-A55 CPU1 specification for the i.MX 93 processor?", "answer": "The Arm Cortex-A55 CPU1 is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the Shared L3 cache specification for the i.MX 93 processor?", "answer": "The Shared L3 cache is ON.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the Display specification for the i.MX 93 processor?", "answer": "The Display is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the DRAM controller and PHY specification for the i.MX 93 processor?", "answer": "The DRAM controller and PHY is ON.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the ARM_PLL specification for the i.MX 93 processor?", "answer": "The ARM_PLL is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the DRAM_PLL specification for the i.MX 93 processor?", "answer": "The DRAM_PLL is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the DRAM_PLL_PLL 1/2/3 specification for the i.MX 93 processor?", "answer": "The DRAM_PLL_PLL 1/2/3 is OFF.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the SYSTEM_PLL 1/2/3 specification for the i.MX 93 processor?", "answer": "The SYSTEM_PLL 1/2/3 is ON.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What is the XTAL specification for the i.MX 93 processor?", "answer": "The XTAL is ON.", "context": "Source: Low power mode definition, Page: 20", "type": "specification_query"}
{"question": "What information is contained in Table 21. Low power mode definition ...continued on page 21?", "answer": "Table 21. Low power mode definition ...continued contains information about , IDLE, SUSPEND, BBSM.", "context": "Section: 4.2.3 Chip power in different Low Power Power modes, Page: 21", "type": "table_description"}
{"question": "What is the RTC specification for the i.MX 93 processor?", "answer": "The RTC is ON.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the External DRAM device specification for the i.MX 93 processor?", "answer": "The External DRAM device is Self-Refresh.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the USB PHY specification for the i.MX 93 processor?", "answer": "The USB PHY is In Low Power State.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the DRAM clock specification for the i.MX 93 processor?", "answer": "The DRAM clock is 266 MHz.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the NOC clock specification for the i.MX 93 processor?", "answer": "The NOC clock is 133 MHz.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the AXI clock specification for the i.MX 93 processor?", "answer": "The AXI clock is 133 MHz.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the Module clocks specification for the i.MX 93 processor?", "answer": "The Module clocks is ON as needed.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the EdgeLock\u00ae Secure Enclave specification for the i.MX 93 processor?", "answer": "The EdgeLock\u00ae Secure Enclave is ON.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the GPIO Wakeup specification for the i.MX 93 processor?", "answer": "The GPIO Wakeup is Yes.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the RTC Wakeup specification for the i.MX 93 processor?", "answer": "The RTC Wakeup is Yes.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the RTC remote wakeup specification for the i.MX 93 processor?", "answer": "The RTC remote wakeup is Yes.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the USB remote wakeup specification for the i.MX 93 processor?", "answer": "The USB remote wakeup is Yes.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the Other wakeup source specification for the i.MX 93 processor?", "answer": "The Other wakeup source is Yes.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the WAKEUPMIX specification for the i.MX 93 processor?", "answer": "The WAKEUPMIX is ON.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the MLMIX specification for the i.MX 93 processor?", "answer": "The MLMIX is ON.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What is the NICMIX specification for the i.MX 93 processor?", "answer": "The NICMIX is ON as needed.", "context": "Source: Table 21. Low power mode definition ...continued, Page: 21", "type": "specification_query"}
{"question": "What information is contained in Table 22. Chip power in different LP modes on page 21?", "answer": "Table 22. Chip power in different LP modes contains information about Mode, Supply, Voltage (V), Power (mW)\u00b9.", "context": "Section: 4.2.3 Chip power in different Low Power Power modes, Page: 21", "type": "table_description"}
{"question": "What is the BBSM specification for the i.MX 93 processor?", "answer": "The BBSM is NVCC_BBSM_P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 21", "type": "specification_query"}
{"question": "What are the electrical characteristics for Supply Voltage in the i.MX 93?", "answer": "Supply Voltage: minimum 1.8V, typical 1.8V, maximum 1.8V (BBSM mode)", "context": "Page: 21, Section: 4.2.3 Chip power in different Low Power Power modes", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power Consumption in the i.MX 93?", "answer": "Power Consumption: minimum 0.14mW, typical 0.14mW, maximum 0.14mW (BBSM mode)", "context": "Page: 21, Section: 4.2.3 Chip power in different Low Power Power modes", "type": "electrical_spec"}
{"question": "What information is contained in Table 22. Chip power in different LP modes on page 22?", "answer": "Table 22. Chip power in different LP modes contains information about Mode, Supply, Voltage (V), Power (mW)1.", "context": "Section: 4.3 Power supplies requirements, requirements and restrictions, Page: 22", "type": "table_description"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is NVCC_GPIO, NVCC_SD2.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is NVCC_WAKEUP2.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDDQ_DDR.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD2_DDR.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_ANA*_1P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_ANA*_1P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_ANA_0P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_MIPI_0P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_USB_0P8.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_USB_3P3.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the SUSPEND specification for the i.MX 93 processor?", "answer": "The SUSPEND is VDD_SOC.", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What is the Total3 specification for the i.MX 93 processor?", "answer": "The Total3 is .", "context": "Source: Table 22. Chip power in different LP modes, Page: 22", "type": "specification_query"}
{"question": "What information is contained in Table 23. PLL electrical parameters on page 24?", "answer": "Table 23. PLL electrical parameters contains information about PLL type, Parameter, Value.", "context": "Section: 4.4 PLL electrical characteristics, Page: 24", "type": "table_description"}
{"question": "What is the AUDIO_PLL1 specification for the i.MX 93 processor?", "answer": "The AUDIO_PLL1 is Clock output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference clock.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Lock time time.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Jitter.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the VIDEO_PLL1 specification for the i.MX 93 processor?", "answer": "The VIDEO_PLL1 is Clock output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference clock.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Lock time time.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the SYS_PLL1 specification for the i.MX 93 processor?", "answer": "The SYS_PLL1 is Clock output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference clock.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Lock time time.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the ARM_PLL specification for the i.MX 93 processor?", "answer": "The ARM_PLL is Clock output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference clock.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Lock time time.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the DRAM_PLL1 specification for the i.MX 93 processor?", "answer": "The DRAM_PLL1 is Clock output range.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Reference clock.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Lock time time.", "context": "Source: Table 23. PLL electrical parameters, Page: 24", "type": "specification_query"}
{"question": "What information is contained in LVDS DC Characteristics on page 26?", "answer": "LVDS DC Characteristics contains information about Parameter, Symbol, Test Conditions, Min, Typ, Max, Unit.", "context": "Section: 4.5.3 LVDS DC parameters, Page: 26", "type": "table_description"}
{"question": "What is the Output Differential Voltage specification for the i.MX 93 processor?", "answer": "The Output Differential Voltage is VOD.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Output High Voltage specification for the i.MX 93 processor?", "answer": "The Output High Voltage is VOH.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Output Low Voltage specification for the i.MX 93 processor?", "answer": "The Output Low Voltage is VOL.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Offset common mode Voltage specification for the i.MX 93 processor?", "answer": "The Offset common mode Voltage is VCM.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Tri-state I/O supply supply current specification for the i.MX 93 processor?", "answer": "The Tri-state I/O supply supply current is Icc-ovdd.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Tri-state core supply supply current specification for the i.MX 93 processor?", "answer": "The Tri-state core supply supply current is Icc-vddi.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What is the Power Supply current specification for the i.MX 93 processor?", "answer": "The Power Supply current is Icc.", "context": "Source: LVDS DC Characteristics, Page: 26", "type": "specification_query"}
{"question": "What are the electrical characteristics for Output Differential Voltage in the i.MX 93?", "answer": "Output Differential Voltage: minimum 250mV, typical 350mV, maximum 450mV (RLoad = 100 \u03a9 between Pad P and Pad N)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output High Voltage in the i.MX 93?", "answer": "Output High Voltage: minimum 1.25V, typical \u2014V, maximum 1.6V (RLoad = 100 \u03a9 between Pad P and Pad N)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output Low Voltage in the i.MX 93?", "answer": "Output Low Voltage: minimum 0.9V, typical \u2014V, maximum 1.25V (RLoad = 100 \u03a9 between Pad P and Pad N)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Offset common mode Voltage in the i.MX 93?", "answer": "Offset common mode Voltage: minimum 1.125V, typical 1.2V, maximum 1.375V (\u2014)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Tri-state I/O supply supply current in the i.MX 93?", "answer": "Tri-state I/O supply supply current: minimum 0.016nA, typical \u2014nA, maximum 1700nA (VIN=OVDD or 0)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Tri-state core supply supply current in the i.MX 93?", "answer": "Tri-state core supply supply current: minimum \u2014nA, typical \u2014nA, maximum 1500nA (VIN=VDDI or 0)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power Supply current in the i.MX 93?", "answer": "Power Supply current: minimum \u2014mA, typical \u2014mA, maximum 5mA (VIN=OVDD or 0, RLoad=100 \u03a9)", "context": "Page: 26, Section: 4.5.3 LVDS DC parameters", "type": "electrical_spec"}
{"question": "What information is contained in General purpose I/O (GPIO) AC parameters on page 27?", "answer": "General purpose I/O (GPIO) AC parameters contains information about Symbol, Description, Min, Typ, Max, Unit, Condition.", "context": "Section: 4.6.1 General purpose I/O (GPIO) AC parameters, Page: 27", "type": "table_description"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 27", "type": "specification_query"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 3950ps, typical \u2014ps, maximum 5950ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x1)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 4140ps, typical \u2014ps, maximum 5600ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x1)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 1890ps, typical \u2014ps, maximum 2820ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x2)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 1790ps, typical \u2014ps, maximum 2560ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x2)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 675ps, typical \u2014ps, maximum 1950ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x3)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 584ps, typical \u2014ps, maximum 1730ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x3)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 521ps, typical \u2014ps, maximum 1320ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x4)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 442ps, typical \u2014ps, maximum 748ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x4)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 454ps, typical \u2014ps, maximum 742ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength strength x5)", "context": "Page: 27, Section: 4.6.1 General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What information is contained in General purpose I/O (GPIO) AC parameters on page 28?", "answer": "General purpose I/O (GPIO) AC parameters contains information about Symbol, Description, Min, Typ, Max, Unit, Condition.", "context": "Section: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "table_description"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: General purpose I/O (GPIO) AC parameters, Page: 28", "type": "specification_query"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 380ps, typical \u2014ps, maximum 554ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x5)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 419ps, typical \u2014ps, maximum 639ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x5)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 349ps, typical \u2014ps, maximum 506ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x6)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 4030ps, typical \u2014ps, maximum 5790ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x6)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 4410ps, typical \u2014ps, maximum 6290ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x1)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 1870ps, typical \u2014ps, maximum 2950ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x1)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 1900ps, typical \u2014ps, maximum 3310ps (Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x2)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 774ps, typical \u2014ps, maximum 1930ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x2)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 719ps, typical \u2014ps, maximum 2070ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x3)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 598ps, typical \u2014ps, maximum 1360ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x3)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 490ps, typical \u2014ps, maximum 1590ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x4)", "context": "Page: 28, Section: General purpose I/O (GPIO) AC parameters", "type": "electrical_spec"}
{"question": "What information is contained in Table 27. General purpose I/O (GPIO) AC parameters on page 29?", "answer": "Table 27. General purpose I/O (GPIO) AC parameters contains information about Symbol, Description, Min, Typ, Max, Unit, Condition.", "context": "Section: 4.6.2 DDR I/O AC electrical characteristics, Page: 29", "type": "table_description"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: Table 27. General purpose I/O (GPIO) AC parameters, Page: 29", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: Table 27. General purpose I/O (GPIO) AC parameters, Page: 29", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: Table 27. General purpose I/O (GPIO) AC parameters, Page: 29", "type": "specification_query"}
{"question": "What is the tR specification for the i.MX 93 processor?", "answer": "The tR is TX rise time.", "context": "Source: Table 27. General purpose I/O (GPIO) AC parameters, Page: 29", "type": "specification_query"}
{"question": "What is the tF specification for the i.MX 93 processor?", "answer": "The tF is TX fall time.", "context": "Source: Table 27. General purpose I/O (GPIO) AC parameters, Page: 29", "type": "specification_query"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 543ps, typical \u2014ps, maximum 1040ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x5)", "context": "Page: 29, Section: 4.6.2 DDR I/O AC electrical characteristics", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 401ps, typical \u2014ps, maximum 1160ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x5)", "context": "Page: 29, Section: 4.6.2 DDR I/O AC electrical characteristics", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 505ps, typical \u2014ps, maximum 887ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x5)", "context": "Page: 29, Section: 4.6.2 DDR I/O AC electrical characteristics", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX rise time in the i.MX 93?", "answer": "TX rise time: minimum 505ps, typical \u2014ps, maximum 887ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x6)", "context": "Page: 29, Section: 4.6.2 DDR I/O AC electrical characteristics", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX fall time in the i.MX 93?", "answer": "TX fall time: minimum 356ps, typical \u2014ps, maximum 747ps (Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x6)", "context": "Page: 29, Section: 4.6.2 DDR I/O AC electrical characteristics", "type": "electrical_spec"}
{"question": "What information is contained in LVDS AC parameters parameters on page 30?", "answer": "LVDS AC parameters parameters contains information about Parameter, Symbol, Test Conditions, Min, Typ, Max, Unit.", "context": "Section: Output transition time waveform, Page: 30", "type": "table_description"}
{"question": "What is the Lane skew specification for the i.MX 93 processor?", "answer": "The Lane skew is tSKew.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Lane skew specification for the i.MX 93 processor?", "answer": "The Lane skew is tSKew.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Transition Low to High time specification for the i.MX 93 processor?", "answer": "The Transition Low to High time is tTLH.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Transition High to Low time specification for the i.MX 93 processor?", "answer": "The Transition High to Low time is tTHL.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Operating data rate specification for the i.MX 93 processor?", "answer": "The Operating data rate is f.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Offset peak to peak voltage imbalance specification for the i.MX 93 processor?", "answer": "The Offset peak to peak voltage imbalance is VOSPP.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Tri-state I/O supply current imbalance specification for the i.MX 93 processor?", "answer": "The Tri-state I/O supply current imbalance is Icc-ovdd.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Tri-state I/O core supply current imbalance specification for the i.MX 93 processor?", "answer": "The Tri-state I/O core supply current imbalance is Icc-vddi.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Tri-state core supply supply current specification for the i.MX 93 processor?", "answer": "The Tri-state core supply supply current is Icc-vddi.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What is the Power Supply Supply current specification for the i.MX 93 processor?", "answer": "The Power Supply Supply current is Icc.", "context": "Source: LVDS AC parameters parameters, Page: 30", "type": "specification_query"}
{"question": "What are the electrical characteristics for Lane skew in the i.MX 93?", "answer": "Lane skew: minimum \u2014ns, typical 0.25ns, maximum \u2014ns (Rload = 100 \u03a9)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Lane skew in the i.MX 93?", "answer": "Lane skew: minimum \u2014Unit Interval (UI), typical \u2014Unit Interval (UI), maximum 0.3Unit Interval (UI) (Cload = 2 pF)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition Low to High time in the i.MX 93?", "answer": "Transition Low to High time: minimum \u2014Unit Interval (UI), typical \u2014Unit Interval (UI), maximum 0.3Unit Interval (UI) (Cload = 2 pF)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition High to Low time in the i.MX 93?", "answer": "Transition High to Low time: minimum \u2014Unit Interval (UI), typical \u2014Unit Interval (UI), maximum 0.3Unit Interval (UI) (Cload = 2 pF)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Operating data rate in the i.MX 93?", "answer": "Operating data rate: minimum \u2014Mbps, typical \u2014Mbps, maximum 560Mbps (\u2014)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Offset peak to peak voltage imbalance in the i.MX 93?", "answer": "Offset peak to peak voltage imbalance: minimum \u2014mV, typical \u2014mV, maximum 150mV (\u2014)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Tri-state I/O supply current imbalance in the i.MX 93?", "answer": "Tri-state I/O supply current imbalance: minimum 0.016nA, typical \u2014nA, maximum 1700nA (VIN=OVDD or 0)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Tri-state I/O core supply current imbalance in the i.MX 93?", "answer": "Tri-state I/O core supply current imbalance: minimum \u2014nA, typical \u2014nA, maximum 1500nA (VIN=VDDI or 0)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Tri-state core supply supply current in the i.MX 93?", "answer": "Tri-state core supply supply current: minimum \u2014nA, typical \u2014nA, maximum 1500nA (VIN=VDDI or 0)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Power Supply Supply current in the i.MX 93?", "answer": "Power Supply Supply current: minimum \u2014mA, typical \u2014mA, maximum 5mA (VIN=OVDD or 0)", "context": "Page: 30, Section: Output transition time waveform", "type": "electrical_spec"}
{"question": "What information is contained in Table 29. Reset timing parameters on page 31?", "answer": "Table 29. Reset timing parameters contains information about ID, Parameter, Min, Max, Unit.", "context": "Section: 4.7 Differential I/O output buffer impedance, Page: 31", "type": "table_description"}
{"question": "What is the CC1 specification for the i.MX 93 processor?", "answer": "The CC1 is Duration of POR_B to be qualified as valid..", "context": "Source: Table 29. Reset timing parameters, Page: 31", "type": "specification_query"}
{"question": "What information is contained in Table 30. WDOGx_B timing parameters on page 31?", "answer": "Table 30. WDOGx_B timing parameters contains information about ID, Parameter, Min, Max, Unit.", "context": "Section: 4.7 Differential I/O output buffer impedance, Page: 31", "type": "table_description"}
{"question": "What is the CC3 specification for the i.MX 93 processor?", "answer": "The CC3 is Duration of WDOG1_B Assertion.", "context": "Source: Table 30. WDOGx_B timing parameters, Page: 31", "type": "specification_query"}
{"question": "What are the electrical characteristics for POR_B rise/fall times in the i.MX 93?", "answer": "POR_B rise/fall times: minimum 400 \u00b5s\u00b5s, maximum 400 \u00b5s\u00b5s (Must be 400 \u00b5s or less)", "context": "Page: 31, Section: 4.7 Differential I/O output buffer impedance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RTC_XTALI frequency in the i.MX 93?", "answer": "RTC_XTALI frequency: minimum 32 kHzkHz, maximum 32 kHzkHz (Approximately 32 kHz)", "context": "Page: 31, Section: 4.7 Differential I/O output buffer impedance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RTC_XTALI cycle duration in the i.MX 93?", "answer": "RTC_XTALI cycle duration: minimum 30 \u00b5s\u00b5s, maximum 30 \u00b5s\u00b5s (One period or approximately 30 \u00b5s)", "context": "Page: 31, Section: 4.7 Differential I/O output buffer impedance", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for JTAG Test Clock Input Timing in the i.MX 93?", "answer": "JTAG Test Clock Input Timing: minimum Not specifiedns, typical Not specifiedns, maximum Not specifiedns (Refer to Figure 10)", "context": "Page: 32, Section: 4.8.3 JTAG timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for JTAG Boundary Scan Timing in the i.MX 93?", "answer": "JTAG Boundary Scan Timing: minimum Not specifiedns, typical Not specifiedns, maximum Not specifiedns (Refer to Figure 11 and Figure 12)", "context": "Page: 32, Section: 4.8.3 JTAG timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in SWD timing parameters on page 34?", "answer": "SWD timing parameters contains information about Symbol, Description, Min, Max, Unit.", "context": "Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X), Page: 34", "type": "table_description"}
{"question": "What is the S0 specification for the i.MX 93 processor?", "answer": "The S0 is SWD_CLK frequency.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S1 specification for the i.MX 93 processor?", "answer": "The S1 is SWD_CLK cycle time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S2 specification for the i.MX 93 processor?", "answer": "The S2 is SWD_CLK pulse width.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S3 specification for the i.MX 93 processor?", "answer": "The S3 is Input data setup time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S4 specification for the i.MX 93 processor?", "answer": "The S4 is Input data hold time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S5 specification for the i.MX 93 processor?", "answer": "The S5 is Output data hold valid time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S5 specification for the i.MX 93 processor?", "answer": "The S5 is Output data valid time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S6 specification for the i.MX 93 processor?", "answer": "The S6 is Output high impedance time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What is the S7 specification for the i.MX 93 processor?", "answer": "The S7 is Output data invalid time.", "context": "Source: SWD timing parameters, Page: 34", "type": "specification_query"}
{"question": "What are the electrical characteristics for SWD_CLK frequency in the i.MX 93?", "answer": "SWD_CLK frequency: minimum --MHz, maximum 50MHz (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SWD_CLK cycle time in the i.MX 93?", "answer": "SWD_CLK cycle time: minimum 20ns, maximum --ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SWD_CLK pulse width in the i.MX 93?", "answer": "SWD_CLK pulse width: minimum 10ns, maximum --ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input data setup time in the i.MX 93?", "answer": "Input data setup time: minimum 5ns, maximum --ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input data hold time in the i.MX 93?", "answer": "Input data hold time: minimum 5ns, maximum --ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data hold valid time in the i.MX 93?", "answer": "Output data hold valid time: minimum 5ns, maximum 14ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data valid time in the i.MX 93?", "answer": "Output data valid time: minimum --ns, maximum 14ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output high impedance time in the i.MX 93?", "answer": "Output high impedance time: minimum --ns, maximum 14ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data invalid time in the i.MX 93?", "answer": "Output data invalid time: minimum 0ns, maximum --ns (N/A)", "context": "Page: 34, Section: 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)", "type": "electrical_spec"}
{"question": "What information is contained in i.MX 93 DRAM controller supported SDRAM configurations on page 35?", "answer": "i.MX 93 DRAM controller supported SDRAM configurations contains information about Parameter, LPDDR4/LPDDR4X.", "context": "Section: 4.8.5.1 Clock/data/command/address/address pin allocations, Page: 35", "type": "table_description"}
{"question": "What is the Number of Controllers specification for the i.MX 93 processor?", "answer": "The Number of Controllers is 1.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Number of Channels specification for the i.MX 93 processor?", "answer": "The Number of Channels is 1.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Number of Chip Selects specification for the i.MX 93 processor?", "answer": "The Number of Chip Selects is 2.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Bus Width specification for the i.MX 93 processor?", "answer": "The Bus Width is 16-bit.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Maximum supported data rate specification for the i.MX 93 processor?", "answer": "The Maximum supported data rate is .", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Low drive mode specification for the i.MX 93 processor?", "answer": "The Low drive mode is 1866 MT/s.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Nominal drive mode specification for the i.MX 93 processor?", "answer": "The Nominal drive mode is 2880 MT/s.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What is the Overdrive mode specification for the i.MX 93 processor?", "answer": "The Overdrive mode is 3733 MT/s.", "context": "Source: i.MX 93 DRAM controller supported SDRAM configurations, Page: 35", "type": "specification_query"}
{"question": "What are the electrical characteristics for Maximum supported data rate (Low drive mode) in the i.MX 93?", "answer": "Maximum supported data rate (Low drive mode): minimum 1866MT/s, typical 1866MT/s, maximum 1866MT/s", "context": "Page: 35, Section: 4.8.5.1 Clock/data/command/address/address pin allocations", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported data rate (Nominal drive mode) in the i.MX 93?", "answer": "Maximum supported data rate (Nominal drive mode): minimum 2880MT/s, typical 2880MT/s, maximum 2880MT/s", "context": "Page: 35, Section: 4.8.5.1 Clock/data/command/address/address pin allocations", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported data rate (Overdrive mode) in the i.MX 93?", "answer": "Maximum supported data rate (Overdrive mode): minimum 3733MT/s, typical 3733MT/s, maximum 3733MT/s", "context": "Page: 35, Section: 4.8.5.1 Clock/data/command/address/address pin allocations", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum data rate for 9x9 mm package in the i.MX 93?", "answer": "Maximum data rate for 9x9 mm package: minimum 3200MT/s, typical 3200MT/s, maximum 3200MT/s (LPDDR4/LPDDR4X)", "context": "Page: 35, Section: 4.8.5.1 Clock/data/command/address/address pin allocations", "type": "electrical_spec"}
{"question": "What information is contained in Table 34. MIPI high-speed transmitter DC specifications on page 36?", "answer": "Table 34. MIPI high-speed transmitter DC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.1 MIPI HS-TX specifications, Page: 36", "type": "table_description"}
{"question": "What is the V_CMTX^1 specification for the i.MX 93 processor?", "answer": "The V_CMTX^1 is High Speed Transmit Static Common Common Mode Voltage.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the |\u0394V_CMTX|(1,0) specification for the i.MX 93 processor?", "answer": "The |\u0394V_CMTX|(1,0) is V_CMTX mismatch when Output is Differential-1 or Differential-0.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the |V_OD|^1 specification for the i.MX 93 processor?", "answer": "The |V_OD|^1 is High Speed Transmit Differential Voltage.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the |\u0394V_OD| specification for the i.MX 93 processor?", "answer": "The |\u0394V_OD| is V_OD mismatch when when Output is Differential-1 or Differential-0.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_OHHS specification for the i.MX 93 processor?", "answer": "The V_OHHS is High Speed Output High Voltage.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_OHHS specification for the i.MX 93 processor?", "answer": "The V_OHHS is High Single Ended Output High Voltage.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the Z_OS specification for the i.MX 93 processor?", "answer": "The Z_OS is Single Ended Output Output Impedance.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the \u0394Z_OS specification for the i.MX 93 processor?", "answer": "The \u0394Z_OS is Single Ended Output Output Impedance Mismatch.", "context": "Source: Table 34. MIPI high-speed transmitter DC specifications, Page: 36", "type": "specification_query"}
{"question": "What information is contained in Table 35. MIPI high-speed transmitter AC specifications on page 36?", "answer": "Table 35. MIPI high-speed transmitter AC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.1 MIPI HS-TX specifications, Page: 36", "type": "table_description"}
{"question": "What is the \u0394V_CMTX(HF) specification for the i.MX 93 processor?", "answer": "The \u0394V_CMTX(HF) is Common-level variations above 450 MHz.", "context": "Source: Table 35. MIPI high-speed transmitter AC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the \u0394V_CMTX(LF) specification for the i.MX 93 processor?", "answer": "The \u0394V_CMTX(LF) is Common-level variation between 50-450 MHz.", "context": "Source: Table 35. MIPI high-speed transmitter AC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the \u0394V_CMTX(LF) specification for the i.MX 93 processor?", "answer": "The \u0394V_CMTX(LF) is Common-level variation between 50-450 MHz.", "context": "Source: Table 35. MIPI high-speed transmitter AC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the t_R and t_F^1 specification for the i.MX 93 processor?", "answer": "The t_R and t_F^1 is Rise Time and Fall Time (20% to 80%).", "context": "Source: Table 35. MIPI high-speed transmitter AC specifications, Page: 36", "type": "specification_query"}
{"question": "What information is contained in Table 36. MIPI high-speed receiver DC specifications on page 36?", "answer": "Table 36. MIPI high-speed receiver DC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.1 MIPI HS-TX specifications, Page: 36", "type": "table_description"}
{"question": "What is the V_IDTH specification for the i.MX 93 processor?", "answer": "The V_IDTH is Differential input high voltage voltage threshold.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_IDTL specification for the i.MX 93 processor?", "answer": "The V_IDTL is Differential input low voltage threshold.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_IDTLHS specification for the i.MX 93 processor?", "answer": "The V_IDTLHS is Differential input low voltage threshold.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_IHHS specification for the i.MX 93 processor?", "answer": "The V_IHHS is Single ended input high voltage.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_ILHS specification for the i.MX 93 processor?", "answer": "The V_ILHS is Single ended input low voltage.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the V_CMRXDC specification for the i.MX 93 processor?", "answer": "The V_CMRXDC is Input common mode voltage.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What is the Z_ID specification for the i.MX 93 processor?", "answer": "The Z_ID is Differential input impedance.", "context": "Source: Table 36. MIPI high-speed receiver DC specifications, Page: 36", "type": "specification_query"}
{"question": "What are the electrical characteristics for High Speed Transmit Static Common Common Mode Voltage in the i.MX 93?", "answer": "High Speed Transmit Static Common Common Mode Voltage: minimum 150mV, typical 200mV, maximum 250mV (Driving into load impedance anywhere in the Z_PD range)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for V_CMTX mismatch when Output is Differential-1 or Differential-0 in the i.MX 93?", "answer": "V_CMTX mismatch when Output is Differential-1 or Differential-0: minimum \u2014mV, typical \u2014mV, maximum 5mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for High Speed Transmit Differential Voltage in the i.MX 93?", "answer": "High Speed Transmit Differential Voltage: minimum 140mV, typical 200mV, maximum 270mV (Driving into load impedance anywhere in the Z_PD range)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for V_OD mismatch when Output is Differential-1 or Differential-0 in the i.MX 93?", "answer": "V_OD mismatch when Output is Differential-1 or Differential-0: minimum \u2014mV, typical \u2014mV, maximum 14mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for High Speed Output High Voltage in the i.MX 93?", "answer": "High Speed Output High Voltage: minimum \u2014mV, typical \u2014mV, maximum 360mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for High Single Ended Output High Voltage in the i.MX 93?", "answer": "High Single Ended Output High Voltage: minimum \u2014\u03a9, typical \u2014\u03a9, maximum 60\u03a9 (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Single Ended Output Output Impedance in the i.MX 93?", "answer": "Single Ended Output Output Impedance: minimum 40\u03a9, typical 50\u03a9, maximum 62.5\u03a9 (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Single Ended Output Output Impedance Mismatch in the i.MX 93?", "answer": "Single Ended Output Output Impedance Mismatch: minimum \u2014%, typical \u2014%, maximum 10% (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Common-level variations above 450 MHz in the i.MX 93?", "answer": "Common-level variations above 450 MHz: minimum \u2014mVRMS, typical \u2014mVRMS, maximum 15mVRMS (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Common-level variation between 50-450 MHz in the i.MX 93?", "answer": "Common-level variation between 50-450 MHz: minimum \u2014mVPEAK, typical \u2014mVPEAK, maximum 25mVPEAK (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Rise Time and Fall Time (20% to 80%) in the i.MX 93?", "answer": "Rise Time and Fall Time (20% to 80%): minimum 100ps, typical \u2014ps, maximum 0.35 x UIps (UI is the long-term average unit interval)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Differential input high voltage voltage threshold in the i.MX 93?", "answer": "Differential input high voltage voltage threshold: minimum \u2014mV, typical \u2014mV, maximum 70mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Differential input low voltage threshold in the i.MX 93?", "answer": "Differential input low voltage threshold: minimum -70mV, typical \u2014mV, maximum 70mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Differential input low voltage threshold in the i.MX 93?", "answer": "Differential input low voltage threshold: minimum -70mV, typical \u2014mV, maximum \u2014mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Single ended input high voltage in the i.MX 93?", "answer": "Single ended input high voltage: minimum \u2014mV, typical \u2014mV, maximum 460mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Single ended input low voltage in the i.MX 93?", "answer": "Single ended input low voltage: minimum -40mV, typical \u2014mV, maximum \u2014mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input common mode voltage in the i.MX 93?", "answer": "Input common mode voltage: minimum 70mV, typical \u2014mV, maximum 330mV (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Differential input impedance in the i.MX 93?", "answer": "Differential input impedance: minimum 80\u03a9, typical 100\u03a9, maximum 125\u03a9 (\u2014)", "context": "Page: 36, Section: 4.9.1.1 MIPI HS-TX specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 37. MIPI high-speed receiver AC specifications on page 37?", "answer": "Table 37. MIPI high-speed receiver AC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.3 MIPI-LP-TX specifications, Page: 37", "type": "table_description"}
{"question": "What is the \u0394V_CM RX(HF)1 specification for the i.MX 93 processor?", "answer": "The \u0394V_CM RX(HF)1 is Common mode interference beyond 450 MHz.", "context": "Source: Table 37. MIPI high-speed receiver AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the \u0394V_CM RX(LF) specification for the i.MX 93 processor?", "answer": "The \u0394V_CM RX(LF) is Common mode interference between 50 and 450 MHz.", "context": "Source: Table 37. MIPI high-speed receiver AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the C_CM specification for the i.MX 93 processor?", "answer": "The C_CM is Common mode termination.", "context": "Source: Table 37. MIPI high-speed receiver AC specifications, Page: 37", "type": "specification_query"}
{"question": "What information is contained in Table 38. MIPI low-power transmitter DC specifications on page 37?", "answer": "Table 38. MIPI low-power transmitter DC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.3 MIPI-LP-TX specifications, Page: 37", "type": "table_description"}
{"question": "What is the V_OH1 specification for the i.MX 93 processor?", "answer": "The V_OH1 is Thevenin Output High Level.", "context": "Source: Table 38. MIPI low-power transmitter DC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the V_OL specification for the i.MX 93 processor?", "answer": "The V_OL is Thevenin Output Low Level.", "context": "Source: Table 38. MIPI low-power transmitter DC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the Z_OLP2 specification for the i.MX 93 processor?", "answer": "The Z_OLP2 is Output Impedance of Low Power Power Transmitter.", "context": "Source: Table 38. MIPI low-power transmitter DC specifications, Page: 37", "type": "specification_query"}
{"question": "What information is contained in Table 39. MIPI low-power transmitter AC specifications on page 37?", "answer": "Table 39. MIPI low-power transmitter AC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.3 MIPI-LP-TX specifications, Page: 37", "type": "table_description"}
{"question": "What is the T_RLP/T_FLP1 specification for the i.MX 93 processor?", "answer": "The T_RLP/T_FLP1 is 15% to 85% Rise Time and Fall Time.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the T_REOT2,3 specification for the i.MX 93 processor?", "answer": "The T_REOT2,3 is 30% to 85% Rise Time and Fall Time.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the T_LP-PULSE-TX4 specification for the i.MX 93 processor?", "answer": "The T_LP-PULSE-TX4 is Pulse width of LP exclusive-OR clock: First LP exclusive-OR clock pulse after Stop state or last pulse before Stop state.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the T_LP-PULSE-TX4 specification for the i.MX 93 processor?", "answer": "The T_LP-PULSE-TX4 is Pulse width of LP exclusive-OR clock: All other pulses.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the T_LP-PER-TX specification for the i.MX 93 processor?", "answer": "The T_LP-PER-TX is Period of LP exclusive-OR clock.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the \u03b4V/\u03b4tSR1,5,6,7 specification for the i.MX 93 processor?", "answer": "The \u03b4V/\u03b4tSR1,5,6,7 is Slew Rate @ CLOAD = 0 pF.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the \u03b4V/\u03b4tSR1,5,6,7 specification for the i.MX 93 processor?", "answer": "The \u03b4V/\u03b4tSR1,5,6,7 is Slew Rate @ CLOAD = 5 pF.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the \u03b4V/\u03b4tSR1,5,6,7 specification for the i.MX 93 processor?", "answer": "The \u03b4V/\u03b4tSR1,5,6,7 is Slew Rate @ CLOAD = 20 pF.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the \u03b4V/\u03b4tSR1,5,6,7 specification for the i.MX 93 processor?", "answer": "The \u03b4V/\u03b4tSR1,5,6,7 is Slew Rate @ CLOAD = 70 pF.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What is the C_LOAD specification for the i.MX 93 processor?", "answer": "The C_LOAD is Load Capacitance.", "context": "Source: Table 39. MIPI low-power transmitter AC specifications, Page: 37", "type": "specification_query"}
{"question": "What are the electrical characteristics for Common mode interference beyond 450 MHz in the i.MX 93?", "answer": "Common mode interference beyond 450 MHz: minimum --mV, typical --mV, maximum 50mV (Peak amplitude of a sine wave superimposed on the receiver inputs.)", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Common mode interference between 50 and 450 MHz in the i.MX 93?", "answer": "Common mode interference between 50 and 450 MHz: minimum -25mV, typical --mV, maximum 25mV", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Common mode termination in the i.MX 93?", "answer": "Common mode termination: minimum --pF, typical --pF, maximum 60pF", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Thevenin Output High Level in the i.MX 93?", "answer": "Thevenin Output High Level: minimum 1.1V, typical 1.2V, maximum 1.3V (Core supply variation limited from 1.1 V to 1.3 V.)", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Thevenin Output Low Level in the i.MX 93?", "answer": "Thevenin Output Low Level: minimum -50mV, typical --mV, maximum 50mV", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output Impedance of Low Power Power Transmitter in the i.MX 93?", "answer": "Output Impedance of Low Power Power Transmitter: minimum 110\u03a9, typical --\u03a9, maximum --\u03a9 (No specified maximum; meets TRLP/TFLP specification.)", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for 15% to 85% Rise Time and Fall Time in the i.MX 93?", "answer": "15% to 85% Rise Time and Fall Time: minimum --ns, typical --ns, maximum 25ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for 30% to 85% Rise Time and Fall Time in the i.MX 93?", "answer": "30% to 85% Rise Time and Fall Time: minimum --ns, typical --ns, maximum 35ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Pulse width of LP exclusive-OR clock (first pulse after Stop state or last pulse before Stop state) in the i.MX 93?", "answer": "Pulse width of LP exclusive-OR clock (first pulse after Stop state or last pulse before Stop state): minimum 40ns, typical --ns, maximum --ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Pulse width of LP exclusive-OR clock (all other pulses) in the i.MX 93?", "answer": "Pulse width of LP exclusive-OR clock (all other pulses): minimum 20ns, typical --ns, maximum --ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Period of LP exclusive-OR clock in the i.MX 93?", "answer": "Period of LP exclusive-OR clock: minimum 90ns, typical --ns, maximum --ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Slew Rate @ CLOAD = 0 pF in the i.MX 93?", "answer": "Slew Rate @ CLOAD = 0 pF: minimum 25mV/ns, typical --mV/ns, maximum 500mV/ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Slew Rate @ CLOAD = 5 pF in the i.MX 93?", "answer": "Slew Rate @ CLOAD = 5 pF: minimum 25mV/ns, typical --mV/ns, maximum 300mV/ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Slew Rate @ CLOAD = 20 pF in the i.MX 93?", "answer": "Slew Rate @ CLOAD = 20 pF: minimum 25mV/ns, typical --mV/ns, maximum 250mV/ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Slew Rate @ CLOAD = 70 pF in the i.MX 93?", "answer": "Slew Rate @ CLOAD = 70 pF: minimum 25mV/ns, typical --mV/ns, maximum 150mV/ns", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Load Capacitance in the i.MX 93?", "answer": "Load Capacitance: minimum 0pF, typical --pF, maximum 70pF (Includes low equivalent transmission line capacitance.)", "context": "Page: 37, Section: 4.9.1.3 MIPI-LP-TX specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 40. MIPI low power receiver DC specifications on page 38?", "answer": "Table 40. MIPI low power receiver DC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.4 MIPI LP-RX specifications, Page: 38", "type": "table_description"}
{"question": "What is the V_IH specification for the i.MX 93 processor?", "answer": "The V_IH is Logic 1 input voltage.", "context": "Source: Table 40. MIPI low power receiver DC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the V_IL specification for the i.MX 93 processor?", "answer": "The V_IL is Logic 0 input voltage, not in ULP state.", "context": "Source: Table 40. MIPI low power receiver DC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the V_IL_ULPS specification for the i.MX 93 processor?", "answer": "The V_IL_ULPS is Logic 0 input voltage, ULP state.", "context": "Source: Table 40. MIPI low power receiver DC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the V_HYST specification for the i.MX 93 processor?", "answer": "The V_HYST is Input hysteresis.", "context": "Source: Table 40. MIPI low power receiver DC specifications, Page: 38", "type": "specification_query"}
{"question": "What information is contained in Table 41. MIPI low power receiver AC specifications on page 38?", "answer": "Table 41. MIPI low power receiver AC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.4 MIPI LP-RX specifications, Page: 38", "type": "table_description"}
{"question": "What is the eSPIKE^1,2 specification for the i.MX 93 processor?", "answer": "The eSPIKE^1,2 is Input pulse rejection.", "context": "Source: Table 41. MIPI low power receiver AC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the T_MIN-RX^3 specification for the i.MX 93 processor?", "answer": "The T_MIN-RX^3 is Minimum pulse width response.", "context": "Source: Table 41. MIPI low power receiver AC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the V_INT specification for the i.MX 93 processor?", "answer": "The V_INT is Peak Interference amplitude.", "context": "Source: Table 41. MIPI low power receiver AC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the f_INT specification for the i.MX 93 processor?", "answer": "The f_INT is Interference frequency.", "context": "Source: Table 41. MIPI low power receiver AC specifications, Page: 38", "type": "specification_query"}
{"question": "What information is contained in Table 42. MIPI contention detector DC specifications on page 38?", "answer": "Table 42. MIPI contention detector DC specifications contains information about Symbol, Parameter, Min, Typ, Max, Unit.", "context": "Section: 4.9.1.4 MIPI LP-RX specifications, Page: 38", "type": "table_description"}
{"question": "What is the V_IHCD specification for the i.MX 93 processor?", "answer": "The V_IHCD is Logic 1 contention threshold.", "context": "Source: Table 42. MIPI contention detector DC specifications, Page: 38", "type": "specification_query"}
{"question": "What is the V_ILCD specification for the i.MX 93 processor?", "answer": "The V_ILCD is Logic 0 contention threshold.", "context": "Source: Table 42. MIPI contention detector DC specifications, Page: 38", "type": "specification_query"}
{"question": "What are the electrical characteristics for Logic 1 input voltage in the i.MX 93?", "answer": "Logic 1 input voltage: minimum 740mV, typical \u2014mV, maximum \u2014mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Logic 0 input voltage, not in ULP state in the i.MX 93?", "answer": "Logic 0 input voltage, not in ULP state: minimum \u2014mV, typical \u2014mV, maximum 550mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Logic 0 input voltage, ULP state in the i.MX 93?", "answer": "Logic 0 input voltage, ULP state: minimum \u2014mV, typical \u2014mV, maximum 300mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input hysteresis in the i.MX 93?", "answer": "Input hysteresis: minimum 25mV, typical \u2014mV, maximum \u2014mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input pulse rejection in the i.MX 93?", "answer": "Input pulse rejection: minimum \u2014V.ps, typical \u2014V.ps, maximum 300V.ps (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Minimum pulse width response in the i.MX 93?", "answer": "Minimum pulse width response: minimum 20ns, typical \u2014ns, maximum \u2014ns (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Peak Interference amplitude in the i.MX 93?", "answer": "Peak Interference amplitude: minimum \u2014mV, typical \u2014mV, maximum 200mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Interference frequency in the i.MX 93?", "answer": "Interference frequency: minimum 450MHz, typical \u2014MHz, maximum \u2014MHz (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Logic 1 contention threshold in the i.MX 93?", "answer": "Logic 1 contention threshold: minimum 450mV, typical \u2014mV, maximum \u2014mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Logic 0 contention threshold in the i.MX 93?", "answer": "Logic 0 contention threshold: minimum \u2014mV, typical \u2014mV, maximum 200mV (\u2014)", "context": "Page: 38, Section: 4.9.1.4 MIPI LP-RX specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 43. LCD timing parameters on page 39?", "answer": "Table 43. LCD timing parameters contains information about ID, Parameter, Symbol, Min, Max, Unit.", "context": "Section: 4.10 Audio, Page: 39", "type": "table_description"}
{"question": "What is the L1 specification for the i.MX 93 processor?", "answer": "The L1 is LCD pixel clock frequency.", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L specification for the i.MX 93 processor?", "answer": "The L is LCD pixel clock frequency.", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L2 specification for the i.MX 93 processor?", "answer": "The L2 is LCD pixel clock high (falling edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L3 specification for the i.MX 93 processor?", "answer": "The L3 is LCD pixel clock low (rising edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L4 specification for the i.MX 93 processor?", "answer": "The L4 is LCD pixel clock high to data valid valid (falling edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L5 specification for the i.MX 93 processor?", "answer": "The L5 is LCD pixel clock low to data valid (rising edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L6 specification for the i.MX 93 processor?", "answer": "The L6 is LCD pixel clock high to control signal valid (falling edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What is the L7 specification for the i.MX 93 processor?", "answer": "The L7 is LCD pixel clock low to control signal valid (rising edge capture).", "context": "Source: Table 43. LCD timing parameters, Page: 39", "type": "specification_query"}
{"question": "What are the electrical characteristics for Output timing valid for maximum external load in the i.MX 93?", "answer": "Output timing valid for maximum external load: minimum 25pF, maximum 25pF (Assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series timing resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.)", "context": "Page: 39, Section: 4.10 Audio", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Input series timing resistance in the i.MX 93?", "answer": "Input series timing resistance: minimum 3ns (20%/80%), maximum 3ns (20%/80%) (Assumes an input signal slew rate of 3 ns (20%/80%).)", "context": "Page: 39, Section: 4.10 Audio", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum frequency supported in the i.MX 93?", "answer": "Maximum frequency supported: maximum 52MHz (When NVCC_xxxx operating at 3.3 V.)", "context": "Page: 39, Section: 4.10 Audio", "type": "electrical_spec"}
{"question": "What is the memory address of the SAI_RCR2 register?", "answer": "The SAI_RCR2 register is located at address Not specified.", "context": "Page: 39", "type": "register_address"}
{"question": "What is the function of bits BCI in the SAI_RCR2 register?", "answer": "Bits BCI are the Bit Clock Invert field. Inverts the polarity of the serial clock (SAI_BCLK).", "context": "Register: SAI_RCR2 (Not specified), Page: 39", "type": "register_field"}
{"question": "What is the function of bits BCP in the SAI_RCR2 register?", "answer": "Bits BCP are the Bit Clock Polarity field. Inverts the polarity of the serial clock (SAI_BCLK).", "context": "Register: SAI_RCR2 (Not specified), Page: 39", "type": "register_field"}
{"question": "What is the memory address of the SAI_TCR4 register?", "answer": "The SAI_TCR4 register is located at address Not specified.", "context": "Page: 39", "type": "register_address"}
{"question": "What is the function of bits FSP in the SAI_TCR4 register?", "answer": "Bits FSP are the Frame Sync Polarity field. Inverts the polarity of the frame sync signal (SAI_FS).", "context": "Register: SAI_TCR4 (Not specified), Page: 39", "type": "register_field"}
{"question": "What information is contained in Controller mode SAI timing (50 MHz) on page 40?", "answer": "Controller mode SAI timing (50 MHz) contains information about Num, Characteristic, Min, Max, Unit.", "context": "Section: Controller mode SAI timing, Page: 40", "type": "table_description"}
{"question": "What is the S1 specification for the i.MX 93 processor?", "answer": "The S1 is SAI_MCLK cycle time.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S2 specification for the i.MX 93 processor?", "answer": "The S2 is SAI_MCLK pulse width high/low.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S3 specification for the i.MX 93 processor?", "answer": "The S3 is SAI_BCLK cycle time.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S4 specification for the i.MX 93 processor?", "answer": "The S4 is SAI_BCLK pulse width high/low.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S5 specification for the i.MX 93 processor?", "answer": "The S5 is SAI_BCLK to SAI_FS output valid.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S5 specification for the i.MX 93 processor?", "answer": "The S5 is SAI_BCLK to SAI_FS output valid.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S6 specification for the i.MX 93 processor?", "answer": "The S6 is SAI_BCLK to SAI_FS output invalid.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S7 specification for the i.MX 93 processor?", "answer": "The S7 is SAI_BCLK to SAI_TXD valid.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S8 specification for the i.MX 93 processor?", "answer": "The S8 is SAI_BCLK to SAI_TXD invalid.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S9 specification for the i.MX 93 processor?", "answer": "The S9 is SAI_RXD/SAI_FS input setup before SAI_BCLK.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S10 specification for the i.MX 93 processor?", "answer": "The S10 is SAI_RXD/SAI_FS input hold after SAI_BCLK.", "context": "Source: Controller mode SAI timing (50 MHz), Page: 40", "type": "specification_query"}
{"question": "What information is contained in Controller mode SAI timing (25 MHz) on page 40?", "answer": "Controller mode SAI timing (25 MHz) contains information about Num, Characteristic, Min, Max, Unit.", "context": "Section: Controller mode SAI timing, Page: 40", "type": "table_description"}
{"question": "What is the S1 specification for the i.MX 93 processor?", "answer": "The S1 is SAI_MCLK cycle time.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S2 specification for the i.MX 93 processor?", "answer": "The S2 is SAI_MCLK pulse width high/low.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S3 specification for the i.MX 93 processor?", "answer": "The S3 is SAI_BCLK cycle time.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S4 specification for the i.MX 93 processor?", "answer": "The S4 is SAI_BCLK pulse width high/low.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S5 specification for the i.MX 93 processor?", "answer": "The S5 is SAI_BCLK to SAI_FS output valid.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S6 specification for the i.MX 93 processor?", "answer": "The S6 is SAI_BCLK to SAI_FS output invalid.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S7 specification for the i.MX 93 processor?", "answer": "The S7 is SAI_BCLK to SAI_TXD valid.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S8 specification for the i.MX 93 processor?", "answer": "The S8 is SAI_BCLK to SAI_TXD invalid.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S9 specification for the i.MX 93 processor?", "answer": "The S9 is SAI_RXD/SAI_FS input setup before SAI_BCLK.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What is the S10 specification for the i.MX 93 processor?", "answer": "The S10 is SAI_RXD/SAI_FS input hold after SAI_BCLK.", "context": "Source: Controller mode SAI timing (25 MHz), Page: 40", "type": "specification_query"}
{"question": "What are the electrical characteristics for SAI_MCLK cycle time (50 MHz) in the i.MX 93?", "answer": "SAI_MCLK cycle time (50 MHz): minimum 20ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_MCLK pulse width high/low (50 MHz) in the i.MX 93?", "answer": "SAI_MCLK pulse width high/low (50 MHz): minimum 40%MCLK period, maximum 60%MCLK period", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK cycle time (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK cycle time (50 MHz): minimum 20ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK pulse width high/low (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK pulse width high/low (50 MHz): minimum 40%BCLK period, maximum 60%BCLK period", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_FS output valid (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_FS output valid (50 MHz): minimum \u2014BCLK period, maximum 3BCLK period", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_FS output valid (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_FS output valid (50 MHz): minimum \u2014ns, maximum 3ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_FS output invalid (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_FS output invalid (50 MHz): minimum -2ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_TXD valid (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_TXD valid (50 MHz): minimum \u2014ns, maximum 3ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_TXD invalid (50 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_TXD invalid (50 MHz): minimum -2ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_RXD/SAI_FS input setup before SAI_BCLK (50 MHz) in the i.MX 93?", "answer": "SAI_RXD/SAI_FS input setup before SAI_BCLK (50 MHz): minimum 3ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_RXD/SAI_FS input hold after SAI_BCLK (50 MHz) in the i.MX 93?", "answer": "SAI_RXD/SAI_FS input hold after SAI_BCLK (50 MHz): minimum 2ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_MCLK cycle time (25 MHz) in the i.MX 93?", "answer": "SAI_MCLK cycle time (25 MHz): minimum 40ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_MCLK pulse width high/low (25 MHz) in the i.MX 93?", "answer": "SAI_MCLK pulse width high/low (25 MHz): minimum 40%MCLK period, maximum 60%MCLK period", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK cycle time (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK cycle time (25 MHz): minimum 40ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK pulse width high/low (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK pulse width high/low (25 MHz): minimum 40%BCLK period, maximum 60%BCLK period", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_FS output valid (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_FS output valid (25 MHz): minimum \u2014ns, maximum 3ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_FS output invalid (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_FS output invalid (25 MHz): minimum -2ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_TXD valid (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_TXD valid (25 MHz): minimum \u2014ns, maximum 3ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_BCLK to SAI_TXD invalid (25 MHz) in the i.MX 93?", "answer": "SAI_BCLK to SAI_TXD invalid (25 MHz): minimum -2ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_RXD/SAI_FS input setup before SAI_BCLK (25 MHz) in the i.MX 93?", "answer": "SAI_RXD/SAI_FS input setup before SAI_BCLK (25 MHz): minimum 8ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SAI_RXD/SAI_FS input hold after SAI_BCLK (25 MHz) in the i.MX 93?", "answer": "SAI_RXD/SAI_FS input hold after SAI_BCLK (25 MHz): minimum 0ns, maximum \u2014ns", "context": "Page: 40, Section: Controller mode SAI timing", "type": "electrical_spec"}
{"question": "What information is contained in Target mode SAI timing (25 MHz) on page 41?", "answer": "Target mode SAI timing (25 MHz) contains information about Num, Characteristic, Min, Max, Unit.", "context": "Section: SAI timing\u2014Controller mode, Page: 41", "type": "table_description"}
{"question": "What is the S11 specification for the i.MX 93 processor?", "answer": "The S11 is SAI_BCLK cycle time (input).", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S12 specification for the i.MX 93 processor?", "answer": "The S12 is SAI_BCLK pulse width high/low (input).", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S13 specification for the i.MX 93 processor?", "answer": "The S13 is SAI_FS input setup before SAI_BCLK.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S14 specification for the i.MX 93 processor?", "answer": "The S14 is SAI_FS input hold after SAI_BCLK.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S14 specification for the i.MX 93 processor?", "answer": "The S14 is SAI_BCLK to SAI_TXD/SAI_FS output valid.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S15 specification for the i.MX 93 processor?", "answer": "The S15 is SAI_BCLK to SAI_TXD/SAI_FS output invalid.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S16 specification for the i.MX 93 processor?", "answer": "The S16 is SAI_RXD setup before SAI_BCLK.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S17 specification for the i.MX 93 processor?", "answer": "The S17 is SAI_RXD hold after SAI_BCLK.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What is the S18 specification for the i.MX 93 processor?", "answer": "The S18 is SAI_FS input assertion to SAI_TXD output valid.", "context": "Source: Target mode SAI timing (25 MHz), Page: 41", "type": "specification_query"}
{"question": "What are the electrical characteristics for Output timing valid for maximum external load in the i.MX 93?", "answer": "Output timing valid for maximum external load: minimum 25 pFpF, maximum 25 pFpF (Assumed to be a 10 pF load at the end of a 50 ohm unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch).)", "context": "Page: 41, Section: SAI timing\u2014Controller mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Series resistance in transmission line in the i.MX 93?", "answer": "Series resistance in transmission line: minimum 50 ohmohm, maximum 50 ohmohm (Should be equal to the selected RDSON of the I/O pad output driver for best signal integrity.)", "context": "Page: 41, Section: SAI timing\u2014Controller mode", "type": "electrical_spec"}
{"question": "What information is contained in SPDIF timing timing parameters on page 42?", "answer": "SPDIF timing timing parameters contains information about Parameter, Symbol, Timing Parameter Range, Unit.", "context": "Section: 4.10.2 SPDIF timing parameters, Page: 42", "type": "table_description"}
{"question": "What is the SPDIF_IN Skew: asynchronous inputs, no specs apply specification for the i.MX 93 processor?", "answer": "The SPDIF_IN Skew: asynchronous inputs, no specs apply is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the SPDIF_OUT output (Load = 50 pf) specification for the i.MX 93 processor?", "answer": "The SPDIF_OUT output (Load = 50 pf) is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Skew (Load = 50 pf) specification for the i.MX 93 processor?", "answer": "The Skew (Load = 50 pf) is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Transition rising rising specification for the i.MX 93 processor?", "answer": "The Transition rising rising is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Transition falling falling specification for the i.MX 93 processor?", "answer": "The Transition falling falling is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the SPDIF_OUT output (Load = 30 pf) specification for the i.MX 93 processor?", "answer": "The SPDIF_OUT output (Load = 30 pf) is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Skew (Load = 30 pf) specification for the i.MX 93 processor?", "answer": "The Skew (Load = 30 pf) is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Transition rising rising specification for the i.MX 93 processor?", "answer": "The Transition rising rising is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Transition falling falling specification for the i.MX 93 processor?", "answer": "The Transition falling falling is \u2014.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the Modulating Rx clock (SPDIF_SR_CLK) period specification for the i.MX 93 processor?", "answer": "The Modulating Rx clock (SPDIF_SR_CLK) period is srck.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What is the SPDIF_SR_CLK high period specification for the i.MX 93 processor?", "answer": "The SPDIF_SR_CLK high period is srckph.", "context": "Source: SPDIF timing timing parameters, Page: 42", "type": "specification_query"}
{"question": "What are the electrical characteristics for SPDIF_IN Skew in the i.MX 93?", "answer": "SPDIF_IN Skew: minimum \u2014ns, maximum 0.7ns (Asynchronous inputs, no specs apply)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SPDIF_OUT output (Load = 50 pf) in the i.MX 93?", "answer": "SPDIF_OUT output (Load = 50 pf): minimum \u2014ns, maximum 1.5ns (Load = 50 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Skew (Load = 50 pf) in the i.MX 93?", "answer": "Skew (Load = 50 pf): minimum \u2014ns, maximum 24.2ns (Load = 50 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition rising rising in the i.MX 93?", "answer": "Transition rising rising: minimum \u2014ns, maximum 31.3ns (Load = 50 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition falling falling in the i.MX 93?", "answer": "Transition falling falling: minimum \u2014ns, maximum 31.3ns (Load = 50 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SPDIF_OUT output (Load = 30 pf) in the i.MX 93?", "answer": "SPDIF_OUT output (Load = 30 pf): minimum \u2014ns, maximum 1.5ns (Load = 30 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Skew (Load = 30 pf) in the i.MX 93?", "answer": "Skew (Load = 30 pf): minimum \u2014ns, maximum 13.6ns (Load = 30 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition rising rising in the i.MX 93?", "answer": "Transition rising rising: minimum \u2014ns, maximum 18.0ns (Load = 30 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transition falling falling in the i.MX 93?", "answer": "Transition falling falling: minimum \u2014ns, maximum 18.0ns (Load = 30 pf)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Modulating Rx clock (SPDIF_SR_CLK) period in the i.MX 93?", "answer": "Modulating Rx clock (SPDIF_SR_CLK) period: minimum 40.0ns, maximum \u2014ns (\u2014)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SPDIF_SR_CLK high period in the i.MX 93?", "answer": "SPDIF_SR_CLK high period: minimum 16.0ns, maximum \u2014ns (\u2014)", "context": "Page: 42, Section: 4.10.2 SPDIF timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in Table 47. SPDIF timing parameters ...continued on page 43?", "answer": "Table 47. SPDIF timing parameters ...continued contains information about Parameter, Symbol, Timing Parameter Range, Unit.", "context": "Section: 4.10.3 PDM Microphone interface interface timing parameters, Page: 43", "type": "table_description"}
{"question": "What is the SPDIF_SR_CLK low period specification for the i.MX 93 processor?", "answer": "The SPDIF_SR_CLK low period is srckpl.", "context": "Source: Table 47. SPDIF timing parameters ...continued, Page: 43", "type": "specification_query"}
{"question": "What is the Modulating Tx clock (SPDIF_ST_CLK) period specification for the i.MX 93 processor?", "answer": "The Modulating Tx clock (SPDIF_ST_CLK) period is stclkp.", "context": "Source: Table 47. SPDIF timing parameters ...continued, Page: 43", "type": "specification_query"}
{"question": "What is the SPDIF_ST_CLK high period specification for the i.MX 93 processor?", "answer": "The SPDIF_ST_CLK high period is stclkph.", "context": "Source: Table 47. SPDIF timing parameters ...continued, Page: 43", "type": "specification_query"}
{"question": "What is the SPDIF_ST_CLK low period specification for the i.MX 93 processor?", "answer": "The SPDIF_ST_CLK low period is stckpl.", "context": "Source: Table 47. SPDIF timing parameters ...continued, Page: 43", "type": "specification_query"}
{"question": "What information is contained in Table 48. PDM timing parameters parameters on page 43?", "answer": "Table 48. PDM timing parameters parameters contains information about Parameter, Value.", "context": "Section: 4.10.3 PDM Microphone interface interface timing parameters, Page: 43", "type": "table_description"}
{"question": "What is the trs, tfs specification for the i.MX 93 processor?", "answer": "The trs, tfs is \u2264 floor (kxCLKDIV) - 1.", "context": "Source: Table 48. PDM timing parameters parameters, Page: 43", "type": "specification_query"}
{"question": "What is the trh, tfh specification for the i.MX 93 processor?", "answer": "The trh, tfh is \u2265 0.", "context": "Source: Table 48. PDM timing parameters parameters, Page: 43", "type": "specification_query"}
{"question": "What are the electrical characteristics for SPDIF_SR_CLK low period in the i.MX 93?", "answer": "SPDIF_SR_CLK low period: minimum 16.0ns, maximum \u2014ns", "context": "Page: 43, Section: 4.10.3 PDM Microphone interface interface timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Modulating Tx clock (SPDIF_ST_CLK) period in the i.MX 93?", "answer": "Modulating Tx clock (SPDIF_ST_CLK) period: minimum 40.0ns, maximum \u2014ns", "context": "Page: 43, Section: 4.10.3 PDM Microphone interface interface timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SPDIF_ST_CLK high period in the i.MX 93?", "answer": "SPDIF_ST_CLK high period: minimum 16.0ns, maximum \u2014ns", "context": "Page: 43, Section: 4.10.3 PDM Microphone interface interface timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SPDIF_ST_CLK low period in the i.MX 93?", "answer": "SPDIF_ST_CLK low period: minimum 16.0ns, maximum \u2014ns", "context": "Page: 43, Section: 4.10.3 PDM Microphone interface interface timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in K factor value on page 44?", "answer": "K factor value contains information about Quality factor, K factor.", "context": "Section: 4.10.4 Medium Quality Sound (MQS) electrical specifications, Page: 44", "type": "table_description"}
{"question": "What is the High Quality specification for the i.MX 93 processor?", "answer": "The High Quality is 1/2.", "context": "Source: K factor value, Page: 44", "type": "specification_query"}
{"question": "What is the Medium Quality, Very Low Quality 0 specification for the i.MX 93 processor?", "answer": "The Medium Quality, Very Low Quality 0 is 1.", "context": "Source: K factor value, Page: 44", "type": "specification_query"}
{"question": "What is the Low Quality, Very Low Quality 1 specification for the i.MX 93 processor?", "answer": "The Low Quality, Very Low Quality 1 is 2.", "context": "Source: K factor value, Page: 44", "type": "specification_query"}
{"question": "What is the Very Low Quality 2 specification for the i.MX 93 processor?", "answer": "The Very Low Quality 2 is 4.", "context": "Source: K factor value, Page: 44", "type": "specification_query"}
{"question": "What information is contained in MQS specifications on page 44?", "answer": "MQS specifications contains information about Symbol, Description, Min, Typ, Max, Unit.", "context": "Section: 4.10.4 Medium Quality Sound (MQS) electrical specifications, Page: 44", "type": "table_description"}
{"question": "What is the f_mclk specification for the i.MX 93 processor?", "answer": "The f_mclk is Bit clock is used to generate the mclk..", "context": "Source: MQS specifications, Page: 44", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of mclk in the i.MX 93?", "answer": "Frequency of mclk: minimum --MHz, typical 24.576MHz, maximum 66.5MHz (Depends on software settings)", "context": "Page: 44, Section: 4.10.4 Medium Quality Sound (MQS) electrical specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 51. ADC electrical electrical specifications on page 45?", "answer": "Table 51. ADC electrical electrical specifications contains information about Symbol, Description, Min, Typ, Max, Unit, Notes.", "context": "Section: 4.11 Analog, Page: 45", "type": "table_description"}
{"question": "What is the V_ADIN specification for the i.MX 93 processor?", "answer": "The V_ADIN is Input voltage.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the f_AD_CK specification for the i.MX 93 processor?", "answer": "The f_AD_CK is ADC clock frequency.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the C_sample specification for the i.MX 93 processor?", "answer": "The C_sample is Sample cycles.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the C_compare specification for the i.MX 93 processor?", "answer": "The C_compare is Fixed compare cycles.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the C_conversion specification for the i.MX 93 processor?", "answer": "The C_conversion is Conversion cycles.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the C_AD specification for the i.MX 93 processor?", "answer": "The C_AD is ADC input cycles.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the C_AD_INPUT specification for the i.MX 93 processor?", "answer": "The C_AD_INPUT is ADC input capacitance.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the R_AD_INPUT specification for the i.MX 93 processor?", "answer": "The R_AD_INPUT is ADC input series resistance.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the DNL specification for the i.MX 93 processor?", "answer": "The DNL is ADC differential nonlinearity.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the INL specification for the i.MX 93 processor?", "answer": "The INL is ADC integral nonlinearity.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the R_AS specification for the i.MX 93 processor?", "answer": "The R_AS is Analog source source resistance.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the Bandgap specification for the i.MX 93 processor?", "answer": "The Bandgap is Output voltage ready time.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the Bandgap specification for the i.MX 93 processor?", "answer": "The Bandgap is for bandgap.", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the ENOB specification for the i.MX 93 processor?", "answer": "The ENOB is Effective number of bits: Single-ended mode (11 x 11 mm package, PWM).", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the ENOB specification for the i.MX 93 processor?", "answer": "The ENOB is Effective number of bits: Single-ended mode (11 x 11 mm package, PWM).", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the ENOB specification for the i.MX 93 processor?", "answer": "The ENOB is Effective number of bits: Single-ended mode (11 x 11 mm package, PFM).", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the ENOB specification for the i.MX 93 processor?", "answer": "The ENOB is Effective number of bits: Single-ended mode (9 x 9 mm package, PWM).", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What is the ENOB specification for the i.MX 93 processor?", "answer": "The ENOB is Effective number of bits: Single-ended mode (9 x 9 mm package, PFM).", "context": "Source: Table 51. ADC electrical electrical specifications, Page: 45", "type": "specification_query"}
{"question": "What are the electrical characteristics for Input voltage in the i.MX 93?", "answer": "Input voltage: minimum V_GNDV, typical -V, maximum V_DDAV (NVCC_xxxx operating at 3.3 V)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC clock frequency in the i.MX 93?", "answer": "ADC clock frequency: minimum 20MHz, typical -MHz, maximum 80MHz (NVCC_xxxx operating at 3.3 V)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Sample cycles in the i.MX 93?", "answer": "Sample cycles: minimum 5.5Cycle, typical -Cycle, maximum -Cycle (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Fixed compare cycles in the i.MX 93?", "answer": "Fixed compare cycles: minimum -Cycle, typical 58Cycle, maximum -Cycle (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Conversion cycles in the i.MX 93?", "answer": "Conversion cycles: minimum C_conversion = C_sample + C_compareCycle, typical -Cycle, maximum -Cycle (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC input cycles in the i.MX 93?", "answer": "ADC input cycles: minimum C_conversion = C_sample + C_comparepF, typical -pF, maximum 7pF (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC input capacitance in the i.MX 93?", "answer": "ADC input capacitance: minimum -pF, typical -pF, maximum 7pF (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC input series resistance in the i.MX 93?", "answer": "ADC input series resistance: minimum -K\u03a9, typical -K\u03a9, maximum 1.25K\u03a9 (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC differential nonlinearity in the i.MX 93?", "answer": "ADC differential nonlinearity: minimum -LSB, typical \u00b12LSB, maximum -LSB (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC integral nonlinearity in the i.MX 93?", "answer": "ADC integral nonlinearity: minimum -LSB, typical \u00b16LSB, maximum -LSB (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Analog source source resistance in the i.MX 93?", "answer": "Analog source source resistance: minimum -K\u03a9, typical -K\u03a9, maximum 5K\u03a9 (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output voltage ready time in the i.MX 93?", "answer": "Output voltage ready time: minimum -\u03bcs, typical 1\u03bcs, maximum -\u03bcs (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Bandgap in the i.MX 93?", "answer": "Bandgap: minimum -\u03bcs, typical 1\u03bcs, maximum -\u03bcs (-)", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits in the i.MX 93?", "answer": "Effective number of bits: minimum -bit, typical 9.8bit, maximum -bit (Single-ended mode (11 x 11 mm package, PWM))", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits in the i.MX 93?", "answer": "Effective number of bits: minimum -bit, typical 9.4bit, maximum -bit (Single-ended mode (11 x 11 mm package, PWM))", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits in the i.MX 93?", "answer": "Effective number of bits: minimum -bit, typical 9.4bit, maximum -bit (Single-ended mode (11 x 11 mm package, PFM))", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits in the i.MX 93?", "answer": "Effective number of bits: minimum -bit, typical 9.2bit, maximum -bit (Single-ended mode (9 x 9 mm package, PWM))", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits in the i.MX 93?", "answer": "Effective number of bits: minimum -bit, typical 8.5bit, maximum -bit (Single-ended mode (9 x 9 mm package, PFM))", "context": "Page: 45, Section: 4.11 Analog", "type": "electrical_spec"}
{"question": "What information is contained in Table 51. ADC electrical specifications on page 46?", "answer": "Table 51. ADC electrical specifications contains information about Symbol, Description, Min, Typ, Max, Unit, Notes.", "context": "Section: 4.11.2 12-bit ADC input impedance equivalent circuit diagram, Page: 46", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Effective number of bits: Single-ended mode (14 x 14 mm package, PWM).", "context": "Source: Table 51. ADC electrical specifications, Page: 46", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Effective number of bits: Single-ended mode (14 x 14 mm package, PFM).", "context": "Source: Table 51. ADC electrical specifications, Page: 46", "type": "specification_query"}
{"question": "What are the electrical characteristics for Effective number of bits (Single-ended mode, PWM) in the i.MX 93?", "answer": "Effective number of bits (Single-ended mode, PWM): minimum --, typical 10.5, maximum -- (14 x 14 mm package)", "context": "Page: 46, Section: 4.11.2 12-bit ADC input impedance equivalent circuit diagram", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Effective number of bits (Single-ended mode, PFM) in the i.MX 93?", "answer": "Effective number of bits (Single-ended mode, PFM): minimum --, typical 10.1, maximum -- (14 x 14 mm package)", "context": "Page: 46, Section: 4.11.2 12-bit ADC input impedance equivalent circuit diagram", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ADC Input Impedance in the i.MX 93?", "answer": "ADC Input Impedance:  (Equation for sampling time calculation)", "context": "Page: 47, Section: 4.12 External peripheral interface interface parameters", "type": "electrical_spec"}
{"question": "What information is contained in SD3.0/eMMC5.1 (SDR) interface timing timing specification on page 48?", "answer": "SD3.0/eMMC5.1 (SDR) interface timing timing specification contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: SD3.0/eMMC5.1 (SDR) timing, Page: 48", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (Low Speed).", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (SD/SDIO Full Speed/High Speed).", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (SDIO Full Speed/High Speed).", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (MMC Full Speed/High Speed).", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (Identification Mode).", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock Low Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock High Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is Clock Rise Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is Clock Rise Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is Clock Fall Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD6 specification for the i.MX 93 processor?", "answer": "The SD6 is uSDHC Output Delay.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD7 specification for the i.MX 93 processor?", "answer": "The SD7 is uSDHC Input Setup Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Hold Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Hold Time.", "context": "Source: SD3.0/eMMC5.1 (SDR) interface timing timing specification, Page: 48", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock Frequency (Low Speed) in the i.MX 93?", "answer": "Clock Frequency (Low Speed): minimum 0kHz, maximum 400kHz (Low-Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (SD/SDIO Full Speed/High Speed) in the i.MX 93?", "answer": "Clock Frequency (SD/SDIO Full Speed/High Speed): minimum 0kHz, maximum 250/500kHz (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (SDIO Full Speed/High Speed) in the i.MX 93?", "answer": "Clock Frequency (SDIO Full Speed/High Speed): minimum 0MHz, maximum 25/50MHz (SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (MMC Full Speed/High Speed) in the i.MX 93?", "answer": "Clock Frequency (MMC Full Speed/High Speed): minimum 0MHz, maximum 20/52MHz (MMC Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (Identification Mode) in the i.MX 93?", "answer": "Clock Frequency (Identification Mode): minimum 100kHz, maximum 400kHz (Identification mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Low Time in the i.MX 93?", "answer": "Clock Low Time: minimum 7ns, maximum -ns (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock High Time in the i.MX 93?", "answer": "Clock High Time: minimum 7ns, maximum -ns (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Rise Time in the i.MX 93?", "answer": "Clock Rise Time: minimum -ns, maximum 3ns (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Rise Time in the i.MX 93?", "answer": "Clock Rise Time: minimum -ns, maximum 3ns (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Fall Time in the i.MX 93?", "answer": "Clock Fall Time: minimum -ns, maximum 3ns (SD/SDIO Full Speed/High Speed mode)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay in the i.MX 93?", "answer": "uSDHC Output Delay: minimum -6.6ns, maximum 3.6ns (uSDHC Output)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Setup Time in the i.MX 93?", "answer": "uSDHC Input Setup Time: minimum 2.5ns, maximum -ns (uSDHC Input)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Hold Time in the i.MX 93?", "answer": "uSDHC Input Hold Time: minimum 2.5ns, maximum -ns (uSDHC Input)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Hold Time in the i.MX 93?", "answer": "uSDHC Input Hold Time: minimum 1.5ns, maximum -ns (uSDHC Input)", "context": "Page: 48, Section: SD3.0/eMMC5.1 (SDR) timing", "type": "electrical_spec"}
{"question": "What information is contained in SD3.0/eMMC5.1 (DDR) interface timing timing specification on page 49?", "answer": "SD3.0/eMMC5.1 (DDR) interface timing timing specification contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing, Page: 49", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (eMMC5.1 DDR).", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (SD5.1 DDR).", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency (SD3.0 DDR).", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is uSD Output Output Delay.", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is uSDHC Input Setup Time / Outputs SD_CMD, SDx_DATAX (Reference to CLK).", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is uSDHC Input Hold Time / Outputs SD_CMD, SDx_DATAX (Reference to CLK).", "context": "Source: SD3.0/eMMC5.1 (DDR) interface timing timing specification, Page: 49", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock Frequency (eMMC5.1 DDR) in the i.MX 93?", "answer": "Clock Frequency (eMMC5.1 DDR): minimum 0MHz, maximum 52MHz (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (SD5.1 DDR) in the i.MX 93?", "answer": "Clock Frequency (SD5.1 DDR): minimum 0MHz, maximum 52MHz (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency (SD3.0 DDR) in the i.MX 93?", "answer": "Clock Frequency (SD3.0 DDR): minimum 0MHz, maximum 50MHz (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSD Output Output Delay in the i.MX 93?", "answer": "uSD Output Output Delay: minimum 2.8ns, maximum 6.8ns (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Setup Time in the i.MX 93?", "answer": "uSDHC Input Setup Time: minimum 2.4ns, maximum -ns (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Hold Time in the i.MX 93?", "answer": "uSDHC Input Hold Time: minimum 1.5ns, maximum -ns (N/A)", "context": "Page: 49, Section: 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing", "type": "electrical_spec"}
{"question": "What information is contained in HS400 interface interface timing specification specification (Nominal and Overdrive mode) on page 50?", "answer": "HS400 interface interface timing specification specification (Nominal and Overdrive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: HS400 Timing, Page: 50", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock frequency.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock low time.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock high time.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is Output skew from Data of edge of SCK.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is Output skew from SCK to Data of edge.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD6 specification for the i.MX 93 processor?", "answer": "The SD6 is uSDHC input skew.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What is the SD7 specification for the i.MX 93 processor?", "answer": "The SD7 is uSDHC hold skew.", "context": "Source: HS400 interface interface timing specification specification (Nominal and Overdrive mode), Page: 50", "type": "specification_query"}
{"question": "What information is contained in HS400 interface interface timing specification specification (Low drive mode) on page 50?", "answer": "HS400 interface interface timing specification specification (Low drive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: HS400 Timing, Page: 50", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock frequency.", "context": "Source: HS400 interface interface timing specification specification (Low drive mode), Page: 50", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock frequency in the i.MX 93?", "answer": "Clock frequency: minimum 0MHz, maximum 200MHz (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock low time in the i.MX 93?", "answer": "Clock low time: minimum 2.2ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock high time in the i.MX 93?", "answer": "Clock high time: minimum 2.2ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output skew from Data of edge of SCK in the i.MX 93?", "answer": "Output skew from Data of edge of SCK: minimum 0.45ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output skew from SCK to Data of edge in the i.MX 93?", "answer": "Output skew from SCK to Data of edge: minimum 0.45ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC input skew in the i.MX 93?", "answer": "uSDHC input skew: maximum 0.45ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC hold skew in the i.MX 93?", "answer": "uSDHC hold skew: maximum 0.45ns (Nominal and Overdrive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock frequency in the i.MX 93?", "answer": "Clock frequency: minimum 0MHz, maximum 133MHz (Low drive mode)", "context": "Page: 50, Section: HS400 Timing", "type": "electrical_spec"}
{"question": "What information is contained in Table 55. HS400 interface timing specification (Low drive mode) on page 51?", "answer": "Table 55. HS400 interface timing specification (Low drive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.4 HS200 Mode AC timing, Page: 51", "type": "table_description"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock low time.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock high time.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is Output skew from data of edge of SCK.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is Output skew from edge of SCK to data.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is Output skew from edge of SCK to data.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD6 specification for the i.MX 93 processor?", "answer": "The SD6 is uSDHC input skew.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD7 specification for the i.MX 93 processor?", "answer": "The SD7 is uSDHC hold skew.", "context": "Source: Table 55. HS400 interface timing specification (Low drive mode), Page: 51", "type": "specification_query"}
{"question": "What information is contained in Table 56. HS200 interface timing specification specification (Nominal and Overdrive mode) on page 51?", "answer": "Table 56. HS200 interface timing specification specification (Nominal and Overdrive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.4 HS200 Mode AC timing, Page: 51", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency Period.", "context": "Source: Table 56. HS200 interface timing specification specification (Nominal and Overdrive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock Low Time.", "context": "Source: Table 56. HS200 interface timing specification specification (Nominal and Overdrive mode), Page: 51", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock High Time.", "context": "Source: Table 56. HS200 interface timing specification specification (Nominal and Overdrive mode), Page: 51", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock low time (SD2) in the i.MX 93?", "answer": "Clock low time (SD2): minimum 3.3ns, maximum \u2014ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock high time (SD3) in the i.MX 93?", "answer": "Clock high time (SD3): minimum 3.3ns, maximum \u2014ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output skew from data of edge of SCK (SD4) in the i.MX 93?", "answer": "Output skew from data of edge of SCK (SD4): minimum 0.45ns, maximum \u2014ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output skew from edge of SCK to data (SD5) in the i.MX 93?", "answer": "Output skew from edge of SCK to data (SD5): minimum 0.45ns, maximum \u2014ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output skew from edge of SCK to data (SD5) in the i.MX 93?", "answer": "Output skew from edge of SCK to data (SD5): minimum 0.45ns, maximum \u2014ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC input skew (SD6) in the i.MX 93?", "answer": "uSDHC input skew (SD6): minimum \u2014ns, maximum 0.45ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC hold skew (SD7) in the i.MX 93?", "answer": "uSDHC hold skew (SD7): minimum \u2014ns, maximum 0.45ns (Low drive mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Frequency Period (SD1) in the i.MX 93?", "answer": "Clock Frequency Period (SD1): minimum 5.0ns, maximum \u2014ns (HS200 mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Low Time (SD2) in the i.MX 93?", "answer": "Clock Low Time (SD2): minimum 2.2ns, maximum \u2014ns (HS200 mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock High Time (SD3) in the i.MX 93?", "answer": "Clock High Time (SD3): minimum 2.2ns, maximum \u2014ns (HS200 mode)", "context": "Page: 51, Section: 4.12.1.4 HS200 Mode AC timing", "type": "electrical_spec"}
{"question": "What information is contained in HS200 interface timing specification (Nominal and Overdrive mode) on page 52?", "answer": "HS200 interface timing specification (Nominal and Overdrive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.5 SDR50/SDR104 AC timing, Page: 52", "type": "table_description"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is uSDHC Output Delay.", "context": "Source: HS200 interface timing specification (Nominal and Overdrive mode), Page: 52", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Data Data/Window.", "context": "Source: HS200 interface timing specification (Nominal and Overdrive mode), Page: 52", "type": "specification_query"}
{"question": "What information is contained in HS200 interface timing specification (Low mode) on page 52?", "answer": "HS200 interface timing specification (Low mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.5 SDR50/SDR104 AC timing, Page: 52", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency Period.", "context": "Source: HS200 interface timing specification (Low mode), Page: 52", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock Low Time.", "context": "Source: HS200 interface timing specification (Low mode), Page: 52", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock High Time.", "context": "Source: HS200 interface timing specification (Low mode), Page: 52", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is uSDHC Output Delay.", "context": "Source: HS200 interface timing specification (Low mode), Page: 52", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Data Data/Window.", "context": "Source: HS200 interface timing specification (Low mode), Page: 52", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock Frequency Period in the i.MX 93?", "answer": "Clock Frequency Period: minimum 7.5ns, maximum \u2014ns (Low mode)", "context": "Page: 52, Section: 4.12.1.5 SDR50/SDR104 AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Low Time in the i.MX 93?", "answer": "Clock Low Time: minimum 3.3ns, maximum \u2014ns (Low mode)", "context": "Page: 52, Section: 4.12.1.5 SDR50/SDR104 AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock High Time in the i.MX 93?", "answer": "Clock High Time: minimum 3.3ns, maximum \u2014ns (Low mode)", "context": "Page: 52, Section: 4.12.1.5 SDR50/SDR104 AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay in the i.MX 93?", "answer": "uSDHC Output Delay: minimum -1.6ns, maximum 1ns (Nominal and Overdrive mode)", "context": "Page: 52, Section: 4.12.1.5 SDR50/SDR104 AC timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Data Data/Window in the i.MX 93?", "answer": "uSDHC Input Data Data/Window: minimum 0.475 x t_CLKns, maximum \u2014ns (Nominal and Overdrive mode)", "context": "Page: 52, Section: 4.12.1.5 SDR50/SDR104 AC timing", "type": "electrical_spec"}
{"question": "What information is contained in SDR50/SDR104 interface timing specification (Nominal and Overdrive mode) on page 53?", "answer": "SDR50/SDR104 interface timing specification (Nominal and Overdrive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: SDR50/SDR104 Timing, Page: 53", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency Period.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock Low Time.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock High Time.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is uSDHC Output Delay.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is uSDHC Output Delay.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD6 specification for the i.MX 93 processor?", "answer": "The SD6 is uSDHC Input Setup Time.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD7 specification for the i.MX 93 processor?", "answer": "The SD7 is uSDHC Input Hold Time.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Data Window.", "context": "Source: SDR50/SDR104 interface timing specification (Nominal and Overdrive mode), Page: 53", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock Frequency Period in the i.MX 93?", "answer": "Clock Frequency Period: minimum 5ns, maximum -ns (Nominal and Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Low Time in the i.MX 93?", "answer": "Clock Low Time: minimum 2.2ns, maximum -ns (Nominal and Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock High Time in the i.MX 93?", "answer": "Clock High Time: minimum 2.2ns, maximum -ns (Nominal and Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay (SDR50) in the i.MX 93?", "answer": "uSDHC Output Delay (SDR50): minimum -3ns, maximum 1ns (Nominal mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay (SDR104) in the i.MX 93?", "answer": "uSDHC Output Delay (SDR104): minimum -1.6ns, maximum 1ns (Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Setup Time in the i.MX 93?", "answer": "uSDHC Input Setup Time: minimum 2.4ns, maximum -ns (Nominal and Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Hold Time in the i.MX 93?", "answer": "uSDHC Input Hold Time: minimum 1.5ns, maximum -ns (Nominal and Overdrive mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Data Window in the i.MX 93?", "answer": "uSDHC Input Data Window: minimum 0.5 x t_CLKns, maximum -ns (SDR104 mode)", "context": "Page: 53, Section: SDR50/SDR104 Timing", "type": "electrical_spec"}
{"question": "What information is contained in SDR50/SDR104 interface timing specification (Low drive mode) on page 54?", "answer": "SDR50/SDR104 interface timing specification (Low drive mode) contains information about ID, Parameter, Symbols, Min, Max, Unit.", "context": "Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling, Page: 54", "type": "table_description"}
{"question": "What is the SD1 specification for the i.MX 93 processor?", "answer": "The SD1 is Clock Frequency Period.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD2 specification for the i.MX 93 processor?", "answer": "The SD2 is Clock Low Time.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD3 specification for the i.MX 93 processor?", "answer": "The SD3 is Clock High Time.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD4 specification for the i.MX 93 processor?", "answer": "The SD4 is uSDHC Output Delay.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD5 specification for the i.MX 93 processor?", "answer": "The SD5 is uSDHC Output Delay.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD6 specification for the i.MX 93 processor?", "answer": "The SD6 is uSDHC Input Setup Time.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD7 specification for the i.MX 93 processor?", "answer": "The SD7 is uSDHC Input Hold Time.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What is the SD8 specification for the i.MX 93 processor?", "answer": "The SD8 is uSDHC Input Data Data Window.", "context": "Source: SDR50/SDR104 interface timing specification (Low drive mode), Page: 54", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock Frequency Period in the i.MX 93?", "answer": "Clock Frequency Period: minimum 7.5ns, maximum -ns (Low drive mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock Low Time in the i.MX 93?", "answer": "Clock Low Time: minimum 3.3ns, maximum -ns (Low drive mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock High Time in the i.MX 93?", "answer": "Clock High Time: minimum 3.3ns, maximum -ns (Low drive mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay in the i.MX 93?", "answer": "uSDHC Output Delay: minimum -3ns, maximum 1ns (SDR50 mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Output Delay in the i.MX 93?", "answer": "uSDHC Output Delay: minimum -1.6ns, maximum 1ns (SDR104 mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Setup Time in the i.MX 93?", "answer": "uSDHC Input Setup Time: minimum 2.4ns, maximum -ns (SDR50 mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Hold Time in the i.MX 93?", "answer": "uSDHC Input Hold Time: minimum 1.5ns, maximum -ns (SDR50 mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for uSDHC Input Data Data Window in the i.MX 93?", "answer": "uSDHC Input Data Data Window: minimum 0.5 x t_CLKns, maximum -ns (SDR104 mode)", "context": "Page: 54, Section: 4.12.1.6 Bus operation operation condition for 3.3 V and 1.8 V signaling", "type": "electrical_spec"}
{"question": "What information is contained in ENET2 signal mapping on page 55?", "answer": "ENET2 signal mapping contains information about Pad name, RGMII, Alt mode, RMII, Alt mode, Direction.", "context": "Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications, Page: 55", "type": "table_description"}
{"question": "What is the ENET2_MDC specification for the i.MX 93 processor?", "answer": "The ENET2_MDC is RGMII_MDC.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_MDIO specification for the i.MX 93 processor?", "answer": "The ENET2_MDIO is RGMII_MDIO.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TXC specification for the i.MX 93 processor?", "answer": "The ENET2_TXC is RGMII_TXC.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TX_CTL specification for the i.MX 93 processor?", "answer": "The ENET2_TX_CTL is RGMII_TX_CTL.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TD0 specification for the i.MX 93 processor?", "answer": "The ENET2_TD0 is RGMII_TD0.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TD1 specification for the i.MX 93 processor?", "answer": "The ENET2_TD1 is RGMII_TD1.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TD2 specification for the i.MX 93 processor?", "answer": "The ENET2_TD2 is RGMII_TD2.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_TD3 specification for the i.MX 93 processor?", "answer": "The ENET2_TD3 is RGMII_TD3.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_RXC specification for the i.MX 93 processor?", "answer": "The ENET2_RXC is RGMII_RXC.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_RX_CTL specification for the i.MX 93 processor?", "answer": "The ENET2_RX_CTL is RGMII_RX_CTL.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What is the ENET2_RD0 specification for the i.MX 93 processor?", "answer": "The ENET2_RD0 is RGMII_RD0.", "context": "Source: ENET2 signal mapping, Page: 55", "type": "specification_query"}
{"question": "What are the electrical characteristics for Maximum supported SDR frequency in the i.MX 93?", "answer": "Maximum supported SDR frequency: maximum 200 MHzMHz (HS200 mode)", "context": "Page: 55, Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported DDR frequency in the i.MX 93?", "answer": "Maximum supported DDR frequency: maximum 200 MHzMHz (HS400 mode)", "context": "Page: 55, Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported SDR frequency (multiplexing on GPIO_IO[27:22]) in the i.MX 93?", "answer": "Maximum supported SDR frequency (multiplexing on GPIO_IO[27:22]): maximum 50 MHzMHz (eMMC HS200 mode)", "context": "Page: 55, Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported DDR frequency (multiplexing on GPIO_IO[27:22]) in the i.MX 93?", "answer": "Maximum supported DDR frequency (multiplexing on GPIO_IO[27:22]): maximum 52 MHzMHz (eMMC HS400 mode)", "context": "Page: 55, Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum supported SDR/DDR frequency (3.3 V IO supply) in the i.MX 93?", "answer": "Maximum supported SDR/DDR frequency (3.3 V IO supply): maximum 50/52 MHzMHz (3.3 V IO supply)", "context": "Page: 55, Section: 4.12.2 Ethernet controller (ENET) AC electrical specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 60. ENET2 signal mapping on page 56?", "answer": "Table 60. ENET2 signal mapping contains information about Pad name, RGMII, Alt mode, RMII, Alt mode, Direction.", "context": "Section: 4.12.2.2 RMII mode timing, Page: 56", "type": "table_description"}
{"question": "What is the ENET2_RD1 specification for the i.MX 93 processor?", "answer": "The ENET2_RD1 is RGMII_RD1.", "context": "Source: Table 60. ENET2 signal mapping, Page: 56", "type": "specification_query"}
{"question": "What is the ENET2_RD2 specification for the i.MX 93 processor?", "answer": "The ENET2_RD2 is RGMII_RD2.", "context": "Source: Table 60. ENET2 signal mapping, Page: 56", "type": "specification_query"}
{"question": "What is the ENET2_RD3 specification for the i.MX 93 processor?", "answer": "The ENET2_RD3 is RGMII_RD3.", "context": "Source: Table 60. ENET2 signal mapping, Page: 56", "type": "specification_query"}
{"question": "What information is contained in Table 61. RMII signal timing on page 56?", "answer": "Table 61. RMII signal timing contains information about ID, Characteristic, Min., Max., Unit.", "context": "Section: 4.12.2.2 RMII mode timing, Page: 56", "type": "table_description"}
{"question": "What is the M16 specification for the i.MX 93 processor?", "answer": "The M16 is ENET_CLK pulse width high.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What is the M17 specification for the i.MX 93 processor?", "answer": "The M17 is RMII_REF_CLK pulse width low.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What is the M18 specification for the i.MX 93 processor?", "answer": "The M18 is RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What is the M19 specification for the i.MX 93 processor?", "answer": "The M19 is RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What is the M20 specification for the i.MX 93 processor?", "answer": "The M20 is ENET_RX_CLK[ENET0_TXD[1:0], ENET_TX_EN] to RMII_REF_CLK setup.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What is the M21 specification for the i.MX 93 processor?", "answer": "The M21 is RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold.", "context": "Source: Table 61. RMII signal timing, Page: 56", "type": "specification_query"}
{"question": "What are the electrical characteristics for RMII_REF_CLK frequency in the i.MX 93?", "answer": "RMII_REF_CLK frequency: minimum 50 MHz - 50 ppmHz, maximum 50 MHz + 50 ppmHz (Continuous reference clock)", "context": "Page: 56, Section: 4.12.2.2 RMII mode timing", "type": "electrical_spec"}
{"question": "What information is contained in MII serial management channel timing diagram on page 57?", "answer": "MII serial management channel timing diagram contains information about ID, Characteristic, Min., Max., Unit.", "context": "Section: 4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC), Page: 57", "type": "table_description"}
{"question": "What is the M10 specification for the i.MX 93 processor?", "answer": "The M10 is ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay).", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What is the M11 specification for the i.MX 93 processor?", "answer": "The M11 is ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay).", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What is the M12 specification for the i.MX 93 processor?", "answer": "The M12 is ENET_MD (input) to ENET_MDC rising edge setup.", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What is the M13 specification for the i.MX 93 processor?", "answer": "The M13 is ENET_MD (input) to ENET_MDC rising edge hold.", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What is the M14 specification for the i.MX 93 processor?", "answer": "The M14 is ENET_MDC pulse width high.", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What is the M15 specification for the i.MX 93 processor?", "answer": "The M15 is ENET_MDC pulse width low.", "context": "Source: MII serial management channel timing diagram, Page: 57", "type": "specification_query"}
{"question": "What information is contained in MII serial management channel timing on page 57?", "answer": "MII serial management channel timing contains information about ID, Characteristic, Min., Max., Unit.", "context": "Section: 4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC), Page: 57", "type": "table_description"}
{"question": "What is the M10 specification for the i.MX 93 processor?", "answer": "The M10 is ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay).", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What is the M11 specification for the i.MX 93 processor?", "answer": "The M11 is ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay).", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What is the M12 specification for the i.MX 93 processor?", "answer": "The M12 is ENET_MD (input) to ENET_MDC rising edge setup.", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What is the M13 specification for the i.MX 93 processor?", "answer": "The M13 is ENET_MD (input) to ENET_MDC rising edge hold.", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What is the M14 specification for the i.MX 93 processor?", "answer": "The M14 is ENET_MDC pulse width high.", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What is the M15 specification for the i.MX 93 processor?", "answer": "The M15 is ENET_MDC pulse width low.", "context": "Source: MII serial management channel timing, Page: 57", "type": "specification_query"}
{"question": "What are the electrical characteristics for Input signal slew rate in the i.MX 93?", "answer": "Input signal slew rate: minimum 3 nsns, maximum 3 nsns (20%/80% transition points)", "context": "Page: 57, Section: 4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum external load capacitance (CL) in the i.MX 93?", "answer": "Maximum external load capacitance (CL): minimum 25 pFpF, maximum 25 pFpF (Assumed to be 10 pF load at the end of a 50 ohm microstrip trace)", "context": "Page: 57, Section: 4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for MDC frequency in the i.MX 93?", "answer": "MDC frequency: maximum 2.5 MHzMHz (To be compatible with IEEE 802.3 MII specification)", "context": "Page: 57, Section: 4.12.2.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What information is contained in Table 63. RGMII signal switching specifications on page 58?", "answer": "Table 63. RGMII signal switching specifications contains information about Symbol, Description, Min., Max., Unit.", "context": "Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications, Page: 58", "type": "table_description"}
{"question": "What is the T_cyc specification for the i.MX 93 processor?", "answer": "The T_cyc is Clock cycle duration.", "context": "Source: Table 63. RGMII signal switching specifications, Page: 58", "type": "specification_query"}
{"question": "What is the T_skewT specification for the i.MX 93 processor?", "answer": "The T_skewT is Data to clock output skew at transmitter.", "context": "Source: Table 63. RGMII signal switching specifications, Page: 58", "type": "specification_query"}
{"question": "What is the T_skewR specification for the i.MX 93 processor?", "answer": "The T_skewR is Data to clock input skew at receiver.", "context": "Source: Table 63. RGMII signal switching specifications, Page: 58", "type": "specification_query"}
{"question": "What is the Duty_G specification for the i.MX 93 processor?", "answer": "The Duty_G is Duty cycle for Gigabit.", "context": "Source: Table 63. RGMII signal switching specifications, Page: 58", "type": "specification_query"}
{"question": "What is the Duty_T specification for the i.MX 93 processor?", "answer": "The Duty_T is Duty cycle for 10/100T.", "context": "Source: Table 63. RGMII signal switching specifications, Page: 58", "type": "specification_query"}
{"question": "What are the electrical characteristics for Clock cycle duration in the i.MX 93?", "answer": "Clock cycle duration: minimum 7.2ns, maximum 8.8ns (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 58, Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data to clock output skew at transmitter in the i.MX 93?", "answer": "Data to clock output skew at transmitter: minimum -500ps, maximum 500ps (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 58, Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data to clock input skew at receiver in the i.MX 93?", "answer": "Data to clock input skew at receiver: minimum 1ns, maximum 2.6ns (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 58, Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Duty cycle for Gigabit in the i.MX 93?", "answer": "Duty cycle for Gigabit: minimum 45%, maximum 55% (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 58, Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Duty cycle for 10/100T in the i.MX 93?", "answer": "Duty cycle for 10/100T: minimum 40%, maximum 60% (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 58, Section: 4.12.3 Ethernet Quality-of-Service (QoS) electrical specifications", "type": "electrical_spec"}
{"question": "What information is contained in ENET QoS Signal Mapping on page 59?", "answer": "ENET QoS Signal Mapping contains information about Pad name, RGMII, Alt mode, RMII, Alt mode, Direction.", "context": "Section: 4.12.3.1 Ethernet QoS Signal Mapping, Page: 59", "type": "table_description"}
{"question": "What is the ENET1_MDC specification for the i.MX 93 processor?", "answer": "The ENET1_MDC is RGMII_MDC.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_MDIO specification for the i.MX 93 processor?", "answer": "The ENET1_MDIO is RGMII_MDIO.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TXC specification for the i.MX 93 processor?", "answer": "The ENET1_TXC is RGMII_TXC.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TX_CTL specification for the i.MX 93 processor?", "answer": "The ENET1_TX_CTL is RGMII_TX_CTL.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TD0 specification for the i.MX 93 processor?", "answer": "The ENET1_TD0 is RGMII_TD0.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TD1 specification for the i.MX 93 processor?", "answer": "The ENET1_TD1 is RGMII_TD1.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TD2 specification for the i.MX 93 processor?", "answer": "The ENET1_TD2 is RGMII_TD2.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_TD3 specification for the i.MX 93 processor?", "answer": "The ENET1_TD3 is RGMII_TD3.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RXC specification for the i.MX 93 processor?", "answer": "The ENET1_RXC is RGMII_RXC.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RX_CTL specification for the i.MX 93 processor?", "answer": "The ENET1_RX_CTL is RGMII_RX_CTL.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET_RX_CTL specification for the i.MX 93 processor?", "answer": "The ENET_RX_CTL is RGMII_RX_CTL.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RD0 specification for the i.MX 93 processor?", "answer": "The ENET1_RD0 is RGMII_RD0.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RD1 specification for the i.MX 93 processor?", "answer": "The ENET1_RD1 is RGMII_RD1.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RD2 specification for the i.MX 93 processor?", "answer": "The ENET1_RD2 is RGMII_RD2.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What is the ENET1_RD3 specification for the i.MX 93 processor?", "answer": "The ENET1_RD3 is RGMII_RD3.", "context": "Source: ENET QoS Signal Mapping, Page: 59", "type": "specification_query"}
{"question": "What are the electrical characteristics for REF_CLK Frequency in the i.MX 93?", "answer": "REF_CLK Frequency: minimum 49.5 MHzMHz, typical 50 MHzMHz, maximum 50.5 MHzMHz (In RMII mode, enet1.RMII_CLK is used as the REF_CLK)", "context": "Page: 59, Section: 4.12.3.1 Ethernet QoS Signal Mapping", "type": "electrical_spec"}
{"question": "What information is contained in Table 65. RMII signal timing on page 60?", "answer": "Table 65. RMII signal timing contains information about ID, signal, Characteristic, Min., Max., Unit.", "context": "Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC), Page: 60", "type": "table_description"}
{"question": "What is the M16 specification for the i.MX 93 processor?", "answer": "The M16 is ENET_CLK pulse width high.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What is the M17 specification for the i.MX 93 processor?", "answer": "The M17 is RMII_REF_CLK pulse width low.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What is the M18 specification for the i.MX 93 processor?", "answer": "The M18 is RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What is the M19 specification for the i.MX 93 processor?", "answer": "The M19 is RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What is the M20 specification for the i.MX 93 processor?", "answer": "The M20 is ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to RMII_REF_CLK setup.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What is the M21 specification for the i.MX 93 processor?", "answer": "The M21 is RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold.", "context": "Source: Table 65. RMII signal timing, Page: 60", "type": "specification_query"}
{"question": "What are the electrical characteristics for ENET_CLK pulse width high in the i.MX 93?", "answer": "ENET_CLK pulse width high: minimum 35%RMII_REF_CLK period, maximum 65%RMII_REF_CLK period (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RMII_REF_CLK pulse width low in the i.MX 93?", "answer": "RMII_REF_CLK pulse width low: minimum 35%RMII_REF_CLK period, maximum 65%RMII_REF_CLK period (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid in the i.MX 93?", "answer": "RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid: minimum 2 nsns, maximum \u2014ns (Assumes input signal slew rate of 3 ns (20%/80%))", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid in the i.MX 93?", "answer": "RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid: minimum \u2014ns, maximum 14 nsns (Assumes input signal slew rate of 3 ns (20%/80%))", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to RMII_REF_CLK setup in the i.MX 93?", "answer": "ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to RMII_REF_CLK setup: minimum 4 nsns, maximum \u2014ns (Assumes output load CL = 25 pF (25% total with margin))", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold in the i.MX 93?", "answer": "RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold: minimum 2 nsns, maximum \u2014ns (Assumes output load CL = 25 pF (25% total with margin))", "context": "Page: 60, Section: 4.12.3.3 MII serial management management channel channel timing (ENET_MIDIO and ENET_MDC)", "type": "electrical_spec"}
{"question": "What information is contained in Table 66. MII Serial Management Management Channel Channel Timing on page 61?", "answer": "Table 66. MII Serial Management Management Channel Channel Timing contains information about ID, Characteristic, Min., Max., Unit.", "context": "Section: 4.12.3.4 RGMII Signal Switching Specifications, Page: 61", "type": "table_description"}
{"question": "What is the M10 specification for the i.MX 93 processor?", "answer": "The M10 is ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay).", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What is the M11 specification for the i.MX 93 processor?", "answer": "The M11 is ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay).", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What is the M12 specification for the i.MX 93 processor?", "answer": "The M12 is ENET_MDIO (input) to ENET_MDC rising edge setup.", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What is the M13 specification for the i.MX 93 processor?", "answer": "The M13 is ENET_MDIO (input) to ENET_MDC rising edge hold.", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What is the M14 specification for the i.MX 93 processor?", "answer": "The M14 is ENET_MDC pulse pulse width high.", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What is the M15 specification for the i.MX 93 processor?", "answer": "The M15 is ENET_MDC pulse pulse width low.", "context": "Source: Table 66. MII Serial Management Management Channel Channel Timing, Page: 61", "type": "specification_query"}
{"question": "What information is contained in Table 67. RGMII Signal Switching Specifications on page 61?", "answer": "Table 67. RGMII Signal Switching Specifications contains information about Symbol, Description, Min., Max., Unit.", "context": "Section: 4.12.3.4 RGMII Signal Switching Specifications, Page: 61", "type": "table_description"}
{"question": "What is the T_cyc specification for the i.MX 93 processor?", "answer": "The T_cyc is Clock cycle duration.", "context": "Source: Table 67. RGMII Signal Switching Specifications, Page: 61", "type": "specification_query"}
{"question": "What is the T_skew specification for the i.MX 93 processor?", "answer": "The T_skew is Data to clock output skew at transmitter.", "context": "Source: Table 67. RGMII Signal Switching Specifications, Page: 61", "type": "specification_query"}
{"question": "What is the T_skewT specification for the i.MX 93 processor?", "answer": "The T_skewT is Data to clock output skew at transmitter.", "context": "Source: Table 67. RGMII Signal Switching Specifications, Page: 61", "type": "specification_query"}
{"question": "What is the T_skewR specification for the i.MX 93 processor?", "answer": "The T_skewR is Data to clock input skew at receiver.", "context": "Source: Table 67. RGMII Signal Switching Specifications, Page: 61", "type": "specification_query"}
{"question": "What are the electrical characteristics for ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay) in the i.MX 93?", "answer": "ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay): minimum -1.5ns, maximum \u2014ns (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay) in the i.MX 93?", "answer": "ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay): minimum \u2014ns, maximum 13ns (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_MDIO (input) to ENET_MDC rising edge setup in the i.MX 93?", "answer": "ENET_MDIO (input) to ENET_MDC rising edge setup: minimum 13ns, maximum \u2014ns (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_MDIO (input) to ENET_MDC rising edge hold in the i.MX 93?", "answer": "ENET_MDIO (input) to ENET_MDC rising edge hold: minimum 0ns, maximum \u2014ns (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_MDC pulse pulse width high in the i.MX 93?", "answer": "ENET_MDC pulse pulse width high: minimum 40%ENET_MDC period, maximum 60%ENET_MDC period (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for ENET_MDC pulse pulse width low in the i.MX 93?", "answer": "ENET_MDC pulse pulse width low: minimum 40%ENET_MDC period, maximum 60%ENET_MDC period (DSE[5:0] = 001111 and FSEL1[1:0] = 11)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock cycle duration in the i.MX 93?", "answer": "Clock cycle duration: minimum 7.2ns, maximum 8.8ns (RGMII interface)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data to clock output skew at transmitter in the i.MX 93?", "answer": "Data to clock output skew at transmitter: minimum -500ps, maximum 500ps (RGMII interface)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data to clock output skew at transmitter in the i.MX 93?", "answer": "Data to clock output skew at transmitter: minimum -500ps, maximum 500ps (RGMII interface)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data to clock input skew at receiver in the i.MX 93?", "answer": "Data to clock input skew at receiver: minimum 1ns, maximum 2.6ns (RGMII interface)", "context": "Page: 61, Section: 4.12.3.4 RGMII Signal Switching Specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 67. RGMII signal switching specifications on page 62?", "answer": "Table 67. RGMII signal switching specifications contains information about Symbol, Description, Min., Max., Unit.", "context": "Section: 4.12.4 LPSPI timing parameters, Page: 62", "type": "table_description"}
{"question": "What is the Duty_G specification for the i.MX 93 processor?", "answer": "The Duty_G is Duty cycle for Gigabit.", "context": "Source: Table 67. RGMII signal switching specifications, Page: 62", "type": "specification_query"}
{"question": "What is the Duty_T specification for the i.MX 93 processor?", "answer": "The Duty_T is Duty cycle for 10/100T.", "context": "Source: Table 67. RGMII signal switching specifications, Page: 62", "type": "specification_query"}
{"question": "What are the electrical characteristics for Duty cycle for Gigabit (Duty_G) in the i.MX 93?", "answer": "Duty cycle for Gigabit (Duty_G): minimum 45%, maximum 55% (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 62, Section: 4.12.4 LPSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Duty cycle for 10/100T (Duty_T) in the i.MX 93?", "answer": "Duty cycle for 10/100T (Duty_T): minimum 40%, maximum 60% (Assumes DSE[5:0] = 001111 and FSEL[1:0] = 11)", "context": "Page: 62, Section: 4.12.4 LPSPI timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in LPSPI Controller mode timing on page 63?", "answer": "LPSPI Controller mode timing contains information about Number, Symbol, Description, Min., Max., Units, Note.", "context": "Section: LPSPI Controller mode timing, Page: 63", "type": "table_description"}
{"question": "What is the 1 specification for the i.MX 93 processor?", "answer": "The 1 is fSCK.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 2 specification for the i.MX 93 processor?", "answer": "The 2 is tSCK.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 3 specification for the i.MX 93 processor?", "answer": "The 3 is tLead.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 4 specification for the i.MX 93 processor?", "answer": "The 4 is tLag.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 5 specification for the i.MX 93 processor?", "answer": "The 5 is tWSCK.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 6 specification for the i.MX 93 processor?", "answer": "The 6 is tSU.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 7 specification for the i.MX 93 processor?", "answer": "The 7 is tHI.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 8 specification for the i.MX 93 processor?", "answer": "The 8 is tV.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What is the 9 specification for the i.MX 93 processor?", "answer": "The 9 is tHO.", "context": "Source: LPSPI Controller mode timing, Page: 63", "type": "specification_query"}
{"question": "What are the electrical characteristics for Input timing in the i.MX 93?", "answer": "Input timing: minimum \u2014\u2014, typical \u2014\u2014, maximum \u2014\u2014 (Assumes an input signal slew rate of 3 ns (20%/80%).)", "context": "Page: 63, Section: LPSPI Controller mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output timing in the i.MX 93?", "answer": "Output timing: minimum \u2014\u2014, typical \u2014\u2014, maximum \u2014\u2014 (Valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should equal the selected RDSON of the I/O pad output driver.)", "context": "Page: 63, Section: LPSPI Controller mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Maximum frequency in the i.MX 93?", "answer": "Maximum frequency: minimum \u2014MHz, typical \u2014MHz, maximum 52 MHzMHz (When NVCC_xxxx operating at 3.3 V.)", "context": "Page: 63, Section: LPSPI Controller mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data setup time (tSU) in the i.MX 93?", "answer": "Data setup time (tSU): minimum 8 nsns, typical \u2014ns, maximum \u2014ns (For 3.3 V I/O supply, the parameter value is 9 ns in LPSPI Controller mode.)", "context": "Page: 63, Section: LPSPI Controller mode timing", "type": "electrical_spec"}
{"question": "What is the memory address of the LPSPI_CFGR register?", "answer": "The LPSPI_CFGR register is located at address \u2014.", "context": "Page: 63", "type": "register_address"}
{"question": "What is the function of bits [SAMPLE] in the LPSPI_CFGR register?", "answer": "Bits [SAMPLE] are the SAMPLE field. When set to 1, the data setup time (inputs) / data hold time (inputs) specifications are the same as in Peripheral mode.", "context": "Register: LPSPI_CFGR (\u2014), Page: 63", "type": "register_field"}
{"question": "What information is contained in LPSPI Peripheral mode timing on page 64?", "answer": "LPSPI Peripheral mode timing contains information about Number, Symbol, Description, Min., Max., Units, Note.", "context": "Section: LPSPI Controller mode timing (CPHA = 0) and (CPHA = 1), Page: 64", "type": "table_description"}
{"question": "What is the 1 specification for the i.MX 93 processor?", "answer": "The 1 is fSCK.", "context": "Source: LPSPI Peripheral mode timing, Page: 64", "type": "specification_query"}
{"question": "What is the 2 specification for the i.MX 93 processor?", "answer": "The 2 is tSCK.", "context": "Source: LPSPI Peripheral mode timing, Page: 64", "type": "specification_query"}
{"question": "What is the 2 specification for the i.MX 93 processor?", "answer": "The 2 is tSCK.", "context": "Source: LPSPI Peripheral mode timing, Page: 64", "type": "specification_query"}
{"question": "What is the 3 specification for the i.MX 93 processor?", "answer": "The 3 is tLead.", "context": "Source: LPSPI Peripheral mode timing, Page: 64", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of LPSPI clock in the i.MX 93?", "answer": "Frequency of LPSPI clock: minimum 0MHz, maximum 30MHz", "context": "Page: 64, Section: LPSPI Controller mode timing (CPHA = 0) and (CPHA = 1)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCK period in the i.MX 93?", "answer": "SCK period: minimum 2 x tperiphns, maximum 30ns", "context": "Page: 64, Section: LPSPI Controller mode timing (CPHA = 0) and (CPHA = 1)", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Enable lead time in the i.MX 93?", "answer": "Enable lead time: minimum 1tperiph, maximum -tperiph", "context": "Page: 64, Section: LPSPI Controller mode timing (CPHA = 0) and (CPHA = 1)", "type": "electrical_spec"}
{"question": "What information is contained in Table 69. LPSPI Peripheral mode timing on page 65?", "answer": "Table 69. LPSPI Peripheral mode timing contains information about Number, Symbol, Description, Min., Max., Units, Note.", "context": "Section: LPSPI Peripheral mode timing, Page: 65", "type": "table_description"}
{"question": "What is the 4 specification for the i.MX 93 processor?", "answer": "The 4 is t_Lag.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 5 specification for the i.MX 93 processor?", "answer": "The 5 is t_WSCK.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 6 specification for the i.MX 93 processor?", "answer": "The 6 is t_SU.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 7 specification for the i.MX 93 processor?", "answer": "The 7 is t_HI.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 8 specification for the i.MX 93 processor?", "answer": "The 8 is t_a.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 8 specification for the i.MX 93 processor?", "answer": "The 8 is t_a.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 9 specification for the i.MX 93 processor?", "answer": "The 9 is t_dis.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 10 specification for the i.MX 93 processor?", "answer": "The 10 is t_V.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What is the 11 specification for the i.MX 93 processor?", "answer": "The 11 is t_HO.", "context": "Source: Table 69. LPSPI Peripheral mode timing, Page: 65", "type": "specification_query"}
{"question": "What are the electrical characteristics for Enable lag time in the i.MX 93?", "answer": "Enable lag time: minimum 1t_periph, maximum \u2014t_periph (\u2014)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock (SCK) high or low time in the i.MX 93?", "answer": "Clock (SCK) high or low time: minimum tSCK / 2 - 5ns, maximum tSCK / 2 + 5ns (\u2014)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data setup time (inputs) in the i.MX 93?", "answer": "Data setup time (inputs): minimum 3ns, maximum \u2014ns (\u2014)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data hold time (inputs) in the i.MX 93?", "answer": "Data hold time (inputs): minimum 3ns, maximum \u2014ns (\u2014)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Peripheral access access time in the i.MX 93?", "answer": "Peripheral access access time: minimum \u2014ns, maximum 20ns (Note 4)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Peripheral MISO disable time in the i.MX 93?", "answer": "Peripheral MISO disable time: minimum \u2014ns, maximum 20ns (Note 5)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data valid (after SCK edge) in the i.MX 93?", "answer": "Data valid (after SCK edge): minimum \u2014ns, maximum 8ns (Note 6)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Data hold time (outputs) in the i.MX 93?", "answer": "Data hold time (outputs): minimum 0ns, maximum \u2014ns (\u2014)", "context": "Page: 65, Section: LPSPI Peripheral mode timing", "type": "electrical_spec"}
{"question": "What information is contained in LPI2C module timing parameters on page 66?", "answer": "LPI2C module timing parameters contains information about Symbol, Description, Min, Max, Unit, Notes.", "context": "Section: 4.12.5 LPI2C timing parameters, Page: 66", "type": "table_description"}
{"question": "What is the fSCL specification for the i.MX 93 processor?", "answer": "The fSCL is SCL clock frequency.", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Standard mode (Sm).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Fast mode (Fm).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Fast mode Plus (Fm+).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is High mode Plus (Fm+).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is High speed mode (Hs-mode).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Ultra Fast mode (UFm).", "context": "Source: LPI2C module timing parameters, Page: 66", "type": "specification_query"}
{"question": "What are the electrical characteristics for SCL clock frequency in the i.MX 93?", "answer": "SCL clock frequency: minimum 0kHz, maximum 5000kHz (Depends on mode (Standard, Fast, Fast+, High+, High speed, Ultra Fast))", "context": "Page: 66, Section: 4.12.5 LPI2C timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in I2C Push-Pull Timing Parameters for SDR Mode on page 67?", "answer": "I2C Push-Pull Timing Parameters for SDR Mode contains information about Symbol, Description, Min, Typ, Max, Unit, Condition.", "context": "Section: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "table_description"}
{"question": "What is the fSCL specification for the i.MX 93 processor?", "answer": "The fSCL is SCL Clock Frequency.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tDIG_L specification for the i.MX 93 processor?", "answer": "The tDIG_L is SCL Clock Low Period 1,2.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tDIG_H specification for the i.MX 93 processor?", "answer": "The tDIG_H is SCL Clock High Period 1.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tSCO specification for the i.MX 93 processor?", "answer": "The tSCO is Clock in to Data Out for 3,4.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tCR specification for the i.MX 93 processor?", "answer": "The tCR is SCL Clock Rise Time 5.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tCF specification for the i.MX 93 processor?", "answer": "The tCF is SCL Clock Fall Time 5.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the thD_PP specification for the i.MX 93 processor?", "answer": "The thD_PP is SDA Signal Data Hold in Push-Pull Mode, Slave 6.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What is the tSU_PP specification for the i.MX 93 processor?", "answer": "The tSU_PP is SDA Signal Signal Data Setup in Push-Pull Mode.", "context": "Source: I2C Push-Pull Timing Parameters for SDR Mode, Page: 67", "type": "specification_query"}
{"question": "What are the electrical characteristics for SCL Clock Frequency in the i.MX 93?", "answer": "SCL Clock Frequency: minimum 0.01MHz, typical 12.5MHz, maximum 12.9MHz (FSCL = 1 / (tDIG_L + tDIG_H))", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCL Clock Low Period in the i.MX 93?", "answer": "SCL Clock Low Period: minimum 32ns, typical \u2014ns, maximum \u2014ns (\u2014)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCL Clock High Period in the i.MX 93?", "answer": "SCL Clock High Period: minimum 32ns, typical \u2014ns, maximum \u2014ns (\u2014)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Clock in to Data Out in the i.MX 93?", "answer": "Clock in to Data Out: minimum \u2014ns, typical \u2014ns, maximum 12ns (\u2014)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCL Clock Rise Time in the i.MX 93?", "answer": "SCL Clock Rise Time: minimum \u2014ns, typical \u2014ns, maximum 150e06 * 1 / fSCL (capped at 60)ns (\u2014)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCL Clock Fall Time in the i.MX 93?", "answer": "SCL Clock Fall Time: minimum \u2014ns, typical \u2014ns, maximum 150e06 * 1 / fSCL (capped at 60)ns (\u2014)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SDA Signal Data Hold in Push-Pull Mode, Slave in the i.MX 93?", "answer": "SDA Signal Data Hold in Push-Pull Mode, Slave: minimum 1ns, typical \u2014ns, maximum \u2014ns (Applicable for slave and master modes)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SDA Signal Signal Data Setup in Push-Pull Mode in the i.MX 93?", "answer": "SDA Signal Signal Data Setup in Push-Pull Mode: minimum 3ns, typical \u2014ns, maximum N/Ans (Applicable for slave and master loopback modes)", "context": "Page: 67, Section: I2C Push-Pull Timing Parameters for SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller out timing (SDA) in the i.MX 93?", "answer": "Controller out timing (SDA): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Controller output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller out timing (SDA) in the i.MX 93?", "answer": "Controller out timing (SDA): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Controller output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller out timing (SCL) in the i.MX 93?", "answer": "Controller out timing (SCL): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Controller output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller out timing (SCL) in the i.MX 93?", "answer": "Controller out timing (SCL): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Controller output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Target out timing (SDA) in the i.MX 93?", "answer": "Target out timing (SDA): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Target output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Target out timing (SDA) in the i.MX 93?", "answer": "Target out timing (SDA): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Target output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Target out timing (SCL) in the i.MX 93?", "answer": "Target out timing (SCL): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Target output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Target out timing (SCL) in the i.MX 93?", "answer": "Target out timing (SCL): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Target output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller SDR timing (SDA) in the i.MX 93?", "answer": "Controller SDR timing (SDA): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Controller output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller SDR timing (SDA) in the i.MX 93?", "answer": "Controller SDR timing (SDA): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Controller output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller SDR timing (SCL) in the i.MX 93?", "answer": "Controller SDR timing (SCL): minimum 0.3 x VDDV, typical 0.3 x VDDV, maximum 0.3 x VDDV (Controller output low level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Controller SDR timing (SCL) in the i.MX 93?", "answer": "Controller SDR timing (SCL): minimum 0.7 x VDDV, typical 0.7 x VDDV, maximum 0.7 x VDDV (Controller output high level)", "context": "Page: 68, Section: 4.12.7 CAN network network AC electrical electrical specifications specifications", "type": "electrical_spec"}
{"question": "What information is contained in Table 72. CAN-FD electrical specifications on page 69?", "answer": "Table 72. CAN-FD electrical specifications contains information about Parameters, FlexCAN (Classical and FD), Unit.", "context": "Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters, Page: 69", "type": "table_description"}
{"question": "What is the Maximum Baud Rate specification for the i.MX 93 processor?", "answer": "The Maximum Baud Rate is 8/8.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TXD Rise time wcs specification for the i.MX 93 processor?", "answer": "The TXD Rise time wcs is 4/4.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TXD Fall time wcs specification for the i.MX 93 processor?", "answer": "The TXD Fall time wcs is 4/4.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TXD Rise time wcs specification for the i.MX 93 processor?", "answer": "The TXD Rise time wcs is 4/4.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the RXD Rise time wcs specification for the i.MX 93 processor?", "answer": "The RXD Rise time wcs is 4/4.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the RXD Fall time wcs specification for the i.MX 93 processor?", "answer": "The RXD Fall time wcs is 4/4.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TXD specification for the i.MX 93 processor?", "answer": "The TXD is 3.3/3.3.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the RXD specification for the i.MX 93 processor?", "answer": "The RXD is 3.3/3.3.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the Internal delay wcs specification for the i.MX 93 processor?", "answer": "The Internal delay wcs is 100/50.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TX PAD PAD delay wcs specification for the i.MX 93 processor?", "answer": "The TX PAD PAD delay wcs is 25/25.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TX PAD delay wcs specification for the i.MX 93 processor?", "answer": "The TX PAD delay wcs is 25/25.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the RX PAD delay wcs specification for the i.MX 93 processor?", "answer": "The RX PAD delay wcs is 10/10.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the TX routing delay wcs specification for the i.MX 93 processor?", "answer": "The TX routing delay wcs is 5/5.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the RX routing delay wcs specification for the i.MX 93 processor?", "answer": "The RX routing delay wcs is 5/5.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the Transceiver loop loop delay wcs specification for the i.MX 93 processor?", "answer": "The Transceiver loop loop delay wcs is 250/250.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What is the Total loop delay specification for the i.MX 93 processor?", "answer": "The Total loop delay is 395/345.", "context": "Source: Table 72. CAN-FD electrical specifications, Page: 69", "type": "specification_query"}
{"question": "What are the electrical characteristics for Maximum Baud Rate in the i.MX 93?", "answer": "Maximum Baud Rate: minimum 8Mbps, typical 8Mbps, maximum 8Mbps", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TXD Rise time in the i.MX 93?", "answer": "TXD Rise time: minimum 4ns, typical 4ns, maximum 4ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TXD Fall time in the i.MX 93?", "answer": "TXD Fall time: minimum 4ns, typical 4ns, maximum 4ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TXD Rise time in the i.MX 93?", "answer": "TXD Rise time: minimum 4ns, typical 4ns, maximum 4ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RXD Rise time in the i.MX 93?", "answer": "RXD Rise time: minimum 4ns, typical 4ns, maximum 4ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RXD Fall time in the i.MX 93?", "answer": "RXD Fall time: minimum 4ns, typical 4ns, maximum 4ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TXD Voltage in the i.MX 93?", "answer": "TXD Voltage: minimum 3.3V, typical 3.3V, maximum 3.3V", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RXD Voltage in the i.MX 93?", "answer": "RXD Voltage: minimum 3.3V, typical 3.3V, maximum 3.3V", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Internal delay in the i.MX 93?", "answer": "Internal delay: minimum 50ns, typical 100ns, maximum 100ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX PAD delay in the i.MX 93?", "answer": "TX PAD delay: minimum 25ns, typical 25ns, maximum 25ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX PAD delay in the i.MX 93?", "answer": "TX PAD delay: minimum 25ns, typical 25ns, maximum 25ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RX PAD delay in the i.MX 93?", "answer": "RX PAD delay: minimum 10ns, typical 10ns, maximum 10ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for TX routing delay in the i.MX 93?", "answer": "TX routing delay: minimum 5ns, typical 5ns, maximum 5ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for RX routing delay in the i.MX 93?", "answer": "RX routing delay: minimum 5ns, typical 5ns, maximum 5ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Transceiver loop delay in the i.MX 93?", "answer": "Transceiver loop delay: minimum 250ns, typical 250ns, maximum 250ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Total loop delay in the i.MX 93?", "answer": "Total loop delay: minimum 345ns, typical 395ns, maximum 395ns", "context": "Page: 69, Section: 4.12.8 Timer/Pulse width modulator (TPM) timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in TPM output timing parameters on page 70?", "answer": "TPM output timing parameters contains information about ID, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9 FlexSPI timing parameters, Page: 70", "type": "table_description"}
{"question": "What is the PWM Module Clock Frequency specification for the i.MX 93 processor?", "answer": "The PWM Module Clock Frequency is 0.", "context": "Source: TPM output timing parameters, Page: 70", "type": "specification_query"}
{"question": "What is the P1 specification for the i.MX 93 processor?", "answer": "The P1 is PWM output pulse width high.", "context": "Source: TPM output timing parameters, Page: 70", "type": "specification_query"}
{"question": "What is the P2 specification for the i.MX 93 processor?", "answer": "The P2 is PWM output pulse width low.", "context": "Source: TPM output timing parameters, Page: 70", "type": "specification_query"}
{"question": "What information is contained in FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Nominal and Overdrive mode) on page 70?", "answer": "FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9 FlexSPI timing parameters, Page: 70", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Nominal and Overdrive mode), Page: 70", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Nominal and Overdrive mode), Page: 70", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Nominal and Overdrive mode), Page: 70", "type": "specification_query"}
{"question": "What information is contained in FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Low drive mode) on page 70?", "answer": "FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9 FlexSPI timing parameters, Page: 70", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Low drive mode), Page: 70", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Low drive mode), Page: 70", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPI_MCR[RXCLKSRC] = 0X0 (Low drive mode), Page: 70", "type": "specification_query"}
{"question": "What are the electrical characteristics for PWM Module Clock Frequency in the i.MX 93?", "answer": "PWM Module Clock Frequency: minimum 0MHz, maximum 83.3MHz", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for PWM output pulse width high in the i.MX 93?", "answer": "PWM output pulse width high: minimum 12ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for PWM output pulse width low in the i.MX 93?", "answer": "PWM output pulse width low: minimum 12ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation (Nominal and Overdrive mode) in the i.MX 93?", "answer": "Frequency of operation (Nominal and Overdrive mode): maximum 66MHz", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Setup time for incoming data (Nominal and Overdrive mode) in the i.MX 93?", "answer": "Setup time for incoming data (Nominal and Overdrive mode): minimum 6ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Hold time for incoming data (Nominal and Overdrive mode) in the i.MX 93?", "answer": "Hold time for incoming data (Nominal and Overdrive mode): minimum 0ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation (Low drive mode) in the i.MX 93?", "answer": "Frequency of operation (Low drive mode): maximum 50MHz", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Setup time for incoming data (Low drive mode) in the i.MX 93?", "answer": "Setup time for incoming data (Low drive mode): minimum 7ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Hold time for incoming data (Low drive mode) in the i.MX 93?", "answer": "Hold time for incoming data (Low drive mode): minimum 0ns", "context": "Page: 70, Section: 4.12.9 FlexSPI timing parameters", "type": "electrical_spec"}
{"question": "What information is contained in Table 76. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode) on page 71?", "answer": "Table 76. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.2 SDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 71", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation1.", "context": "Source: Table 76. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 71", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data data.", "context": "Source: Table 76. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 71", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data data.", "context": "Source: Table 76. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 71", "type": "specification_query"}
{"question": "What information is contained in Table 77. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode) on page 71?", "answer": "Table 77. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.2 SDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 71", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation1.", "context": "Source: Table 77. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 71", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data data.", "context": "Source: Table 77. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 71", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data data.", "context": "Source: Table 77. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 71", "type": "specification_query"}
{"question": "What information is contained in Table 78. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode) on page 71?", "answer": "Table 78. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.2 SDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 71", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: Table 78. FlexSPI input timing in SDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode), Page: 71", "type": "specification_query"}
{"question": "What are the electrical characteristics for Maximum frequency supported in the i.MX 93?", "answer": "Maximum frequency supported: minimum \u2014MHz, maximum 52 MHzMHz (NVCC_xxxx operating at 3.3 V)", "context": "Page: 71, Section: 4.12.9.1.2 SDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for FlexSPI_SCLK frequency in the i.MX 93?", "answer": "FlexSPI_SCLK frequency: minimum \u2014MHz, maximum 5 MHzMHz (NVCC_xxxx operating at 3.3 V)", "context": "Page: 71, Section: 4.12.9.1.2 SDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What is the memory address of the FlexSPI_MCR0 register?", "answer": "The FlexSPI_MCR0 register is located at address Not specified.", "context": "Page: 71", "type": "register_address"}
{"question": "What is the function of bits RXCLKSRC in the FlexSPI_MCR0 register?", "answer": "Bits RXCLKSRC are the RXCLKSRC field. Clock source for receive clock", "context": "Register: FlexSPI_MCR0 (Not specified), Page: 71", "type": "register_field"}
{"question": "What information is contained in FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode) on page 72?", "answer": "FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: FlexSPI Input Timing in SDR Mode, Page: 72", "type": "table_description"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to DQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What information is contained in FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode) on page 72?", "answer": "FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: FlexSPI Input Timing in SDR Mode, Page: 72", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode), Page: 72", "type": "specification_query"}
{"question": "What information is contained in FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode) on page 72?", "answer": "FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: FlexSPI Input Timing in SDR Mode, Page: 72", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode), Page: 72", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum -MHz, maximum 133MHz (Low drive mode)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum -MHz, maximum 200MHz (Nominal and Overdrive mode)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to data valid in the i.MX 93?", "answer": "Time from SCK to data valid: minimum -ns, maximum -ns (All modes)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to DQS in the i.MX 93?", "answer": "Time from SCK to DQS: minimum -ns, maximum -ns (All modes)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time delta between T_SCKD and T_SCKDQS in the i.MX 93?", "answer": "Time delta between T_SCKD and T_SCKDQS: minimum -2ns, maximum 2ns (Low drive mode)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time delta between T_SCKD and T_SCKDQS in the i.MX 93?", "answer": "Time delta between T_SCKD and T_SCKDQS: minimum -0.6ns, maximum 0.6ns (Nominal and Overdrive mode)", "context": "Page: 72, Section: FlexSPI Input Timing in SDR Mode", "type": "electrical_spec"}
{"question": "What information is contained in Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode) on page 73?", "answer": "Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode) contains information about Symbol, Parameter, Value, Unit.", "context": "Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1, Page: 73", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Frequency of operation.", "context": "Source: Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: Table 81. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What information is contained in Table 82. FlexSPI timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode) on page 73?", "answer": "Table 82. FlexSPI timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1, Page: 73", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Frequency of operation.", "context": "Source: Table 82. FlexSPI timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data.", "context": "Source: Table 82. FlexSPI timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data.", "context": "Source: Table 82. FlexSPI timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode), Page: 73", "type": "specification_query"}
{"question": "What information is contained in Table 83. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode) on page 73?", "answer": "Table 83. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1, Page: 73", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is Frequency of operation.", "context": "Source: Table 83. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 73", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data.", "context": "Source: Table 83. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 73", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data.", "context": "Source: Table 83. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode), Page: 73", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum --MHz, maximum 133MHz (SDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x3)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to data valid in the i.MX 93?", "answer": "Time from SCK to data valid: minimum --ns, maximum --ns (SDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x3)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to DQS in the i.MX 93?", "answer": "Time from SCK to DQS: minimum --ns, maximum --ns (SDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x3)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time delta between T_SCKD and T_SCKDQS in the i.MX 93?", "answer": "Time delta between T_SCKD and T_SCKDQS: minimum -2ns, maximum 2ns (SDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x3)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum --MHz, maximum 33MHz (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x0)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Setup time for incoming data in the i.MX 93?", "answer": "Setup time for incoming data: minimum 6ns, maximum --ns (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x0)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Hold time for incoming data in the i.MX 93?", "answer": "Hold time for incoming data: minimum 0ns, maximum --ns (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x0)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum --MHz, maximum 83MHz (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x1)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Setup time for incoming data in the i.MX 93?", "answer": "Setup time for incoming data: minimum 1ns, maximum --ns (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x1)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Hold time for incoming data in the i.MX 93?", "answer": "Hold time for incoming data: minimum 1ns, maximum --ns (DDR mode, FlexSPIn_MCR0[RXCLKSRC] = 0x1)", "context": "Page: 73, Section: 4.12.9.1 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1", "type": "electrical_spec"}
{"question": "What information is contained in Table 84. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode) on page 74?", "answer": "Table 84. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 74", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation1.", "context": "Source: Table 84. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What is the F1 specification for the i.MX 93 processor?", "answer": "The F1 is Setup time for incoming data.", "context": "Source: Table 84. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What is the F2 specification for the i.MX 93 processor?", "answer": "The F2 is Hold time for incoming data.", "context": "Source: Table 84. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What information is contained in Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1 on page 74?", "answer": "Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1 contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 74", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1, Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1, Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1, Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: Table 85. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)1, Page: 74", "type": "specification_query"}
{"question": "What information is contained in Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode) on page 74?", "answer": "Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3, Page: 74", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKD specification for the i.MX 93 processor?", "answer": "The T_SCKD is Time from SCK to data valid.", "context": "Source: Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKDQS is Time from SCK to DQS.", "context": "Source: Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What is the T_SCKD - T_SCKDQS specification for the i.MX 93 processor?", "answer": "The T_SCKD - T_SCKDQS is Time delta between T_SCKD and T_SCKDQS.", "context": "Source: Table 86. FlexSPI input timing in DDR mode where FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode), Page: 74", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 66MHz (FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Setup time for incoming data in the i.MX 93?", "answer": "Setup time for incoming data: minimum 1.5ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Hold time for incoming data in the i.MX 93?", "answer": "Hold time for incoming data: minimum 1ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x1 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 200MHz (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to data valid in the i.MX 93?", "answer": "Time from SCK to data valid: minimum \u2014ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to DQS in the i.MX 93?", "answer": "Time from SCK to DQS: minimum \u2014ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time delta between T_SCKD and T_SCKDQS in the i.MX 93?", "answer": "Time delta between T_SCKD and T_SCKDQS: minimum -0.6ns, maximum 0.6ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 133MHz (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to data valid in the i.MX 93?", "answer": "Time from SCK to data valid: minimum \u2014ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time from SCK to DQS in the i.MX 93?", "answer": "Time from SCK to DQS: minimum \u2014ns, maximum \u2014ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Time delta between T_SCKD and T_SCKDQS in the i.MX 93?", "answer": "Time delta between T_SCKD and T_SCKDQS: minimum -0.9ns, maximum 0.9ns (FlexSPI_MCR0[RXCLKSRC] = 0x3 (Low drive mode))", "context": "Page: 74, Section: 4.12.9.1.4 DDR mode with FlexSPI_MCR0[RXCLKSRC] = 0x3", "type": "electrical_spec"}
{"question": "What information is contained in FlexSPI output timing in SDR mode (Nominal and Overdrive mode) on page 75?", "answer": "FlexSPI output timing in SDR mode (Nominal and Overdrive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.2 FlexSPI output/write timing, Page: 75", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_ck specification for the i.MX 93 processor?", "answer": "The T_ck is SCK clock period.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_DVO specification for the i.MX 93 processor?", "answer": "The T_DVO is Output data valid time.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_DHO specification for the i.MX 93 processor?", "answer": "The T_DHO is Output data hold time.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_CSS specification for the i.MX 93 processor?", "answer": "The T_CSS is Chip select output setup time.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_CSH specification for the i.MX 93 processor?", "answer": "The T_CSH is Chip select output hold time.", "context": "Source: FlexSPI output timing in SDR mode (Nominal and Overdrive mode), Page: 75", "type": "specification_query"}
{"question": "What information is contained in FlexSPI output timing in SDR mode (Low drive mode) on page 75?", "answer": "FlexSPI output timing in SDR mode (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.2 FlexSPI output/write timing, Page: 75", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: FlexSPI output timing in SDR mode (Low drive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_ck specification for the i.MX 93 processor?", "answer": "The T_ck is SCK clock period.", "context": "Source: FlexSPI output timing in SDR mode (Low drive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_DVO specification for the i.MX 93 processor?", "answer": "The T_DVO is Output data valid time.", "context": "Source: FlexSPI output timing in SDR mode (Low drive mode), Page: 75", "type": "specification_query"}
{"question": "What is the T_DHO specification for the i.MX 93 processor?", "answer": "The T_DHO is Output data hold time.", "context": "Source: FlexSPI output timing in SDR mode (Low drive mode), Page: 75", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 200MHz (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCK clock period in the i.MX 93?", "answer": "SCK clock period: minimum 5ns, maximum \u2014ns (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data valid time in the i.MX 93?", "answer": "Output data valid time: minimum \u2014ns, maximum 0.6ns (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data hold time in the i.MX 93?", "answer": "Output data hold time: minimum -0.6ns, maximum \u2014ns (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output setup time in the i.MX 93?", "answer": "Chip select output setup time: minimum (T_CSS + 0.5) x T_ck - 0.6ns, maximum \u2014ns (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output hold time in the i.MX 93?", "answer": "Chip select output hold time: minimum (T_CSH x T_ck) - 0.6ns, maximum \u2014ns (Nominal and Overdrive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 133MHz (Low drive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCK clock period in the i.MX 93?", "answer": "SCK clock period: minimum 7.5ns, maximum \u2014ns (Low drive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data valid time in the i.MX 93?", "answer": "Output data valid time: minimum \u2014ns, maximum 2ns (Low drive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data hold time in the i.MX 93?", "answer": "Output data hold time: minimum -2ns, maximum \u2014ns (Low drive mode)", "context": "Page: 75, Section: 4.12.9.2 FlexSPI output/write timing", "type": "electrical_spec"}
{"question": "What information is contained in Table 88. FlexSPI output timing in SDR mode (Low drive mode) ...continued on page 76?", "answer": "Table 88. FlexSPI output timing in SDR mode (Low drive mode) ...continued contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.2.2 DDR mode, Page: 76", "type": "table_description"}
{"question": "What is the T_CSS specification for the i.MX 93 processor?", "answer": "The T_CSS is Chip select output setup time.", "context": "Source: Table 88. FlexSPI output timing in SDR mode (Low drive mode) ...continued, Page: 76", "type": "specification_query"}
{"question": "What is the T_CSH specification for the i.MX 93 processor?", "answer": "The T_CSH is Chip select output hold time.", "context": "Source: Table 88. FlexSPI output timing in SDR mode (Low drive mode) ...continued, Page: 76", "type": "specification_query"}
{"question": "What information is contained in Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1 on page 76?", "answer": "Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1 contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.9.2.2 DDR mode, Page: 76", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation2.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What is the T_ck specification for the i.MX 93 processor?", "answer": "The T_ck is SCK clock period.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What is the T_DVO specification for the i.MX 93 processor?", "answer": "The T_DVO is Output data valid time.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What is the T_DHO specification for the i.MX 93 processor?", "answer": "The T_DHO is Output data hold time.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What is the T_CSS specification for the i.MX 93 processor?", "answer": "The T_CSS is Chip select output setup time.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What is the T_CSH specification for the i.MX 93 processor?", "answer": "The T_CSH is Chip select output hold time3.", "context": "Source: Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)1, Page: 76", "type": "specification_query"}
{"question": "What are the electrical characteristics for Maximum frequency supported in the i.MX 93?", "answer": "Maximum frequency supported: minimum \u2014MHz, maximum 52 MHzMHz (NVCC_xxxx operating at 3.3 V)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 200MHz (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCK clock period in the i.MX 93?", "answer": "SCK clock period: minimum 5ns, maximum \u2014ns (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data valid time in the i.MX 93?", "answer": "Output data valid time: minimum \u2014ns, maximum 1.815ns (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data hold time in the i.MX 93?", "answer": "Output data hold time: minimum 0.615ns, maximum \u2014ns (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output setup time in the i.MX 93?", "answer": "Chip select output setup time: minimum (T_CSS + 0.5) x T_ck - 0.6ns, maximum \u2014ns (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output hold time in the i.MX 93?", "answer": "Chip select output hold time: minimum (T_CSH + 0.5) x T_ck - 0.6ns, maximum \u2014ns (DDR mode)", "context": "Page: 76, Section: 4.12.9.2.2 DDR mode", "type": "electrical_spec"}
{"question": "What is the memory address of the FlexSPI_n_MCR0[RXCLKSRC] register?", "answer": "The FlexSPI_n_MCR0[RXCLKSRC] register is located at address \u2014.", "context": "Page: 76", "type": "register_address"}
{"question": "What is the function of bits \u2014 in the FlexSPI_n_MCR0[RXCLKSRC] register?", "answer": "Bits \u2014 are the RXCLKSRC field. Configuration used to limit the maximum frequency supported", "context": "Register: FlexSPI_n_MCR0[RXCLKSRC] (\u2014), Page: 76", "type": "register_field"}
{"question": "What is the memory address of the FlexSPI_n_FLSHAxCR1 register?", "answer": "The FlexSPI_n_FLSHAxCR1 register is located at address \u2014.", "context": "Page: 76", "type": "register_address"}
{"question": "What is the function of bits \u2014 in the FlexSPI_n_FLSHAxCR1 register?", "answer": "Bits \u2014 are the \u2014 field. Configures T_CSS and T_CSH", "context": "Register: FlexSPI_n_FLSHAxCR1 (\u2014), Page: 76", "type": "register_field"}
{"question": "What information is contained in Table 90. FlexSPI output timing in DDR mode (Low drive mode) on page 77?", "answer": "Table 90. FlexSPI output timing in DDR mode (Low drive mode) contains information about Symbol, Parameter, Min, Max, Unit.", "context": "Section: 4.12.10 LPUART I/O configuration and timing parameters, Page: 77", "type": "table_description"}
{"question": "What is the \u2014 specification for the i.MX 93 processor?", "answer": "The \u2014 is Frequency of operation.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_ck specification for the i.MX 93 processor?", "answer": "The T_ck is SCK clock period.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_DVO specification for the i.MX 93 processor?", "answer": "The T_DVO is Output data valid time.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_DHO specification for the i.MX 93 processor?", "answer": "The T_DHO is Output data hold time.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_CSS and T_CSH specification for the i.MX 93 processor?", "answer": "The T_CSS and T_CSH is Chip select output setup time.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_CSS specification for the i.MX 93 processor?", "answer": "The T_CSS is Chip select output setup time.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What is the T_CSH specification for the i.MX 93 processor?", "answer": "The T_CSH is Chip select output hold time.", "context": "Source: Table 90. FlexSPI output timing in DDR mode (Low drive mode), Page: 77", "type": "specification_query"}
{"question": "What information is contained in Table 91. FlexIO timing specifications on page 77?", "answer": "Table 91. FlexIO timing specifications contains information about Symbol, Descriptions, Min, Typ, Max, Unit, Notes.", "context": "Section: 4.12.10 LPUART I/O configuration and timing parameters, Page: 77", "type": "table_description"}
{"question": "What is the t_ODS specification for the i.MX 93 processor?", "answer": "The t_ODS is Output delay skew between any two FlexIO_Dx pins configured as outputs that toggle on the same internal clock cycle.", "context": "Source: Table 91. FlexIO timing specifications, Page: 77", "type": "specification_query"}
{"question": "What are the electrical characteristics for Frequency of operation in the i.MX 93?", "answer": "Frequency of operation: minimum \u2014MHz, maximum 133MHz (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for SCK clock period in the i.MX 93?", "answer": "SCK clock period: minimum 7.5ns, maximum \u2014ns (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data valid time in the i.MX 93?", "answer": "Output data valid time: minimum \u2014ns, maximum 2.75ns (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output data hold time in the i.MX 93?", "answer": "Output data hold time: minimum 0.9ns, maximum \u2014ns (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output setup time in the i.MX 93?", "answer": "Chip select output setup time: minimum (T_css + 0.5) x T_ck - 0.9ns, maximum \u2014ns (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Chip select output hold time in the i.MX 93?", "answer": "Chip select output hold time: minimum (T_csh + 0.5) x T_ck - 0.9ns, maximum \u2014ns (DDR mode (Low drive mode))", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What are the electrical characteristics for Output delay skew in the i.MX 93?", "answer": "Output delay skew: minimum 0ns, typical \u2014ns, maximum 12ns (FlexIO pins configured as outputs toggling on the same internal clock cycle)", "context": "Page: 77, Section: 4.12.10 LPUART I/O configuration and timing parameters", "type": "electrical_spec"}
{"question": "What is the memory address of the FlexSPI_n_MCR[0]RXCLKSRC register?", "answer": "The FlexSPI_n_MCR[0]RXCLKSRC register is located at address Not specified.", "context": "Page: 77", "type": "register_address"}
{"question": "What is the function of bits Not specified in the FlexSPI_n_MCR[0]RXCLKSRC register?", "answer": "Bits Not specified are the RXCLKSRC field. Configuration used to limit the actual maximum frequency supported", "context": "Register: FlexSPI_n_MCR[0]RXCLKSRC (Not specified), Page: 77", "type": "register_field"}
{"question": "What is the memory address of the FlexSPI_n_FLASHACR1 register?", "answer": "The FlexSPI_n_FLASHACR1 register is located at address Not specified.", "context": "Page: 77", "type": "register_address"}
{"question": "What is the function of bits Not specified in the FlexSPI_n_FLASHACR1 register?", "answer": "Bits Not specified are the T_CSS and T_CSH field. Configures chip select output setup and hold times", "context": "Register: FlexSPI_n_FLASHACR1 (Not specified), Page: 77", "type": "register_field"}
{"question": "What information is contained in Table 91. FlexIO timing specifications on page 78?", "answer": "Table 91. FlexIO timing specifications contains information about Symbol, Description, Min, Typ, Max, Unit, Notes.", "context": "Section: 5 Boot mode mode configuration, Page: 78", "type": "table_description"}
{"question": "What is the tIDS specification for the i.MX 93 processor?", "answer": "The tIDS is Input delay delay skew between any two FlexIO_Dx pins between any two FlexIO_Dx pins configured as inputs that are sampled on the same internal clock cycle.", "context": "Source: Table 91. FlexIO timing specifications, Page: 78", "type": "specification_query"}
{"question": "What are the electrical characteristics for Input delay delay skew (tIDS) in the i.MX 93?", "answer": "Input delay delay skew (tIDS): minimum 0ns, typical \u2014ns, maximum 12ns (Between any two FlexIO_Dx pins configured as inputs that are sampled on the same internal clock cycle)", "context": "Page: 78, Section: 5 Boot mode mode configuration", "type": "electrical_spec"}
{"question": "What information is contained in Fuses and associated pins used for boot on page 79?", "answer": "Fuses and associated pins used for boot contains information about BOOT_MODE[3:0], Function.", "context": "Section: Fuses and associated pins used for boot, Page: 79", "type": "table_description"}
{"question": "What is the x000 specification for the i.MX 93 processor?", "answer": "The x000 is Boot from Internal Fuses.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0001 specification for the i.MX 93 processor?", "answer": "The 0001 is Serial Download (USB1).", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0010 specification for the i.MX 93 processor?", "answer": "The 0010 is uSDHC1 8-bit eMMC 5.1.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0011 specification for the i.MX 93 processor?", "answer": "The 0011 is uSDHC2 4-bit SD 3.0.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0100 specification for the i.MX 93 processor?", "answer": "The 0100 is FlexSPI Serial NOR.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0101 specification for the i.MX 93 processor?", "answer": "The 0101 is FlexSPI Serial NAND 2K.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0110 specification for the i.MX 93 processor?", "answer": "The 0110 is Reserved.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 0111 specification for the i.MX 93 processor?", "answer": "The 0111 is Reserved.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1000 specification for the i.MX 93 processor?", "answer": "The 1000 is LPB: Boot from Internal Fuses.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1001 specification for the i.MX 93 processor?", "answer": "The 1001 is LPB: Serial Downloader (USB1).", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1010 specification for the i.MX 93 processor?", "answer": "The 1010 is LPB: uSDHC1 8-bit 1.8 V eMMC 5.1.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1011 specification for the i.MX 93 processor?", "answer": "The 1011 is LPB: uSDHC2 4-bit SD 3.0.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1100 specification for the i.MX 93 processor?", "answer": "The 1100 is LPB: FlexSPI Serial NOR.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1101 specification for the i.MX 93 processor?", "answer": "The 1101 is LPB: FlexSPI Serial NAND 2K.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1110 specification for the i.MX 93 processor?", "answer": "The 1110 is Reserved.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What is the 1111 specification for the i.MX 93 processor?", "answer": "The 1111 is Reserved.", "context": "Source: Fuses and associated pins used for boot, Page: 79", "type": "specification_query"}
{"question": "What information is contained in Table 93. Boot through FlexSPI on page 80?", "answer": "Table 93. Boot through FlexSPI contains information about Signal name, PAD name, ALT.", "context": "Section: 5.2 Boot device interface allocation, Page: 80", "type": "table_description"}
{"question": "What is the FlexSPIA_DATA00 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA00 is SD3_DATA0.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA11 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA11 is SD3_DATA1.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA22 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA22 is SD3_DATA2.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA33 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA33 is SD3_DATA3.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DQS specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DQS is SD1_STROBE.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_SSQS specification for the i.MX 93 processor?", "answer": "The FlexSPIA_SSQS is SD1_STROBE.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_SS_0_B specification for the i.MX 93 processor?", "answer": "The FlexSPIA_SS_0_B is SD3_CMD.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_SCLK specification for the i.MX 93 processor?", "answer": "The FlexSPIA_SCLK is SD3_CLK.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA44 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA44 is SD1_DATA4.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA55 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA55 is SD1_DATA5.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA66 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA66 is SD1_DATA6.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA66 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA66 is SD1_DATA6.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What is the FlexSPIA_DATA77 specification for the i.MX 93 processor?", "answer": "The FlexSPIA_DATA77 is SD1_DATA7.", "context": "Source: Table 93. Boot through FlexSPI, Page: 80", "type": "specification_query"}
{"question": "What information is contained in Table 94. Boot through uSDHC1 on page 80?", "answer": "Table 94. Boot through uSDHC1 contains information about Signal name, PAD name, ALT.", "context": "Section: 5.2 Boot device interface allocation, Page: 80", "type": "table_description"}
{"question": "What is the USDHC1_CMD specification for the i.MX 93 processor?", "answer": "The USDHC1_CMD is SD1_CMD.", "context": "Source: Table 94. Boot through uSDHC1, Page: 80", "type": "specification_query"}
{"question": "What is the USDHC1_CLK specification for the i.MX 93 processor?", "answer": "The USDHC1_CLK is SD1_CLK.", "context": "Source: Table 94. Boot through uSDHC1, Page: 80", "type": "specification_query"}
{"question": "What is the USDHC1_CLK specification for the i.MX 93 processor?", "answer": "The USDHC1_CLK is SD1_CLK.", "context": "Source: Table 94. Boot through uSDHC1, Page: 80", "type": "specification_query"}
{"question": "What is the USDHC1_DATA0 specification for the i.MX 93 processor?", "answer": "The USDHC1_DATA0 is SD1_DATA0.", "context": "Source: Table 94. Boot through uSDHC1, Page: 80", "type": "specification_query"}
{"question": "What information is contained in Table 94. Boot through uSDHC1...continued on page 81?", "answer": "Table 94. Boot through uSDHC1...continued contains information about Signal name, PAD name, ALT.", "context": "Section: i.MX 93 Applications Processors Data Sheet for Automotive Products, Page: 81", "type": "table_description"}
{"question": "What is the USDHCI_DATA1 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA1 is SD1_DATA1.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA2 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA2 is SD1_DATA2.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA3 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA3 is SD1_DATA3.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA4 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA4 is SD1_DATA4.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA5 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA5 is SD1_DATA5.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA6 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA6 is SD1_DATA6.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA6 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA6 is SD1_DATA6.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA7 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA7 is SD1_DATA7.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_RESET specification for the i.MX 93 processor?", "answer": "The USDHCI_RESET is SD1_DATA5.", "context": "Source: Table 94. Boot through uSDHC1...continued, Page: 81", "type": "specification_query"}
{"question": "What information is contained in Table 95. Boot through uSDHC2 on page 81?", "answer": "Table 95. Boot through uSDHC2 contains information about Signal name, PAD name, ALT.", "context": "Section: i.MX 93 Applications Processors Data Sheet for Automotive Products, Page: 81", "type": "table_description"}
{"question": "What is the USDHCI_CMD specification for the i.MX 93 processor?", "answer": "The USDHCI_CMD is SD2_CMD.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_CLK specification for the i.MX 93 processor?", "answer": "The USDHCI_CLK is SD2_CLK.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA00 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA00 is SD2_DATA0.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA11 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA11 is SD2_DATA1.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA22 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA22 is SD2_DATA2.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA33 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA33 is SD2_DATA3.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_DATA33 specification for the i.MX 93 processor?", "answer": "The USDHCI_DATA33 is SD2_DATA3.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_RESET specification for the i.MX 93 processor?", "answer": "The USDHCI_RESET is SD2_RESET_B.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What is the USDHCI_VSELECT specification for the i.MX 93 processor?", "answer": "The USDHCI_VSELECT is SD2_VSELECT.", "context": "Source: Table 95. Boot through uSDHC2, Page: 81", "type": "specification_query"}
{"question": "What information is contained in Table 96. Boot through SPI1 on page 81?", "answer": "Table 96. Boot through SPI1 contains information about Signal name, PAD name, ALT.", "context": "Section: i.MX 93 Applications Processors Data Sheet for Automotive Products, Page: 81", "type": "table_description"}
{"question": "What is the SPI1_PCS1 specification for the i.MX 93 processor?", "answer": "The SPI1_PCS1 is PDM_BIT_STREAM0.", "context": "Source: Table 96. Boot through SPI1, Page: 81", "type": "specification_query"}
{"question": "What is the SPI1_SIN specification for the i.MX 93 processor?", "answer": "The SPI1_SIN is SAI1_TXC.", "context": "Source: Table 96. Boot through SPI1, Page: 81", "type": "specification_query"}
{"question": "What is the SPI1_SOUT specification for the i.MX 93 processor?", "answer": "The SPI1_SOUT is SAI1_RXD0.", "context": "Source: Table 96. Boot through SPI1, Page: 81", "type": "specification_query"}
{"question": "What is the SPI1_SCK specification for the i.MX 93 processor?", "answer": "The SPI1_SCK is SAI1_TXD0.", "context": "Source: Table 96. Boot through SPI1, Page: 81", "type": "specification_query"}
{"question": "What is the SPI1_PCS0 specification for the i.MX 93 processor?", "answer": "The SPI1_PCS0 is SAI1_TXFS.", "context": "Source: Table 96. Boot through SPI1, Page: 81", "type": "specification_query"}
{"question": "What information is contained in Table 97. Boot through SPI2 on page 82?", "answer": "Table 97. Boot through SPI2 contains information about Signal name, PAD name, ALT.", "context": "Section: 6 Package information and contact assignments, Page: 82", "type": "table_description"}
{"question": "What is the SPI2_PCS1 specification for the i.MX 93 processor?", "answer": "The SPI2_PCS1 is PDM_BIT_STREAM1.", "context": "Source: Table 97. Boot through SPI2, Page: 82", "type": "specification_query"}
{"question": "What is the SPI2_SIN specification for the i.MX 93 processor?", "answer": "The SPI2_SIN is UART1_RXD.", "context": "Source: Table 97. Boot through SPI2, Page: 82", "type": "specification_query"}
{"question": "What is the SPI2_SOUT specification for the i.MX 93 processor?", "answer": "The SPI2_SOUT is UART1_RXD.", "context": "Source: Table 97. Boot through SPI2, Page: 82", "type": "specification_query"}
{"question": "What is the SPI2_SCK specification for the i.MX 93 processor?", "answer": "The SPI2_SCK is UART1_TXD.", "context": "Source: Table 97. Boot through SPI2, Page: 82", "type": "specification_query"}
{"question": "What is the SPI2_PCS0 specification for the i.MX 93 processor?", "answer": "The SPI2_PCS0 is UART1_TXD.", "context": "Source: Table 97. Boot through SPI2, Page: 82", "type": "specification_query"}
{"question": "What information is contained in Table 98. Boot through SPI3 on page 82?", "answer": "Table 98. Boot through SPI3 contains information about Signal name, PAD name, ALT.", "context": "Section: 6 Package information and contact assignments, Page: 82", "type": "table_description"}
{"question": "What is the SPI3_PCS1 specification for the i.MX 93 processor?", "answer": "The SPI3_PCS1 is GPIO_IO07.", "context": "Source: Table 98. Boot through SPI3, Page: 82", "type": "specification_query"}
{"question": "What is the SPI3_SIN specification for the i.MX 93 processor?", "answer": "The SPI3_SIN is GPIO_IO09.", "context": "Source: Table 98. Boot through SPI3, Page: 82", "type": "specification_query"}
{"question": "What is the SPI3_SOUT specification for the i.MX 93 processor?", "answer": "The SPI3_SOUT is GPIO_IO10.", "context": "Source: Table 98. Boot through SPI3, Page: 82", "type": "specification_query"}
{"question": "What is the SPI3_SCK specification for the i.MX 93 processor?", "answer": "The SPI3_SCK is GPIO_IO11.", "context": "Source: Table 98. Boot through SPI3, Page: 82", "type": "specification_query"}
{"question": "What is the SPI3_PCS0 specification for the i.MX 93 processor?", "answer": "The SPI3_PCS0 is GPIO_IO08.", "context": "Source: Table 98. Boot through SPI3, Page: 82", "type": "specification_query"}
{"question": "What information is contained in Table 99. Boot through SPI4 on page 82?", "answer": "Table 99. Boot through SPI4 contains information about Signal name, PAD name, ALT.", "context": "Section: 6 Package information and contact assignments, Page: 82", "type": "table_description"}
{"question": "What is the SPI4_PCS1 specification for the i.MX 93 processor?", "answer": "The SPI4_PCS1 is GPIO_IO17.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What is the SPI4_PCS2 specification for the i.MX 93 processor?", "answer": "The SPI4_PCS2 is GPIO_IO16.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What is the SPI4_SIN specification for the i.MX 93 processor?", "answer": "The SPI4_SIN is GPIO_IO19.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What is the SPI4_SOUT specification for the i.MX 93 processor?", "answer": "The SPI4_SOUT is GPIO_IO20.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What is the SPI4_SCK specification for the i.MX 93 processor?", "answer": "The SPI4_SCK is GPIO_IO21.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What is the SPI4_PCS0 specification for the i.MX 93 processor?", "answer": "The SPI4_PCS0 is GPIO_IO18.", "context": "Source: Table 99. Boot through SPI4, Page: 82", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm supplies contact list assignment on page 85?", "answer": "14 x 14 mm supplies contact list assignment contains information about Supply Rail Rail Name, Ball(s) Position(s), Remark.", "context": "Section: 6.1.2 14 x 14 mm supplies contact assignments and functional contact assignments, Page: 85", "type": "table_description"}
{"question": "What is the NVCC_AON specification for the i.MX 93 processor?", "answer": "The NVCC_AON is L16.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the NVCC_BBSM_1P8 specification for the i.MX 93 processor?", "answer": "The NVCC_BBSM_1P8 is G12.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the NVCC_GPIO specification for the i.MX 93 processor?", "answer": "The NVCC_GPIO is N15, N16.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the NVCC_SD2 specification for the i.MX 93 processor?", "answer": "The NVCC_SD2 is R16.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the NVCC_WAKEUP specification for the i.MX 93 processor?", "answer": "The NVCC_WAKEUP is R10, R12, W8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_ANA_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_0P8 is J15, J16, R8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_ANA_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_0P8 is J5, J6, R4.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_ANA_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_1P8 is F16, G16.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_ANA_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANA_1P8 is R8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_ANAVDET_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_ANAVDET_1P8 is L15.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_BBSM_0P8_CAP specification for the i.MX 93 processor?", "answer": "The VDD_BBSM_0P8_CAP is G14.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_LVDS_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_LVDS_1P8 is F6.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_MIPI_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 is F8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_MIPI_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_0P8 is G8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_MIPI_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_MIPI_1P8 is F8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_SOC specification for the i.MX 93 processor?", "answer": "The VDD_SOC is J9, J10, J11, J12, J13, K9, K10, K12, K13, M9, M10, M12, M13, N9, N10, N11, N12, N13.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_USB_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_0P8 is F10.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_USB_0P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_0P8 is F10.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_USB_1P8 specification for the i.MX 93 processor?", "answer": "The VDD_USB_1P8 is E8.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD_USB_3P3 specification for the i.MX 93 processor?", "answer": "The VDD_USB_3P3 is G10.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDD2_DDR specification for the i.MX 93 processor?", "answer": "The VDD2_DDR is L7, N6, N7, R6, T6.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VDDQ_DDR specification for the i.MX 93 processor?", "answer": "The VDDQ_DDR is G6, J6, J7, L6.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What is the VSS specification for the i.MX 93 processor?", "answer": "The VSS is A1, A21, C2, C4, C6, C8, C10, C12, C14, C16, C18, E3, E19, G3, G19, H8, H10, H12, H14, J3, J5, J8, J14, J19, K11, L1, L3, L5, L8, L14, L19, M11, N3, N5, N8, N14, N19, P8, P10, P12, P14, R3, R19, T1, U3, U19, W4, W6, W10, W12, W14, W16, W18, AA1, AA21.", "context": "Source: 14 x 14 mm supplies contact list assignment, Page: 85", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 86?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14 ball, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 86", "type": "table_description"}
{"question": "What is the ADC_IN0 specification for the i.MX 93 processor?", "answer": "The ADC_IN0 is B19.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the ADC_IN01 specification for the i.MX 93 processor?", "answer": "The ADC_IN01 is A20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the ADC_IN1 specification for the i.MX 93 processor?", "answer": "The ADC_IN1 is A20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the ADC_IN2 specification for the i.MX 93 processor?", "answer": "The ADC_IN2 is B20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the ADC_IN3 specification for the i.MX 93 processor?", "answer": "The ADC_IN3 is B21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the ADC_INK specification for the i.MX 93 processor?", "answer": "The ADC_INK is B21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CCM_CLKO1 specification for the i.MX 93 processor?", "answer": "The CCM_CLKO1 is AA2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CCM_CLKO2 specification for the i.MX 93 processor?", "answer": "The CCM_CLKO2 is Y.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CCM_CLKO2 specification for the i.MX 93 processor?", "answer": "The CCM_CLKO2 is Y3.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CCM_CLKO3 specification for the i.MX 93 processor?", "answer": "The CCM_CLKO3 is U4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CCM_CLKO4 specification for the i.MX 93 processor?", "answer": "The CCM_CLKO4 is V4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CLKIN1 specification for the i.MX 93 processor?", "answer": "The CLKIN1 is B17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the CLKIN2 specification for the i.MX 93 processor?", "answer": "The CLKIN2 is A18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DAP_TCLK_SWCLK specification for the i.MX 93 processor?", "answer": "The DAP_TCLK_SWCLK is Y1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DAP_TDI specification for the i.MX 93 processor?", "answer": "The DAP_TDI is W1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DAP_TDO_TRACESWO specification for the i.MX 93 processor?", "answer": "The DAP_TDO_TRACESWO is Y2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DAP_TMS_SWDIO specification for the i.MX 93 processor?", "answer": "The DAP_TMS_SWDIO is W2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA0_A is H2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA1_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA1_A is G1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA2_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA2_A is F2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA3_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA3_A is E1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA3_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA3_A is E1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA4_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA4_A is E2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What is the DRAM_CA5_A specification for the i.MX 93 processor?", "answer": "The DRAM_CA5_A is D1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 86", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment ...continued on page 87?", "answer": "14 x 14 mm functional contact assignment ...continued contains information about Ball name, 14 x 14, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 87", "type": "table_description"}
{"question": "What is the DRAM_CK_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_CK_C_A is G5.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CK_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_CK_T_A is G4.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CKE0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CKE0_A is H1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CKE0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CKE0_A is H1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CKE1_A specification for the i.MX 93 processor?", "answer": "The DRAM_CKE1_A is J4.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CS0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CS0_A is F1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_CS1_A specification for the i.MX 93 processor?", "answer": "The DRAM_CS1_A is G2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DMI0_A specification for the i.MX 93 processor?", "answer": "The DRAM_DMI0_A is L2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DMI1_A specification for the i.MX 93 processor?", "answer": "The DRAM_DMI1_A is T2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DMI1_A specification for the i.MX 93 processor?", "answer": "The DRAM_DMI1_A is N.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ00_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ00_A is N1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ01_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ01_A is N2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ02_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ02_A is M1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ03_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ03_A is M2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ04_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ04_A is K1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ05_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ05_A is K2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ05_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ05_A is K2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ06_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ06_A is J1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ07_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ07_A is J2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ08_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ08_A is V1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ09_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ09_A is V2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ10_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ10_A is U2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ11_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ11_A is U1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ11_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ11_A is U1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ12_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ12_A is R1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ13_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ13_A is R2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ13_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ13_A is R22.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What is the DRAM_DQ14_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ14_A is P2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 87", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 88?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14, Power group, Ball Types, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 88", "type": "table_description"}
{"question": "What is the DRAM_DQ15_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ15_A is P1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_DQS0_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS0_C_A is L4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_DQS0_T specification for the i.MX 93 processor?", "answer": "The DRAM_DQS0_T is N4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_DQS0_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS0_T_A is N4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_DQS1_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS1_C_A is R5.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_DQS1_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS1_T_A is R4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_MTEST1 specification for the i.MX 93 processor?", "answer": "The DRAM_MTEST1 is D4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_RESET_RESET_N specification for the i.MX 93 processor?", "answer": "The DRAM_RESET_RESET_N is D2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the DRAM_ZQ specification for the i.MX 93 processor?", "answer": "The DRAM_ZQ is E4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_MDC specification for the i.MX 93 processor?", "answer": "The ENET1_MDC is AA11.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_MDC specification for the i.MX 93 processor?", "answer": "The ENET_MDC is AA11.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_MDIO specification for the i.MX 93 processor?", "answer": "The ENET_MDIO is AA10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_RD0 specification for the i.MX 93 processor?", "answer": "The ENET_RD0 is AA8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_RD1 specification for the i.MX 93 processor?", "answer": "The ENET_RD1 is Y9.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_RD2 specification for the i.MX 93 processor?", "answer": "The ENET_RD2 is AA9.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET_RD3 specification for the i.MX 93 processor?", "answer": "The ENET_RD3 is Y10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_RD3_CTL specification for the i.MX 93 processor?", "answer": "The ENET1_RD3_CTL is Y10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_RX_CTL specification for the i.MX 93 processor?", "answer": "The ENET1_RX_CTL is Y8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_RXC specification for the i.MX 93 processor?", "answer": "The ENET1_RXC is AA7.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TD0 specification for the i.MX 93 processor?", "answer": "The ENET1_TD0 is W11.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TD1 specification for the i.MX 93 processor?", "answer": "The ENET1_TD1 is T12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TD2 specification for the i.MX 93 processor?", "answer": "The ENET1_TD2 is U12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TD3 specification for the i.MX 93 processor?", "answer": "The ENET1_TD3 is V12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TX_CTL specification for the i.MX 93 processor?", "answer": "The ENET1_TX_CTL is V10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET1_TXC specification for the i.MX 93 processor?", "answer": "The ENET1_TXC is U10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What is the ENET2_MDC specification for the i.MX 93 processor?", "answer": "The ENET2_MDC is Y7.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 88", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 89?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14 ball, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 89", "type": "table_description"}
{"question": "What is the ENET_MDIO specification for the i.MX 93 processor?", "answer": "The ENET_MDIO is AA6.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_RD0 specification for the i.MX 93 processor?", "answer": "The ENET2_RD0 is AA4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET_RD0 specification for the i.MX 93 processor?", "answer": "The ENET_RD0 is Y.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_RD1 specification for the i.MX 93 processor?", "answer": "The ENET2_RD1 is Y5.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_RD2 specification for the i.MX 93 processor?", "answer": "The ENET2_RD2 is AA5.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_RD3 specification for the i.MX 93 processor?", "answer": "The ENET2_RD3 is Y6.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET_RX_CTL specification for the i.MX 93 processor?", "answer": "The ENET_RX_CTL is Y4.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET_RXC specification for the i.MX 93 processor?", "answer": "The ENET_RXC is AA3.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_TD0 specification for the i.MX 93 processor?", "answer": "The ENET2_TD0 is T8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET_TD0 specification for the i.MX 93 processor?", "answer": "The ENET_TD0 is T8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_TD1 specification for the i.MX 93 processor?", "answer": "The ENET2_TD1 is U8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_TD2 specification for the i.MX 93 processor?", "answer": "The ENET2_TD2 is V8.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_TD3 specification for the i.MX 93 processor?", "answer": "The ENET2_TD3 is T10.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET_TX_CTL specification for the i.MX 93 processor?", "answer": "The ENET_TX_CTL is V6.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the ENET2_TXC specification for the i.MX 93 processor?", "answer": "The ENET2_TXC is U6.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO00 specification for the i.MX 93 processor?", "answer": "The GPIO_IO00 is J21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO01 specification for the i.MX 93 processor?", "answer": "The GPIO_IO01 is J20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO02 specification for the i.MX 93 processor?", "answer": "The GPIO_IO02 is K20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO03 specification for the i.MX 93 processor?", "answer": "The GPIO_IO03 is K21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO04 specification for the i.MX 93 processor?", "answer": "The GPIO_IO04 is L17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO05 specification for the i.MX 93 processor?", "answer": "The GPIO_IO05 is L18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO06 specification for the i.MX 93 processor?", "answer": "The GPIO_IO06 is L20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO06 specification for the i.MX 93 processor?", "answer": "The GPIO_IO06 is L20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO07 specification for the i.MX 93 processor?", "answer": "The GPIO_IO07 is L21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO08 specification for the i.MX 93 processor?", "answer": "The GPIO_IO08 is M20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What is the GPIO_IO09 specification for the i.MX 93 processor?", "answer": "The GPIO_IO09 is M21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 89", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 90?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14, Power group, Ball Types, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 90", "type": "table_description"}
{"question": "What is the GPIO_IO10 specification for the i.MX 93 processor?", "answer": "The GPIO_IO10 is N17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO11 specification for the i.MX 93 processor?", "answer": "The GPIO_IO11 is N18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO12 specification for the i.MX 93 processor?", "answer": "The GPIO_IO12 is N20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO12 specification for the i.MX 93 processor?", "answer": "The GPIO_IO12 is N20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO13 specification for the i.MX 93 processor?", "answer": "The GPIO_IO13 is N21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO14 specification for the i.MX 93 processor?", "answer": "The GPIO_IO14 is P20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO15 specification for the i.MX 93 processor?", "answer": "The GPIO_IO15 is P21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO16 specification for the i.MX 93 processor?", "answer": "The GPIO_IO16 is R21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO17 specification for the i.MX 93 processor?", "answer": "The GPIO_IO17 is R20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO17 specification for the i.MX 93 processor?", "answer": "The GPIO_IO17 is R2.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO18 specification for the i.MX 93 processor?", "answer": "The GPIO_IO18 is R18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO19 specification for the i.MX 93 processor?", "answer": "The GPIO_IO19 is R17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO20 specification for the i.MX 93 processor?", "answer": "The GPIO_IO20 is T20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO21 specification for the i.MX 93 processor?", "answer": "The GPIO_IO21 is T21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO22 specification for the i.MX 93 processor?", "answer": "The GPIO_IO22 is U18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO23 specification for the i.MX 93 processor?", "answer": "The GPIO_IO23 is U20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO23 specification for the i.MX 93 processor?", "answer": "The GPIO_IO23 is U20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO24 specification for the i.MX 93 processor?", "answer": "The GPIO_IO24 is U21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO25 specification for the i.MX 93 processor?", "answer": "The GPIO_IO25 is V21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO26 specification for the i.MX 93 processor?", "answer": "The GPIO_IO26 is V20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO27 specification for the i.MX 93 processor?", "answer": "The GPIO_IO27 is W21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO28 specification for the i.MX 93 processor?", "answer": "The GPIO_IO28 is W20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO29 specification for the i.MX 93 processor?", "answer": "The GPIO_IO29 is Y21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the GPIO_IO29 specification for the i.MX 93 processor?", "answer": "The GPIO_IO29 is Y21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the I2C1_SCL specification for the i.MX 93 processor?", "answer": "The I2C1_SCL is C20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the I2C1_SDA specification for the i.MX 93 processor?", "answer": "The I2C1_SDA is C21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What is the I2C2_SCL specification for the i.MX 93 processor?", "answer": "The I2C2_SCL is D20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 90", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment ...continued on page 91?", "answer": "14 x 14 mm functional contact assignment ...continued contains information about Ball name, 14 x 14, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 91", "type": "table_description"}
{"question": "What is the I2C2_SDA specification for the i.MX 93 processor?", "answer": "The I2C2_SDA is D21.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D0_P specification for the i.MX 93 processor?", "answer": "The LVDS_D0_P is B5.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D0_N specification for the i.MX 93 processor?", "answer": "The LVDS_D0_N is A5.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D1_P specification for the i.MX 93 processor?", "answer": "The LVDS_D1_P is B4.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D1_N specification for the i.MX 93 processor?", "answer": "The LVDS_D1_N is A4.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D2_P specification for the i.MX 93 processor?", "answer": "The LVDS_D2_P is B2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D2_N specification for the i.MX 93 processor?", "answer": "The LVDS_D2_N is A2.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D3_P specification for the i.MX 93 processor?", "answer": "The LVDS_D3_P is C1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_D3_N specification for the i.MX 93 processor?", "answer": "The LVDS_D3_N is B1.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_CLK_P specification for the i.MX 93 processor?", "answer": "The LVDS_CLK_P is B3.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the LVDS_CLK_N specification for the i.MX 93 processor?", "answer": "The LVDS_CLK_N is A3.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_CLK_N specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_CLK_N is D10.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_CLK_P specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_CLK_P is E10.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_D0_N specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_D0_N is A11.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_D0_P specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_D0_P is B11.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_D1_N specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_D1_N is A10.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_CSI1_D1_P specification for the i.MX 93 processor?", "answer": "The MIPI_CSI1_D1_P is B10.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_CLK_N specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_CLK_N is D6.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_CLK_P specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_CLK_P is E6.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_CLK specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_CLK is A6.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D0_N specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D0_N is A6.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D0_P specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D0_P is B6.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D1_N specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D1_N is A7.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D1_P specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D1_P is B7.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 91", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment ...continued on page 92?", "answer": "14 x 14 mm functional contact assignment ...continued contains information about Ball name, 14 x 14, Power group, Ball Types, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 92", "type": "table_description"}
{"question": "What is the MIPI_DSI1_D2_N specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D2_N is A8.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D2_P specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D2_P is B8.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D is A9.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D3_N specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D3_N is A9.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the MIPI_DSI1_D3_P specification for the i.MX 93 processor?", "answer": "The MIPI_DSI1_D3_P is B9.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the MIPI_REXT specification for the i.MX 93 processor?", "answer": "The MIPI_REXT is D8.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the ONOFF specification for the i.MX 93 processor?", "answer": "The ONOFF is A19.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PDM_DSI_STREAM specification for the i.MX 93 processor?", "answer": "The PDM_DSI_STREAM is J.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PDM_BIT_STREAM0 specification for the i.MX 93 processor?", "answer": "The PDM_BIT_STREAM0 is J17.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PDM_BIT_STREAM1 specification for the i.MX 93 processor?", "answer": "The PDM_BIT_STREAM1 is G18.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PDM_CLK specification for the i.MX 93 processor?", "answer": "The PDM_CLK is G17.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PMIC_ON_REQ specification for the i.MX 93 processor?", "answer": "The PMIC_ON_REQ is A17.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the PMIC_STBY_REQ specification for the i.MX 93 processor?", "answer": "The PMIC_STBY_REQ is B18.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the POR_B specification for the i.MX 93 processor?", "answer": "The POR_B is A16.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the RTC_XTALI specification for the i.MX 93 processor?", "answer": "The RTC_XTALI is E16.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the RTC_XTALO specification for the i.MX 93 processor?", "answer": "The RTC_XTALO is D16.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the SAI1_RXD0 specification for the i.MX 93 processor?", "answer": "The SAI1_RXD0 is H20.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the SAI1_TXC specification for the i.MX 93 processor?", "answer": "The SAI1_TXC is G20.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the SAI1_TXC specification for the i.MX 93 processor?", "answer": "The SAI1_TXC is G20.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the SAI1_TXD0 specification for the i.MX 93 processor?", "answer": "The SAI1_TXD0 is H21.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What is the SAI1_TXFS specification for the i.MX 93 processor?", "answer": "The SAI1_TXFS is G21.", "context": "Source: 14 x 14 mm functional contact assignment ...continued, Page: 92", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 93?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14 ball, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 93", "type": "table_description"}
{"question": "What is the SD1_CLK specification for the i.MX 93 processor?", "answer": "The SD1_CLK is Y11.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_CMD specification for the i.MX 93 processor?", "answer": "The SD1_CMD is AA12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA0 specification for the i.MX 93 processor?", "answer": "The SD1_DATA0 is AA14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA0 specification for the i.MX 93 processor?", "answer": "The SD1_DATA0 is AA14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA1 specification for the i.MX 93 processor?", "answer": "The SD1_DATA1 is AA15.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA2 specification for the i.MX 93 processor?", "answer": "The SD1_DATA2 is AA16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA3 specification for the i.MX 93 processor?", "answer": "The SD1_DATA3 is AA13.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA4 specification for the i.MX 93 processor?", "answer": "The SD1_DATA4 is Y13.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA5 specification for the i.MX 93 processor?", "answer": "The SD1_DATA5 is Y14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA5 specification for the i.MX 93 processor?", "answer": "The SD1_DATA5 is Y14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA6 specification for the i.MX 93 processor?", "answer": "The SD1_DATA6 is Y15.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_DATA7 specification for the i.MX 93 processor?", "answer": "The SD1_DATA7 is Y16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD1_STROBE specification for the i.MX 93 processor?", "answer": "The SD1_STROBE is Y12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD_CD_B specification for the i.MX 93 processor?", "answer": "The SD_CD_B is Y1.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_CD_B specification for the i.MX 93 processor?", "answer": "The SD2_CD_B is Y17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_CLK specification for the i.MX 93 processor?", "answer": "The SD2_CLK is AA19.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_CMD specification for the i.MX 93 processor?", "answer": "The SD2_CMD is Y19.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_DATA0 specification for the i.MX 93 processor?", "answer": "The SD2_DATA0 is Y18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_DATA1 specification for the i.MX 93 processor?", "answer": "The SD2_DATA1 is AA18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_DATA1 specification for the i.MX 93 processor?", "answer": "The SD2_DATA1 is AA18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_DATA2 specification for the i.MX 93 processor?", "answer": "The SD2_DATA2 is Y20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_DATA3 specification for the i.MX 93 processor?", "answer": "The SD2_DATA3 is AA20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_RESET_B specification for the i.MX 93 processor?", "answer": "The SD2_RESET_B is AA17.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD2_VSELECT specification for the i.MX 93 processor?", "answer": "The SD2_VSELECT is V18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD3_CLK specification for the i.MX 93 processor?", "answer": "The SD3_CLK is V16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD3_CMD specification for the i.MX 93 processor?", "answer": "The SD3_CMD is U16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD3_CMD specification for the i.MX 93 processor?", "answer": "The SD3_CMD is U16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What is the SD3_DATA0 specification for the i.MX 93 processor?", "answer": "The SD3_DATA0 is T16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 93", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm functional contact assignment on page 94?", "answer": "14 x 14 mm functional contact assignment contains information about Ball name, 14 x 14 ball, Power group, Ball Types, Default setting, Default setting, Default setting, Status while reset is asserted.", "context": "Section: 14 x 14 mm functional contact assignment, Page: 94", "type": "table_description"}
{"question": "What is the SD3_DATA1 specification for the i.MX 93 processor?", "answer": "The SD3_DATA1 is V14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the SD3_DATA2 specification for the i.MX 93 processor?", "answer": "The SD3_DATA2 is U14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the SD3_DATA2 specification for the i.MX 93 processor?", "answer": "The SD3_DATA2 is T14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the SD3_DATA3 specification for the i.MX 93 processor?", "answer": "The SD3_DATA3 is T14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the TAMPER0 specification for the i.MX 93 processor?", "answer": "The TAMPER0 is B16.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the TAMPER1 specification for the i.MX 93 processor?", "answer": "The TAMPER1 is F14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the UART1_RXD specification for the i.MX 93 processor?", "answer": "The UART1_RXD is E20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the UART1_TXD specification for the i.MX 93 processor?", "answer": "The UART1_TXD is E21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the UART2_RXD specification for the i.MX 93 processor?", "answer": "The UART2_RXD is F20.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the UART2_TXD specification for the i.MX 93 processor?", "answer": "The UART2_TXD is F21.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB_D_N specification for the i.MX 93 processor?", "answer": "The USB_D_N is A14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_D_N specification for the i.MX 93 processor?", "answer": "The USB1_D_N is A14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_D_P specification for the i.MX 93 processor?", "answer": "The USB1_D_P is B14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_ID specification for the i.MX 93 processor?", "answer": "The USB1_ID is C11.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_TXRTUNE specification for the i.MX 93 processor?", "answer": "The USB1_TXRTUNE is D12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_VBUS specification for the i.MX 93 processor?", "answer": "The USB1_VBUS is F12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB1_VBUS specification for the i.MX 93 processor?", "answer": "The USB1_VBUS is F12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB2_D_N specification for the i.MX 93 processor?", "answer": "The USB2_D_N is A15.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB2_D_P specification for the i.MX 93 processor?", "answer": "The USB2_D_P is B15.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB2_ID specification for the i.MX 93 processor?", "answer": "The USB2_ID is E12.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB2_TXRTUNE specification for the i.MX 93 processor?", "answer": "The USB2_TXRTUNE is D14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the USB2_VBUS specification for the i.MX 93 processor?", "answer": "The USB2_VBUS is E14.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the WDOG_ANY specification for the i.MX 93 processor?", "answer": "The WDOG_ANY is J18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the WDOG_ANY specification for the i.MX 93 processor?", "answer": "The WDOG_ANY is J18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What is the XTALI_24M specification for the i.MX 93 processor?", "answer": "The XTALI_24M is D18.", "context": "Source: 14 x 14 mm functional contact assignment, Page: 94", "type": "specification_query"}
{"question": "What information is contained in Table 101. 14 x 14 mm functional contact assignment ...continued on page 95?", "answer": "Table 101. 14 x 14 mm functional contact assignment ...continued contains information about Ball name, 14 x 14 ball, Power group, Ball Types, Default setting, Default setting, Default setting.", "context": "Section: 6.1.3 14 x 14 mm, 0.65 mm pitch, ball map, Page: 95", "type": "table_description"}
{"question": "What is the XTALO_24M specification for the i.MX 93 processor?", "answer": "The XTALO_24M is E1.", "context": "Source: Table 101. 14 x 14 mm functional contact assignment ...continued, Page: 95", "type": "specification_query"}
{"question": "What is the XTALO_24M specification for the i.MX 93 processor?", "answer": "The XTALO_24M is E18.", "context": "Source: Table 101. 14 x 14 mm functional contact assignment ...continued, Page: 95", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm, 0.65 mm pitch, ball map on page 96?", "answer": "14 x 14 mm, 0.65 mm pitch, ball map contains information about , 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21.", "context": "Section: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "table_description"}
{"question": "What is the A specification for the i.MX 93 processor?", "answer": "The A is VSS.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the B specification for the i.MX 93 processor?", "answer": "The B is LVD_S_D3_P.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the C specification for the i.MX 93 processor?", "answer": "The C is LVD_S_D3_P.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the D specification for the i.MX 93 processor?", "answer": "The D is DRA_A5_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the E specification for the i.MX 93 processor?", "answer": "The E is DRA_M_C_A3_A_A4_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the F specification for the i.MX 93 processor?", "answer": "The F is DRA_M_C_M_C.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What is the G specification for the i.MX 93 processor?", "answer": "The G is DRA_M_C_M_C.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 96", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm, 0.65 mm pitch, ball map on page 97?", "answer": "14 x 14 mm, 0.65 mm pitch, ball map contains information about , 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21.", "context": "Section: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "table_description"}
{"question": "What is the H specification for the i.MX 93 processor?", "answer": "The H is DRA M_C KE0_ A Q06_ A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What is the J specification for the i.MX 93 processor?", "answer": "The J is DRA M_D Q04_ A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What is the K specification for the i.MX 93 processor?", "answer": "The K is DRA M_D Q02_ A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What is the L specification for the i.MX 93 processor?", "answer": "The L is VSS.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What is the M specification for the i.MX 93 processor?", "answer": "The M is DRA M_D Q02_ A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What is the N specification for the i.MX 93 processor?", "answer": "The N is DRA M_D Q00_ A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 97", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm, 0.65 mm pitch, ball map on page 98?", "answer": "14 x 14 mm, 0.65 mm pitch, ball map contains information about 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21.", "context": "Section: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "table_description"}
{"question": "What is the DRA M_D Q15_A specification for the i.MX 93 processor?", "answer": "The DRA M_D Q15_A is DRA M_D Q14_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the DRA M_D Q12_A specification for the i.MX 93 processor?", "answer": "The DRA M_D Q12_A is DRA M_D Q13_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the VSS specification for the i.MX 93 processor?", "answer": "The VSS is DRA M_D T_A_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the DRA M_D Q11_A specification for the i.MX 93 processor?", "answer": "The DRA M_D Q11_A is DRA M_D Q10_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the DRA M_D Q08_A specification for the i.MX 93 processor?", "answer": "The DRA M_D Q08_A is DRA M_D Q09_A.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the DAP _TDI_TM specification for the i.MX 93 processor?", "answer": "The DAP _TDI_TM is VSS.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What is the DAP _TCL_TD specification for the i.MX 93 processor?", "answer": "The DAP _TCL_TD is CCM _CLK_O2.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 98", "type": "specification_query"}
{"question": "What information is contained in 14 x 14 mm, 0.65 mm pitch, ball map on page 99?", "answer": "14 x 14 mm, 0.65 mm pitch, ball map contains information about , 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, .", "context": "Section: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is WCLK.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is K.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is VSS.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What is the AA specification for the i.MX 93 processor?", "answer": "The AA is _CLK.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is O1.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is 1.", "context": "Source: 14 x 14 mm, 0.65 mm pitch, ball map, Page: 99", "type": "specification_query"}
{"question": "What information is contained in DDR pin function list on page 100?", "answer": "DDR pin function list contains information about Ball name, LPDDR4/LPDDR4x.", "context": "Section: 6.2 DDR pin pin function list, Page: 100", "type": "table_description"}
{"question": "What is the DRAM_DQS_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS_T_A is DQSA_T[0].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ0_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ0_A is DQSA[0].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ0_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ0_C_A is DQSA_C[0].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DMI0_A specification for the i.MX 93 processor?", "answer": "The DRAM_DMI0_A is DM/DBIA[0].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ0_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ0_A is DQA[0].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ01_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ01_A is DQA[1].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ02_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ02_A is DQA[2].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ03_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ03_A is DQA[3].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ04_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ04_A is DQA[4].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ05_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ05_A is DQA[5].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ06_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ06_A is DQA[6].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ07_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ07_A is DQA[7].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQS1_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS1_T_A is DQSA_T[1].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQS1_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS1_C_A is DQSA_C[1].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQS1_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQS1_C_A is DQSA_C[1].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DMI1_A specification for the i.MX 93 processor?", "answer": "The DRAM_DMI1_A is DM/DBIA[1].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ08_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ08_A is DQA[8].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ09_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ09_A is DQA[9].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ10_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ10_A is DQA[10].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ11_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ11_A is DQA[11].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ11_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ11_A is DQA[11].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ12_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ12_A is DQA[12].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ13_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ13_A is DQA[13].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ14_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ14_A is DQA[14].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_DQ15_A specification for the i.MX 93 processor?", "answer": "The DRAM_DQ15_A is DQA[15].", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What is the DRAM_RESET_N specification for the i.MX 93 processor?", "answer": "The DRAM_RESET_N is RESET_N.", "context": "Source: DDR pin function list, Page: 100", "type": "specification_query"}
{"question": "What information is contained in Table 103. DDR pin function list ...continued on page 101?", "answer": "Table 103. DDR pin function list ...continued contains information about DDR Pin Name, Function.", "context": "Section: 7 Revision history, Page: 101", "type": "table_description"}
{"question": "What is the DRAM_MTRST1 specification for the i.MX 93 processor?", "answer": "The DRAM_MTRST1 is \u2014.", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CKE0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CKE0_A is CKEA[0].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CKE1_A specification for the i.MX 93 processor?", "answer": "The DRAM_CKE1_A is CKEA[1].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CS0_A specification for the i.MX 93 processor?", "answer": "The DRAM_CS0_A is CSA[0].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CS1_A specification for the i.MX 93 processor?", "answer": "The DRAM_CS1_A is CSA[1].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CK_T_A specification for the i.MX 93 processor?", "answer": "The DRAM_CK_T_A is CLKA_T.", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CK_A specification for the i.MX 93 processor?", "answer": "The DRAM_CK_A is CLKA_T.", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CK_C_A specification for the i.MX 93 processor?", "answer": "The DRAM_CK_C_A is CLKA_C.", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA0_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA0_C is CAA[0].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA1_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA1_C is CAA[1].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA2_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA2_C is CAA[2].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA_C is CAA[3].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA3_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA3_C is CAA[3].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA4_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA4_C is CAA[4].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_CA5_C specification for the i.MX 93 processor?", "answer": "The DRAM_CA5_C is CAA[5].", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What is the DRAM_ZQ1 specification for the i.MX 93 processor?", "answer": "The DRAM_ZQ1 is \u2014.", "context": "Source: Table 103. DDR pin function list ...continued, Page: 101", "type": "specification_query"}
{"question": "What information is contained in Table 104. i.MX 93 Data Sheet document revision history on page 101?", "answer": "Table 104. i.MX 93 Data Sheet document revision history contains information about Rev. Number, Date, Substantive Change(s).", "context": "Section: 7 Revision history, Page: 101", "type": "table_description"}
{"question": "What is the IMX93AEC v6.1 specification for the i.MX 93 processor?", "answer": "The IMX93AEC v6.1 is 07 July 2025.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history, Page: 101", "type": "specification_query"}
{"question": "What is the IMX93AEC v6.0 specification for the i.MX 93 processor?", "answer": "The IMX93AEC v6.0 is 04 June 2025.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history, Page: 101", "type": "specification_query"}
{"question": "What information is contained in Table 104. i.MX 93 Data Sheet document revision history...continued on page 102?", "answer": "Table 104. i.MX 93 Data Sheet document revision history...continued contains information about Rev. Number, Date, Substantive Change(s).", "context": "Section: i.MX 93 Data Sheet document revision history...continued, Page: 102", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 102", "type": "specification_query"}
{"question": "What is the Rev. 5 specification for the i.MX 93 processor?", "answer": "The Rev. 5 is 01/2025.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 102", "type": "specification_query"}
{"question": "What is the Rev. 4 specification for the i.MX 93 processor?", "answer": "The Rev. 4 is 08/2024.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 102", "type": "specification_query"}
{"question": "What information is contained in Table 104. i.MX 93 Data Sheet document revision history...continued on page 103?", "answer": "Table 104. i.MX 93 Data Sheet document revision history...continued contains information about Rev. Number, Date, Substantive Change(s).", "context": "Section: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 103", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 103", "type": "specification_query"}
{"question": "What is the Rev. 3 specification for the i.MX 93 processor?", "answer": "The Rev. 3 is 12/2023.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 103", "type": "specification_query"}
{"question": "What information is contained in Table 104. i.MX 93 Data Sheet document revision history...continued on page 104?", "answer": "Table 104. i.MX 93 Data Sheet document revision history...continued contains information about Rev. Number, Date, Substantive Change(s).", "context": "Section: i.MX 93 Data Sheet document revision history...continued, Page: 104", "type": "table_description"}
{"question": "What is the  specification for the i.MX 93 processor?", "answer": "The  is .", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 104", "type": "specification_query"}
{"question": "What is the Rev. 2 specification for the i.MX 93 processor?", "answer": "The Rev. 2 is 08/2023.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 104", "type": "specification_query"}
{"question": "What is the Rev. 1 specification for the i.MX 93 processor?", "answer": "The Rev. 1 is 04/2023.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 104", "type": "specification_query"}
{"question": "What is the Rev. 1 specification for the i.MX 93 processor?", "answer": "The Rev. 1 is 04/2023.", "context": "Source: Table 104. i.MX 93 Data Sheet document revision history...continued, Page: 104", "type": "specification_query"}
{"question": "What information is contained in Data sheet status status on page 105?", "answer": "Data sheet status status contains information about Document status[1][2], Product status[3], Definition.", "context": "Section: Legal information, Page: 105", "type": "table_description"}
{"question": "What is the Objective [short] data sheet specification for the i.MX 93 processor?", "answer": "The Objective [short] data sheet is Development.", "context": "Source: Data sheet status status, Page: 105", "type": "specification_query"}
{"question": "What is the Preliminary [short] data sheet specification for the i.MX 93 processor?", "answer": "The Preliminary [short] data sheet is Qualification.", "context": "Source: Data sheet status status, Page: 105", "type": "specification_query"}
{"question": "What is the Product [short] data sheet specification for the i.MX 93 processor?", "answer": "The Product [short] data sheet is Production.", "context": "Source: Data sheet status status, Page: 105", "type": "specification_query"}
