<stg><name>implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars

]]></Node>
<StgValue><ssdm name="noVars_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i9 0, i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln112 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln113 = store i5 0, i5 %j_1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body68.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body68.i:0 %indvar_flatten7_load = load i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body68.i:1 %icmp_ln112 = icmp_eq  i9 %indvar_flatten7_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body68.i:2 %add_ln112_1 = add i9 %indvar_flatten7_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body68.i:3 %br_ln112 = br i1 %icmp_ln112, void %for.inc110.i, void %_ZN2xf6solver5syevjIdLi15ELi1EEEviPT_iS3_S3_iRi.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc110.i:0 %j_1_load = load i5 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc110.i:1 %i_1_load = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc110.i:2 %add_ln112 = add i5 %i_1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc110.i:5 %icmp_ln113 = icmp_eq  i5 %j_1_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc110.i:6 %select_ln112 = select i1 %icmp_ln113, i5 0, i5 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="5">
<![CDATA[
for.inc110.i:7 %trunc_ln112 = trunc i5 %select_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc110.i:8 %select_ln112_1 = select i1 %icmp_ln113, i5 %add_ln112, i5 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="5">
<![CDATA[
for.inc110.i:9 %trunc_ln112_1 = trunc i5 %select_ln112_1

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
for.inc110.i:11 %select_ln112_1_cast1 = zext i5 %select_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln112_1_cast1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc110.i:12 %tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.i:13 %empty_83 = add i8 %tmp_12, i8 %select_ln112_1_cast1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
for.inc110.i:16 %zext_ln112_1 = zext i5 %select_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.i:18 %slt = icmp_slt  i32 %zext_ln112_1, i32 %noVars_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.i:19 %rev = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc110.i:21 %tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112, i4 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.i:22 %add_ln119_1 = add i8 %tmp_13, i8 %select_ln112_1_cast1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
for.inc110.i:25 %zext_ln119 = zext i5 %select_ln112

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
for.inc110.i:26 %zext_ln113 = zext i5 %select_ln112

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.i:28 %icmp_ln118 = icmp_slt  i32 %zext_ln113, i32 %noVars_read

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.i:29 %xor_ln118 = xor i1 %icmp_ln118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.i:30 %or_ln118 = or i1 %xor_ln118, i1 %rev

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc110.i:31 %br_ln118 = br i1 %or_ln118, void %if.then72.i, void %for.inc107.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then72.i:1 %mul_ln119 = mul i8 %tmp, i8 %zext_ln119

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then72.i:6 %icmp_ln120 = icmp_eq  i5 %select_ln112, i5 %select_ln112_1

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then72.i:7 %br_ln120 = br i1 %icmp_ln120, void %if.end105.i, void %if.then90.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.end105.i:0 %br_ln123 = br void %for.inc107.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc107.i:0 %add_ln113 = add i5 %select_ln112, i5 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.i:1 %store_ln112 = store i9 %add_ln112_1, i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.i:2 %store_ln112 = store i5 %select_ln112_1, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.i:3 %store_ln113 = store i5 %add_ln113, i5 %j_1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
for.inc107.i:4 %br_ln113 = br void %for.body68.i

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.inc110.i:14 %p_cast = zext i8 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.i:15 %dataA_2D_addr = getelementptr i64 %dataA_2D, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="dataA_2D_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.inc110.i:20 %dataA_2D_load = load i8 %dataA_2D_addr

]]></Node>
<StgValue><ssdm name="dataA_2D_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
for.inc110.i:23 %zext_ln119_2 = zext i8 %add_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.i:24 %dataU_2D_addr = getelementptr i64 %dataU_2D, i64 0, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="dataU_2D_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
if.then72.i:0 %dataU_2D_load = load i8 %dataU_2D_addr

]]></Node>
<StgValue><ssdm name="dataU_2D_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then72.i:1 %mul_ln119 = mul i8 %tmp, i8 %zext_ln119

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.inc110.i:20 %dataA_2D_load = load i8 %dataA_2D_addr

]]></Node>
<StgValue><ssdm name="dataA_2D_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
if.then72.i:0 %dataU_2D_load = load i8 %dataU_2D_addr

]]></Node>
<StgValue><ssdm name="dataU_2D_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then72.i:1 %mul_ln119 = mul i8 %tmp, i8 %zext_ln119

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then72.i:2 %add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
_ZN2xf6solver5syevjIdLi15ELi1EEEviPT_iS3_S3_iRi.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc110.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_postcal_VITIS_LOOP_113_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc110.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
for.inc110.i:10 %zext_ln112 = zext i5 %select_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.i:17 %eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="eigVals_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc110.i:27 %specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln117"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then72.i:2 %add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
if.then72.i:3 %zext_ln119_1 = zext i8 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then72.i:4 %eigVecs_addr = getelementptr i64 %eigVecs, i64 0, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="eigVecs_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
if.then72.i:5 %store_ln119 = store i64 %dataU_2D_load, i8 %eigVecs_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
if.then90.i:0 %store_ln121 = store i64 %dataA_2D_load, i4 %eigVals_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln118" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then90.i:1 %br_ln122 = br void %if.end105.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
