TimeQuest Timing Analyzer report for CAM2VGA
Sun Jun 23 10:45:10 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'
 15. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 16. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 17. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 20. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 23. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 25. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 31. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 32. Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'
 33. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'
 34. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 37. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Slow 1200mV 85C Model Metastability Report
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 65. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 66. Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'
 67. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 68. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 69. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 70. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 71. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 72. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 73. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 74. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 75. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 77. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 78. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 79. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 80. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 81. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 82. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 83. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 84. Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'
 85. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 86. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 87. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 88. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 89. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Propagation Delay
108. Minimum Propagation Delay
109. Slow 1200mV 0C Model Metastability Report
110. Fast 1200mV 0C Model Setup Summary
111. Fast 1200mV 0C Model Hold Summary
112. Fast 1200mV 0C Model Recovery Summary
113. Fast 1200mV 0C Model Removal Summary
114. Fast 1200mV 0C Model Minimum Pulse Width Summary
115. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
116. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
117. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
118. Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'
119. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
120. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
121. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
122. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
123. Fast 1200mV 0C Model Setup: 'CLOCK_50'
124. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
125. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
126. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
127. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
128. Fast 1200mV 0C Model Hold: 'CLOCK_50'
129. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
130. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
131. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
132. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
133. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
134. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
135. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
136. Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'
137. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
138. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
139. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
140. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
145. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Propagation Delay
159. Minimum Propagation Delay
160. Fast 1200mV 0C Model Metastability Report
161. Multicorner Timing Analysis Summary
162. Setup Times
163. Hold Times
164. Clock to Output Times
165. Minimum Clock to Output Times
166. Propagation Delay
167. Minimum Propagation Delay
168. Board Trace Model Assignments
169. Input Transition Times
170. Slow Corner Signal Integrity Metrics
171. Fast Corner Signal Integrity Metrics
172. Setup Transfers
173. Hold Transfers
174. Recovery Transfers
175. Removal Transfers
176. Report TCCS
177. Report RSKM
178. Unconstrained Paths
179. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAM2VGA                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdiez:CAP10|CAPclk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|CAPclk }                                ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864 ; 50.34 MHz  ; 0.000 ; 9.932  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[4]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[4] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 61.13 MHz  ; 61.13 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 153.05 MHz ; 153.05 MHz      ; CAPdiez:CAP10|CAPclk                                ;      ;
; 186.29 MHz ; 186.29 MHz      ; div800k:DIV800|Qaux[5]                              ;      ;
; 229.36 MHz ; 229.36 MHz      ; GPIO1_D[4]                                          ;      ;
; 409.84 MHz ; 409.84 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.859 ; -311.638      ;
; div800k:DIV800|Qaux[5]                              ; -2.184 ; -5.915        ;
; GPIO1_D[4]                                          ; -1.680 ; -7.873        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.440 ; -25.600       ;
; div800k:DIV800|Qaux[0]                              ; 0.008  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.030  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.034  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.091  ; 0.000         ;
; CLOCK_50                                            ; 0.166  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.199  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.199  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.753  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.280 ; -0.484        ;
; CLOCK_50                                            ; -0.251 ; -0.251        ;
; div800k:DIV800|Qaux[4]                              ; 0.011  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.029  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.032  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.049  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.049  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.159  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.358  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.359  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.372  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.568  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.371 ; -7.216        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.364 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[4]                                          ; -3.000 ; -20.402       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.480  ; 0.000         ;
; CLOCK_50                                            ; 4.750  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.651  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.859 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.221     ; 2.156      ;
; -3.824 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.219     ; 2.123      ;
; -3.641 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.216     ; 1.943      ;
; -3.641 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.217     ; 1.942      ;
; -3.640 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.224     ; 1.934      ;
; -3.633 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.215     ; 1.936      ;
; -3.623 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.219     ; 1.922      ;
; -3.600 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.215     ; 1.903      ;
; -3.597 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.215     ; 1.900      ;
; -3.570 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.210     ; 1.878      ;
; -3.561 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.209     ; 1.870      ;
; -3.556 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.212     ; 1.862      ;
; -3.533 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.212     ; 1.839      ;
; -3.467 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.210     ; 1.775      ;
; -3.449 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.204     ; 1.763      ;
; -3.436 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.205     ; 1.749      ;
; -3.430 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.204     ; 1.744      ;
; -3.422 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.206     ; 1.734      ;
; -3.391 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.210     ; 1.699      ;
; -3.390 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.206     ; 1.702      ;
; -3.382 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|enawRAMclk                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -2.342     ; 2.035      ;
; -3.340 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.214     ; 1.644      ;
; -3.334 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.207     ; 1.645      ;
; -3.308 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.206     ; 1.620      ;
; -3.295 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.208     ; 1.605      ;
; -3.238 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.205     ; 1.551      ;
; -3.040 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.195     ; 1.363      ;
; -3.029 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.205     ; 1.342      ;
; -2.993 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.195     ; 1.316      ;
; -2.992 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.197     ; 1.313      ;
; -2.978 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.201     ; 1.295      ;
; -2.951 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.196     ; 1.273      ;
; -2.767 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.153      ; 3.448      ;
; -2.767 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.153      ; 3.448      ;
; -2.765 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.158      ; 3.451      ;
; -2.660 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.196     ; 0.982      ;
; -2.650 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.590      ;
; -2.650 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.590      ;
; -2.650 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.590      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.646 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.586      ;
; -2.612 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.153      ; 3.293      ;
; -2.612 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.153      ; 3.293      ;
; -2.610 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.158      ; 3.296      ;
; -2.608 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.548      ;
; -2.608 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.548      ;
; -2.608 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.548      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.604 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.544      ;
; -2.600 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.142      ; 3.270      ;
; -2.600 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.142      ; 3.270      ;
; -2.599 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.539      ;
; -2.599 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.539      ;
; -2.599 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.539      ;
; -2.598 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.147      ; 3.273      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.595 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.535      ;
; -2.554 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.142      ; 3.224      ;
; -2.554 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.142      ; 3.224      ;
; -2.552 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.147      ; 3.227      ;
; -2.523 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.139      ; 3.190      ;
; -2.523 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.139      ; 3.190      ;
; -2.521 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.144      ; 3.193      ;
; -2.504 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.144      ; 3.176      ;
; -2.504 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.144      ; 3.176      ;
; -2.502 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.149      ; 3.179      ;
; -2.501 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.441      ;
; -2.501 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.441      ;
; -2.501 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.441      ;
; -2.497 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 3.437      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.184 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.525     ; 1.154      ;
; -2.127 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.526     ; 1.096      ;
; -2.006 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.526     ; 0.975      ;
; -1.964 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.002      ; 2.461      ;
; -1.550 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.589     ; 0.956      ;
; -0.800 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.733      ;
; -0.689 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.622      ;
; -0.657 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 1.589      ;
; -0.485 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.124     ; 0.856      ;
; -0.482 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.124     ; 0.853      ;
; -0.150 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.084      ;
; -0.129 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.063      ;
; 0.157  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.984      ; 1.322      ;
; 0.206  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.333      ; 1.622      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.659      ;
; 0.297  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.308  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.553      ; 2.949      ;
; 0.329  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.334      ; 1.500      ;
; 0.387  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.616      ; 2.923      ;
; 0.389  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.334      ; 1.440      ;
; 0.780  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.616      ; 3.030      ;
; 0.872  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.553      ; 2.885      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.680 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.423      ;
; -1.672 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.415      ;
; -1.534 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.277      ;
; -1.531 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.274      ;
; -1.479 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.412      ;
; -1.476 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.409      ;
; -1.383 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.126      ;
; -1.382 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 2.125      ;
; -1.363 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.296      ;
; -1.360 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.293      ;
; -1.347 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.280      ;
; -1.344 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.277      ;
; -1.251 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.994      ;
; -1.249 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.992      ;
; -1.220 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.963      ;
; -1.217 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.960      ;
; -1.208 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.951      ;
; -1.205 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.948      ;
; -1.196 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.129      ;
; -1.194 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.127      ;
; -1.185 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.928      ;
; -1.182 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.925      ;
; -1.166 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.909      ;
; -1.163 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.906      ;
; -1.131 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.874      ;
; -1.080 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 2.013      ;
; -1.064 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.997      ;
; -1.062 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.995      ;
; -1.033 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.776      ;
; -1.030 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.773      ;
; -0.948 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.691      ;
; -0.937 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.680      ;
; -0.935 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.678      ;
; -0.925 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.668      ;
; -0.923 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.666      ;
; -0.902 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.645      ;
; -0.900 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.643      ;
; -0.893 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.826      ;
; -0.891 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.634      ;
; -0.883 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.626      ;
; -0.788 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.721      ;
; -0.716 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.459      ;
; -0.713 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.456      ;
; -0.668 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.601      ;
; -0.625 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.368      ;
; -0.621 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.554      ;
; -0.611 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.354      ;
; -0.595 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.338      ;
; -0.594 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.337      ;
; -0.593 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.336      ;
; -0.589 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.332      ;
; -0.562 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.495      ;
; -0.506 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.249      ;
; -0.394 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.137      ;
; -0.391 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.248      ; 1.134      ;
; -0.269 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.202      ;
; -0.266 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 1.199      ;
; 0.264  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.044     ; 0.687      ;
; 0.265  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.044     ; 0.686      ;
; 0.274  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.298  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.440 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.607     ; 0.828      ;
; -1.343 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.607     ; 0.731      ;
; -0.883 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.814      ;
; -0.883 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.814      ;
; -0.882 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.813      ;
; -0.880 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.811      ;
; -0.879 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.810      ;
; -0.879 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.810      ;
; -0.879 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.810      ;
; -0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.809      ;
; -0.876 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.807      ;
; -0.875 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.806      ;
; -0.872 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.803      ;
; -0.872 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.803      ;
; -0.870 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.801      ;
; -0.852 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.783      ;
; -0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.420      ;
; -0.486 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.417      ;
; -0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.410      ;
; -0.465 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.396      ;
; -0.459 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.390      ;
; -0.422 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.355      ;
; -0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.354      ;
; -0.419 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.352      ;
; -0.417 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.350      ;
; -0.415 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.348      ;
; -0.410 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.343      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.340      ;
; -0.407 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.340      ;
; -0.406 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.339      ;
; -0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.338      ;
; -0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.338      ;
; -0.404 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.337      ;
; -0.403 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.336      ;
; -0.400 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.333      ;
; -0.395 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.328      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.326      ;
; -0.392 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.325      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.324      ;
; -0.388 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.321      ;
; -0.388 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.321      ;
; -0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.301      ;
; -0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.300      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.298      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.295      ;
; -0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.283      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.282      ;
; -0.286 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.218      ;
; -0.286 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.218      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.133      ;
; -0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.123      ;
; -0.183 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.116      ;
; -0.138 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.989      ;
; -0.136 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.987      ;
; -0.135 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.986      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.985      ;
; -0.131 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.982      ;
; -0.131 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.982      ;
; -0.128 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.061      ;
; -0.128 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.061      ;
; -0.127 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.978      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.975      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.975      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.975      ;
; -0.121 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.054      ;
; -0.120 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.053      ;
; -0.116 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.049      ;
; -0.111 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.044      ;
; -0.102 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.035      ;
; -0.101 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.033      ;
; -0.101 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.036      ;
; -0.099 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.031      ;
; -0.099 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.950      ;
; -0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.948      ;
; -0.095 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.027      ;
; -0.095 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.027      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.026      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.029      ;
; -0.086 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.937      ;
; -0.081 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.932      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.015      ;
; -0.079 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.014      ;
; -0.078 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.013      ;
; -0.070 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.005      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.989      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.988      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.988      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.987      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.986      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.986      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.012  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.839      ;
; 0.014  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.837      ;
; 0.014  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.837      ;
; 0.016  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.835      ;
; 0.017  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.834      ;
; 0.018  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.833      ;
; 0.019  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.832      ;
; 0.023  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.144     ; 0.828      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.008 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.842      ; 1.548      ;
; 0.524 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.842      ; 1.532      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                        ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.030 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.866      ; 1.540      ;
; 0.569 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.866      ; 1.501      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.034 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.874      ; 1.554      ;
; 0.544 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.874      ; 1.544      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.091 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.174      ; 1.797      ;
; 0.567 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.174      ; 1.821      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.166 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.764      ; 3.292      ;
; 0.664 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.764      ; 3.294      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.199 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.734      ; 1.249      ;
; 0.737 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.734      ; 1.211      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.199 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.746      ; 1.251      ;
; 0.734 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.746      ; 1.216      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.753 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.646     ; 5.518      ;
; 1.905 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.653     ; 5.359      ;
; 1.923 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.653     ; 5.341      ;
; 1.988 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.270     ; 5.659      ;
; 2.016 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 5.272      ;
; 2.024 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 5.278      ;
; 2.054 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.651     ; 5.212      ;
; 2.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.642     ; 5.218      ;
; 2.062 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.646     ; 5.209      ;
; 2.071 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.653     ; 5.193      ;
; 2.107 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 5.173      ;
; 2.140 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.277     ; 5.500      ;
; 2.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.652     ; 5.121      ;
; 2.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 5.151      ;
; 2.156 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 5.132      ;
; 2.165 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 5.137      ;
; 2.181 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 5.118      ;
; 2.183 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 5.109      ;
; 2.190 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 5.100      ;
; 2.194 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 5.095      ;
; 2.205 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.642     ; 5.070      ;
; 2.214 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.653     ; 5.050      ;
; 2.225 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 5.080      ;
; 2.245 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 5.035      ;
; 2.256 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 5.043      ;
; 2.272 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 5.017      ;
; 2.282 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 5.013      ;
; 2.284 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.639     ; 4.994      ;
; 2.289 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.275     ; 5.353      ;
; 2.319 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.980      ;
; 2.321 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.971      ;
; 2.322 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.966      ;
; 2.330 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.960      ;
; 2.355 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.954      ;
; 2.362 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.641     ; 4.914      ;
; 2.363 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.651     ; 4.903      ;
; 2.363 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.942      ;
; 2.377 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.653     ; 4.887      ;
; 2.379 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.276     ; 5.262      ;
; 2.379 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.921      ;
; 2.396 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.903      ;
; 2.415 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.874      ;
; 2.419 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.861      ;
; 2.429 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 5.236      ;
; 2.432 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.639     ; 4.846      ;
; 2.453 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.652     ; 4.812      ;
; 2.460 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.828      ;
; 2.464 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.824      ;
; 2.467 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.632     ; 4.818      ;
; 2.473 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 4.829      ;
; 2.475 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.640     ; 4.802      ;
; 2.493 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.816      ;
; 2.503 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.786      ;
; 2.511 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.642     ; 4.764      ;
; 2.520 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.780      ;
; 2.526 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.756      ;
; 2.527 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.762      ;
; 2.534 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.748      ;
; 2.538 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.742      ;
; 2.553 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.727      ;
; 2.589 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.700      ;
; 2.590 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 4.705      ;
; 2.597 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.265     ; 5.055      ;
; 2.615 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.632     ; 4.670      ;
; 2.618 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.640     ; 4.659      ;
; 2.627 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.672      ;
; 2.629 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.663      ;
; 2.638 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.652      ;
; 2.642 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.646      ;
; 2.654 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.261     ; 5.002      ;
; 2.668 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.621      ;
; 2.669 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.613      ;
; 2.671 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.641     ; 4.605      ;
; 2.671 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.634      ;
; 2.681 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.599      ;
; 2.704 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.595      ;
; 2.726 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.563      ;
; 2.727 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.562      ;
; 2.728 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.552      ;
; 2.738 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.639     ; 4.540      ;
; 2.768 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.520      ;
; 2.769 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 4.889      ;
; 2.782 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.506      ;
; 2.790 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.509      ;
; 2.801 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.508      ;
; 2.828 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.472      ;
; 2.843 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.439      ;
; 2.921 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.632     ; 4.364      ;
; 2.929 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.640     ; 4.348      ;
; 2.931 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.368      ;
; 2.976 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.313      ;
; 2.980 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.302      ;
; 2.992 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.637     ; 4.288      ;
; 3.035 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.628     ; 4.254      ;
; 3.090 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.198      ;
; 3.239 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.618     ; 4.060      ;
; 3.892 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.380     ; 3.645      ;
; 3.938 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.380     ; 3.599      ;
; 4.038 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.380     ; 3.499      ;
; 4.040 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.380     ; 3.497      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.280 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.678      ; 2.764      ;
; -0.204 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.744      ; 2.916      ;
; 0.126  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.526      ; 1.329      ;
; 0.160  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.526      ; 1.363      ;
; 0.194  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.744      ; 2.814      ;
; 0.203  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.525      ; 1.405      ;
; 0.273  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.678      ; 2.817      ;
; 0.329  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.155      ; 1.161      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.681  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.899      ;
; 0.730  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.948      ;
; 1.081  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.000      ; 0.758      ;
; 1.085  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.000      ; 0.762      ;
; 1.154  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.374      ;
; 1.268  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 1.485      ;
; 1.329  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.060      ; 1.546      ;
; 2.031  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.395     ; 0.793      ;
; 2.543  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.334     ; 0.886      ;
; 2.559  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.127      ; 2.363      ;
; 2.646  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.334     ; 0.989      ;
; 2.692  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.333     ; 1.036      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.251 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.865      ; 2.990      ;
; 0.287  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.865      ; 3.028      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.011 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.795      ; 1.172      ;
; 0.547 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.795      ; 1.208      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.029 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.783      ; 1.168      ;
; 0.566 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.783      ; 1.205      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.032 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.928      ; 1.316      ;
; 0.563 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.928      ; 1.347      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.049 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.895      ; 1.300      ;
; 0.603 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.895      ; 1.354      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.049 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.241      ; 1.646      ;
; 0.562 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.241      ; 1.659      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.159 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.920      ; 1.445      ;
; 0.699 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.920      ; 1.485      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.580      ;
; 0.391 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.044      ; 0.592      ;
; 0.392 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.044      ; 0.593      ;
; 0.823 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.042      ;
; 0.825 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.044      ;
; 0.878 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 0.927      ;
; 0.905 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 0.954      ;
; 1.007 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.056      ;
; 1.065 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.114      ;
; 1.067 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.286      ;
; 1.070 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.119      ;
; 1.075 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.294      ;
; 1.076 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.125      ;
; 1.099 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.148      ;
; 1.116 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.165      ;
; 1.136 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.185      ;
; 1.177 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.396      ;
; 1.178 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.227      ;
; 1.181 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.230      ;
; 1.195 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.244      ;
; 1.205 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.254      ;
; 1.207 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.256      ;
; 1.247 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.296      ;
; 1.305 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.524      ;
; 1.361 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.410      ;
; 1.363 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.412      ;
; 1.366 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.585      ;
; 1.375 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.424      ;
; 1.377 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.426      ;
; 1.398 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.447      ;
; 1.432 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.481      ;
; 1.445 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.494      ;
; 1.447 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.496      ;
; 1.454 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.503      ;
; 1.478 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.527      ;
; 1.480 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.529      ;
; 1.490 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.539      ;
; 1.498 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.717      ;
; 1.505 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.724      ;
; 1.507 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.726      ;
; 1.602 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.821      ;
; 1.604 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.823      ;
; 1.626 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.675      ;
; 1.628 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.677      ;
; 1.649 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.698      ;
; 1.651 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.700      ;
; 1.663 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.712      ;
; 1.665 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.714      ;
; 1.726 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.775      ;
; 1.726 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.945      ;
; 1.728 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.777      ;
; 1.728 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 1.947      ;
; 1.733 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.782      ;
; 1.735 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 1.784      ;
; 1.793 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 2.012      ;
; 1.795 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 2.014      ;
; 1.890 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 2.109      ;
; 1.892 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.062      ; 2.111      ;
; 2.014 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 2.063      ;
; 2.016 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.372      ; 2.065      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.359 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.577      ;
; 0.391 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.609      ;
; 0.565 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.783      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.787      ;
; 0.571 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.579 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.799      ;
; 0.584 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.802      ;
; 0.587 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.610 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.829      ;
; 0.801 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.931      ;
; 0.806 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.936      ;
; 0.807 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.025      ;
; 0.808 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.938      ;
; 0.811 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.029      ;
; 0.812 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.422      ; 0.941      ;
; 0.813 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.943      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.454      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.966      ;
; 0.840 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.058      ;
; 0.843 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.061      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.854 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.072      ;
; 0.856 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.074      ;
; 0.858 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.076      ;
; 0.859 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 0.994      ;
; 0.865 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.084      ;
; 0.867 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.087      ;
; 0.871 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 1.001      ;
; 0.872 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.492      ;
; 0.872 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.090      ;
; 0.877 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.096      ;
; 0.877 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.096      ;
; 0.879 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.098      ;
; 0.881 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.099      ;
; 0.885 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.103      ;
; 0.905 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.525      ;
; 0.940 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.158      ;
; 0.950 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.168      ;
; 0.953 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.171      ;
; 0.954 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.173      ;
; 0.956 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.177      ;
; 0.963 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.583      ;
; 0.965 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.183      ;
; 0.966 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.184      ;
; 0.968 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.186      ;
; 0.970 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.188      ;
; 0.971 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.189      ;
; 0.972 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.194      ;
; 0.977 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.196      ;
; 0.979 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.197      ;
; 0.982 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.602      ;
; 0.984 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.202      ;
; 0.989 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.208      ;
; 0.989 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.208      ;
; 0.990 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.610      ;
; 0.991 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.210      ;
; 0.991 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.210      ;
; 0.999 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.217      ;
; 1.003 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.221      ;
; 1.004 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.423      ; 1.134      ;
; 1.009 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.227      ;
; 1.014 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.232      ;
; 1.033 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.422      ; 1.162      ;
; 1.041 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.421      ; 1.169      ;
; 1.045 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.463      ; 1.665      ;
; 1.047 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.434      ; 1.188      ;
; 1.047 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.420      ; 1.174      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.403 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.685      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.689      ;
; 0.412 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.694      ;
; 0.413 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.695      ;
; 0.414 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.696      ;
; 0.417 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.699      ;
; 0.418 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.700      ;
; 0.418 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.700      ;
; 0.418 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.700      ;
; 0.419 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.701      ;
; 0.419 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.701      ;
; 0.421 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.703      ;
; 0.424 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.706      ;
; 0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.697      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.722      ;
; 0.517 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.799      ;
; 0.523 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.805      ;
; 0.524 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.743      ;
; 0.528 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.810      ;
; 0.528 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.810      ;
; 0.528 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.810      ;
; 0.531 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.813      ;
; 0.532 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.814      ;
; 0.532 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.814      ;
; 0.533 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.815      ;
; 0.533 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.815      ;
; 0.535 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.817      ;
; 0.537 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.819      ;
; 0.538 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.820      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.105      ; 0.838      ;
; 0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.889      ;
; 0.677 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.897      ;
; 0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.903      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.907      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.907      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.908      ;
; 0.689 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.908      ;
; 0.689 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.909      ;
; 0.696 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.917      ;
; 0.698 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.915      ;
; 0.700 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.920      ;
; 0.701 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.921      ;
; 0.702 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.923      ;
; 0.702 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.923      ;
; 0.702 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.922      ;
; 0.705 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.925      ;
; 0.705 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.925      ;
; 0.714 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.935      ;
; 0.717 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.938      ;
; 0.727 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.948      ;
; 0.728 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.949      ;
; 0.807 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.027      ;
; 0.811 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.031      ;
; 0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.085      ;
; 0.893 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.113      ;
; 0.909 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.129      ;
; 0.929 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.149      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.150      ;
; 0.938 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.158      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.160      ;
; 0.943 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.163      ;
; 0.945 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.165      ;
; 0.945 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.165      ;
; 0.946 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.166      ;
; 0.947 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.167      ;
; 0.947 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.167      ;
; 0.948 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.168      ;
; 0.948 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.168      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.568 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.587 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.594 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.597 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.599 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.601 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.819      ;
; 0.620 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.620 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.622 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.840      ;
; 0.678 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.896      ;
; 0.705 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.923      ;
; 0.708 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.927      ;
; 0.716 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.934      ;
; 0.727 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.944      ;
; 0.731 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.972      ;
; 0.743 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.961      ;
; 0.758 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.974      ;
; 0.767 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.008      ;
; 0.768 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.983      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.012      ;
; 0.775 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.016      ;
; 0.794 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.035      ;
; 0.798 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.039      ;
; 0.800 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.041      ;
; 0.808 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.025      ;
; 0.842 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.083      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.869 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.084      ;
; 0.870 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.873 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.114      ;
; 0.884 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.102      ;
; 0.886 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.104      ;
; 0.886 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.104      ;
; 0.888 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.106      ;
; 0.890 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.108      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.371 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.437     ; 1.429      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.300 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.044      ; 1.839      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.099 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.640      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.046      ; 1.551      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.045      ; 1.429      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.287      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.495 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.418      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.246      ; 1.487      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 0.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.244      ; 1.684      ;
; 1.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.300     ; 1.287      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                               ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -0.055 ; 0.161        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; 0.010  ; 0.194        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; 0.010  ; 0.194        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; 0.010  ; 0.194        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; 0.171  ; 0.171        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
; 0.172  ; 0.172        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; 0.172  ; 0.172        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; 0.172  ; 0.172        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; 0.605  ; 0.821        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; 0.654  ; 0.838        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; 0.818  ; 0.818        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; 0.823  ; 0.823        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; 0.823  ; 0.823        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
; 0.826  ; 0.826        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; 0.826  ; 0.826        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; 0.826  ; 0.826        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
; 0.827  ; 0.827        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.172  ; 0.388        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.371  ; 0.555        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.750 ; 4.934        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.849 ; 5.065        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.910 ; 4.910        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.087 ; 5.087        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; 4.394  ; 4.865  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; 4.394  ; 4.865  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 6.171  ; 6.633  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 6.171  ; 6.633  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 4.096  ; 4.572  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.439 ; 0.113  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.662 ; -0.095 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.605 ; 0.024  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; -0.594 ; 0.015  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; -0.604 ; 0.023  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; -0.806 ; -0.249 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.439 ; 0.113  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.574 ; 0.042  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; -4.125 ; -4.581 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; -4.125 ; -4.581 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -3.372 ; -3.825 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -3.706 ; -4.135 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -3.372 ; -3.825 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.304  ; 0.758  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.163  ; 0.608  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.110  ; 0.495  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; 1.100  ; 0.504  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; 1.121  ; 0.517  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; 1.304  ; 0.758  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.951  ; 0.410  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.080  ; 0.478  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.586 ; 4.671 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.561 ; 4.604 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 4.546 ; 4.551 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.586 ; 4.640 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 4.575 ; 4.671 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 5.602 ; 5.741 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.487 ; 4.499 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 4.319 ; 4.381 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.208 ; 5.273 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.602 ; 5.741 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.645 ; 4.691 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.333 ; 5.432 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 4.505 ; 4.547 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 4.988 ; 5.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.333 ; 5.432 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.169 ; 5.205 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.407 ; 4.517 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.832 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.832 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 5.839 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 5.839 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.652 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.652 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.682 ; 5.587 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.682 ; 5.587 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 7.925 ; 8.070 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 7.925 ; 8.070 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 5.828 ; 5.841 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 5.828 ; 5.841 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.075 ; 4.079 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.089 ; 4.131 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 4.075 ; 4.079 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.114 ; 4.165 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 4.103 ; 4.195 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.857 ; 3.916 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.019 ; 4.030 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.857 ; 3.916 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 4.710 ; 4.773 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.089 ; 5.222 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.170 ; 4.214 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 4.036 ; 4.076 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 4.036 ; 4.076 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 4.499 ; 4.549 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 4.830 ; 4.925 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 4.674 ; 4.707 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.942 ; 4.047 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.624 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.624 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 5.644 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 5.644 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.461 ; 6.455 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.461 ; 6.455 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.531 ; 5.438 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.531 ; 5.438 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 7.635 ; 7.764 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 7.635 ; 7.764 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 5.674 ; 5.686 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 5.674 ; 5.686 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.158 ;    ;    ; 6.541 ;
; SW[3]      ; GPIO0_D[14] ; 6.285 ;    ;    ; 6.710 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.022 ;    ;    ; 6.392 ;
; SW[3]      ; GPIO0_D[14] ; 6.144 ;    ;    ; 6.554 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 68.25 MHz  ; 68.25 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 171.29 MHz ; 171.29 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 204.5 MHz  ; 204.5 MHz       ; div800k:DIV800|Qaux[5]                              ;                                                               ;
; 257.47 MHz ; 250.0 MHz       ; GPIO1_D[4]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 460.41 MHz ; 460.41 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.528 ; -273.584      ;
; div800k:DIV800|Qaux[5]                              ; -1.945 ; -5.030        ;
; GPIO1_D[4]                                          ; -1.442 ; -6.638        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.172 ; -16.549       ;
; div800k:DIV800|Qaux[0]                              ; 0.073  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.085  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.103  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.143  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.230  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.233  ; 0.000         ;
; CLOCK_50                                            ; 0.252  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 2.606  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -0.274 ; -0.274        ;
; div800k:DIV800|Qaux[5]                              ; -0.205 ; -0.357        ;
; div800k:DIV800|Qaux[4]                              ; -0.001 ; -0.001        ;
; div800k:DIV800|Qaux[2]                              ; 0.003  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.016  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.023  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.030  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.127  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.312  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.314  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.338  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.510  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.165 ; -4.823        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.400 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[4]                                          ; -3.000 ; -20.234       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.487  ; 0.000         ;
; CLOCK_50                                            ; 4.692  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.643  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.528 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.089     ; 1.949      ;
; -3.500 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.089     ; 1.921      ;
; -3.329 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.092     ; 1.747      ;
; -3.317 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.087     ; 1.740      ;
; -3.314 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.086     ; 1.738      ;
; -3.308 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.089     ; 1.729      ;
; -3.290 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.085     ; 1.715      ;
; -3.289 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.084     ; 1.715      ;
; -3.286 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.083     ; 1.713      ;
; -3.257 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.081     ; 1.686      ;
; -3.256 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.080     ; 1.686      ;
; -3.240 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.081     ; 1.669      ;
; -3.228 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.079     ; 1.659      ;
; -3.181 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.081     ; 1.610      ;
; -3.163 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.073     ; 1.600      ;
; -3.157 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.074     ; 1.593      ;
; -3.133 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.073     ; 1.570      ;
; -3.131 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.077     ; 1.564      ;
; -3.090 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.080     ; 1.520      ;
; -3.081 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.076     ; 1.515      ;
; -3.058 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.076     ; 1.492      ;
; -3.054 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.084     ; 1.480      ;
; -3.036 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.077     ; 1.469      ;
; -2.998 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.078     ; 1.430      ;
; -2.970 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.075     ; 1.405      ;
; -2.919 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|enawRAMclk                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -2.078     ; 1.836      ;
; -2.777 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.064     ; 1.223      ;
; -2.774 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.074     ; 1.210      ;
; -2.747 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.064     ; 1.193      ;
; -2.744 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.069     ; 1.185      ;
; -2.730 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.072     ; 1.168      ;
; -2.706 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.065     ; 1.151      ;
; -2.454 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.066     ; 0.898      ;
; -2.419 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 3.108      ;
; -2.419 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 3.108      ;
; -2.419 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 3.112      ;
; -2.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 2.987      ;
; -2.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 2.987      ;
; -2.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 2.991      ;
; -2.276 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.956      ;
; -2.276 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.956      ;
; -2.276 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.164      ; 2.960      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.252 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.202      ;
; -2.250 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.199      ;
; -2.250 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.199      ;
; -2.250 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.199      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.215 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.165      ;
; -2.213 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.162      ;
; -2.213 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.162      ;
; -2.213 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.162      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.205 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.045     ; 3.155      ;
; -2.203 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.152      ;
; -2.203 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.152      ;
; -2.203 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.046     ; 3.152      ;
; -2.194 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.874      ;
; -2.194 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.874      ;
; -2.193 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.164      ; 2.877      ;
; -2.183 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.161      ; 2.864      ;
; -2.183 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.161      ; 2.864      ;
; -2.183 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.165      ; 2.868      ;
; -2.169 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.177      ; 2.866      ;
; -2.169 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.177      ; 2.866      ;
; -2.169 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.181      ; 2.870      ;
; -2.163 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.843      ;
; -2.163 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.160      ; 2.843      ;
; -2.163 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.164      ; 2.847      ;
; -2.146 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.158      ; 2.824      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.945 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.387     ; 1.053      ;
; -1.872 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.387     ; 0.980      ;
; -1.795 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.025     ; 2.265      ;
; -1.768 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.387     ; 0.876      ;
; -1.267 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.416     ; 0.846      ;
; -0.610 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.551      ;
; -0.516 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.457      ;
; -0.498 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.439      ;
; -0.342 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.083     ; 0.754      ;
; -0.338 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.083     ; 0.750      ;
; -0.025 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.966      ;
; -0.001 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.942      ;
; 0.261  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.218      ; 1.452      ;
; 0.272  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.955      ; 1.178      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.361  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.306      ; 2.630      ;
; 0.361  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.335      ; 2.649      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.381  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.218      ; 1.332      ;
; 0.435  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.218      ; 1.278      ;
; 0.767  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.335      ; 2.743      ;
; 0.832  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.306      ; 2.659      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.442 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 2.182      ;
; -1.441 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 2.181      ;
; -1.298 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 2.038      ;
; -1.287 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 2.027      ;
; -1.218 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.158      ;
; -1.207 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.147      ;
; -1.169 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.909      ;
; -1.169 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.909      ;
; -1.109 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.049      ;
; -1.098 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.038      ;
; -1.097 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.037      ;
; -1.086 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 2.026      ;
; -1.039 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.779      ;
; -1.037 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.777      ;
; -1.015 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.755      ;
; -1.004 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.744      ;
; -1.003 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.743      ;
; -0.992 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.732      ;
; -0.982 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.722      ;
; -0.971 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.711      ;
; -0.963 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.703      ;
; -0.959 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.899      ;
; -0.957 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.897      ;
; -0.952 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.692      ;
; -0.948 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.688      ;
; -0.851 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.791      ;
; -0.843 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.583      ;
; -0.838 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.778      ;
; -0.836 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.776      ;
; -0.832 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.572      ;
; -0.767 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.507      ;
; -0.756 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.496      ;
; -0.754 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.494      ;
; -0.744 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.484      ;
; -0.743 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.483      ;
; -0.742 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.482      ;
; -0.723 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.463      ;
; -0.721 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.461      ;
; -0.719 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.459      ;
; -0.687 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.627      ;
; -0.594 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.534      ;
; -0.561 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.301      ;
; -0.550 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.290      ;
; -0.487 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.427      ;
; -0.473 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.213      ;
; -0.469 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.209      ;
; -0.468 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.208      ;
; -0.465 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.205      ;
; -0.464 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.204      ;
; -0.438 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.178      ;
; -0.429 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.369      ;
; -0.401 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.341      ;
; -0.372 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.112      ;
; -0.272 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.012      ;
; -0.264 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.245      ; 1.004      ;
; -0.142 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.082      ;
; -0.131 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 1.071      ;
; 0.347  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.039     ; 0.609      ;
; 0.348  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.039     ; 0.608      ;
; 0.357  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.172 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.427     ; 0.740      ;
; -1.089 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.427     ; 0.657      ;
; -0.663 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.603      ;
; -0.662 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.602      ;
; -0.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.600      ;
; -0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.598      ;
; -0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.598      ;
; -0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.598      ;
; -0.657 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.597      ;
; -0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.594      ;
; -0.653 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.593      ;
; -0.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.592      ;
; -0.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.592      ;
; -0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.591      ;
; -0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.591      ;
; -0.650 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.590      ;
; -0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.262      ;
; -0.320 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.260      ;
; -0.307 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.247      ;
; -0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.236      ;
; -0.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.229      ;
; -0.263 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.203      ;
; -0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.202      ;
; -0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.201      ;
; -0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.201      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.196      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.191      ;
; -0.250 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.190      ;
; -0.248 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.188      ;
; -0.242 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.182      ;
; -0.231 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.172      ;
; -0.230 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.171      ;
; -0.229 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.170      ;
; -0.228 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.169      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.168      ;
; -0.220 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.161      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.158      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.158      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.157      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.153      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.153      ;
; -0.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.146      ;
; -0.204 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.145      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.142      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.140      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.129      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.127      ;
; -0.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.081      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.080      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.003      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.993      ;
; -0.047 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.987      ;
; -0.011 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.877      ;
; -0.006 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.872      ;
; -0.005 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.871      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.870      ;
; -0.001 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.867      ;
; -0.001 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.867      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.939      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.939      ;
; 0.001  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.865      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.938      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.938      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.864      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.935      ;
; 0.006  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.860      ;
; 0.006  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.860      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.930      ;
; 0.015  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.925      ;
; 0.016  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.924      ;
; 0.017  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.849      ;
; 0.019  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.921      ;
; 0.019  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.922      ;
; 0.020  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.920      ;
; 0.021  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.919      ;
; 0.022  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.918      ;
; 0.022  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.844      ;
; 0.030  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.911      ;
; 0.033  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.833      ;
; 0.037  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.829      ;
; 0.039  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.902      ;
; 0.042  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.899      ;
; 0.045  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.896      ;
; 0.048  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.892      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.877      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.876      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.876      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.875      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.874      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.874      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.755      ;
; 0.114  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.752      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.825      ;
; 0.121  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.745      ;
; 0.124  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.742      ;
; 0.126  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.740      ;
; 0.127  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.739      ;
; 0.127  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.739      ;
; 0.128  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.129     ; 0.738      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.073 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.770      ; 1.392      ;
; 0.600 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.770      ; 1.365      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.085 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.794      ; 1.394      ;
; 0.624 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.794      ; 1.355      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.103 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.800      ; 1.392      ;
; 0.618 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.800      ; 1.377      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.143 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.078      ; 1.630      ;
; 0.625 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.078      ; 1.648      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.230 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.677      ; 1.132      ;
; 0.767 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.677      ; 1.095      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.233 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.666      ; 1.128      ;
; 0.771 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.666      ; 1.090      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.252 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.551      ; 2.974      ;
; 0.751 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.551      ; 2.975      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.606 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.347     ; 4.964      ;
; 2.734 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.356     ; 4.827      ;
; 2.760 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.355     ; 4.802      ;
; 2.824 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.010     ; 5.083      ;
; 2.839 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.744      ;
; 2.858 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.344     ; 4.715      ;
; 2.872 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.726      ;
; 2.881 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.347     ; 4.689      ;
; 2.895 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.351     ; 4.671      ;
; 2.901 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.355     ; 4.661      ;
; 2.935 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.641      ;
; 2.948 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.019     ; 4.950      ;
; 2.967 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.620      ;
; 2.969 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.614      ;
; 2.978 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.328     ; 4.611      ;
; 2.978 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.325     ; 4.614      ;
; 2.991 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.604      ;
; 2.993 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.354     ; 4.570      ;
; 2.999 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.344     ; 4.574      ;
; 3.003 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.595      ;
; 3.009 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.356     ; 4.552      ;
; 3.028 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.329     ; 4.560      ;
; 3.033 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.543      ;
; 3.041 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.559      ;
; 3.043 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.544      ;
; 3.061 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.535      ;
; 3.094 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.482      ;
; 3.105 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.328     ; 4.484      ;
; 3.105 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.325     ; 4.487      ;
; 3.113 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.014     ; 4.790      ;
; 3.118 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.477      ;
; 3.120 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.463      ;
; 3.149 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.343     ; 4.425      ;
; 3.158 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.329     ; 4.430      ;
; 3.162 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.993     ; 4.762      ;
; 3.168 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.432      ;
; 3.170 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.351     ; 4.396      ;
; 3.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.415      ;
; 3.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.314     ; 4.431      ;
; 3.173 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.355     ; 4.389      ;
; 3.175 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.422      ;
; 3.191 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.405      ;
; 3.211 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.017     ; 4.689      ;
; 3.211 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.339     ; 4.367      ;
; 3.227 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.336     ; 4.354      ;
; 3.235 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.341      ;
; 3.237 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.346      ;
; 3.241 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.342     ; 4.334      ;
; 3.243 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.340      ;
; 3.245 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.342      ;
; 3.268 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.354     ; 4.295      ;
; 3.271 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.344     ; 4.302      ;
; 3.277 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.321      ;
; 3.278 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.331     ; 4.308      ;
; 3.300 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.314     ; 4.303      ;
; 3.306 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.338     ; 4.273      ;
; 3.306 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.291      ;
; 3.311 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.265      ;
; 3.311 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.339     ; 4.267      ;
; 3.323 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.338     ; 4.256      ;
; 3.344 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.006     ; 4.567      ;
; 3.368 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.336     ; 4.213      ;
; 3.373 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.332     ; 4.212      ;
; 3.377 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.342     ; 4.198      ;
; 3.379 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.328     ; 4.210      ;
; 3.379 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.325     ; 4.213      ;
; 3.379 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.331     ; 4.207      ;
; 3.392 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.203      ;
; 3.410 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.333     ; 4.174      ;
; 3.425 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.338     ; 4.154      ;
; 3.427 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.343     ; 4.147      ;
; 3.429 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.002     ; 4.486      ;
; 3.432 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.329     ; 4.156      ;
; 3.440 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.339     ; 4.138      ;
; 3.442 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.158      ;
; 3.452 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.330     ; 4.135      ;
; 3.465 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.131      ;
; 3.486 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.339     ; 4.092      ;
; 3.488 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.332     ; 4.097      ;
; 3.507 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 4.069      ;
; 3.515 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.334     ; 4.068      ;
; 3.540 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.333     ; 4.044      ;
; 3.541 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.001     ; 4.375      ;
; 3.550 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.045      ;
; 3.574 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.314     ; 4.029      ;
; 3.580 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.017      ;
; 3.598 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.338     ; 3.981      ;
; 3.640 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.336     ; 3.941      ;
; 3.654 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.342     ; 3.921      ;
; 3.656 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.331     ; 3.930      ;
; 3.681 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 3.914      ;
; 3.705 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.338     ; 3.874      ;
; 3.720 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.339     ; 3.858      ;
; 3.766 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.332     ; 3.819      ;
; 3.814 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.333     ; 3.770      ;
; 3.955 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 3.640      ;
; 4.538 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.113     ; 3.266      ;
; 4.550 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.113     ; 3.254      ;
; 4.679 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.113     ; 3.125      ;
; 4.679 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.113     ; 3.125      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.274 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.641      ; 2.711      ;
; 0.249  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.641      ; 2.734      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.205 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.417      ; 2.546      ;
; -0.152 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.449      ; 2.641      ;
; 0.163  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.387      ; 1.214      ;
; 0.179  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.387      ; 1.230      ;
; 0.226  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.387      ; 1.277      ;
; 0.256  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.449      ; 2.549      ;
; 0.262  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.417      ; 2.513      ;
; 0.288  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.108      ; 1.060      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.616  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.814      ;
; 0.672  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.870      ;
; 1.007  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.028      ; 0.699      ;
; 1.010  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.028      ; 0.702      ;
; 1.061  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.259      ;
; 1.151  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.349      ;
; 1.218  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.416      ;
; 1.814  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.244     ; 0.714      ;
; 2.352  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.086      ; 2.102      ;
; 2.356  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.218     ; 0.802      ;
; 2.451  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.218     ; 0.897      ;
; 2.476  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.218     ; 0.922      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.001 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.721      ; 1.054      ;
; 0.537  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.721      ; 1.092      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.003 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.850      ; 1.177      ;
; 0.532 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.850      ; 1.206      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.016 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.710      ; 1.050      ;
; 0.555 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.710      ; 1.089      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.023 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.818      ; 1.165      ;
; 0.572 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.818      ; 1.214      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.030 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.139      ; 1.493      ;
; 0.540 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.139      ; 1.503      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.127 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.843      ; 1.304      ;
; 0.667 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.843      ; 1.344      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.034      ; 0.519      ;
; 0.354 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.039      ; 0.537      ;
; 0.355 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.039      ; 0.538      ;
; 0.739 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.938      ;
; 0.747 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.946      ;
; 0.828 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 0.847      ;
; 0.847 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 0.866      ;
; 0.930 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 0.949      ;
; 0.958 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.157      ;
; 0.970 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.169      ;
; 0.985 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.004      ;
; 0.998 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.017      ;
; 1.011 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.030      ;
; 1.016 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.035      ;
; 1.051 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.070      ;
; 1.056 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.075      ;
; 1.077 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.276      ;
; 1.084 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.103      ;
; 1.111 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.130      ;
; 1.113 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.132      ;
; 1.116 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.135      ;
; 1.124 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.143      ;
; 1.136 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.155      ;
; 1.185 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.384      ;
; 1.239 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.438      ;
; 1.251 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.270      ;
; 1.253 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.272      ;
; 1.267 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.286      ;
; 1.269 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.288      ;
; 1.269 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.288      ;
; 1.321 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.340      ;
; 1.325 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.344      ;
; 1.330 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.349      ;
; 1.332 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.351      ;
; 1.358 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.557      ;
; 1.360 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.559      ;
; 1.370 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.569      ;
; 1.373 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.392      ;
; 1.381 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.400      ;
; 1.393 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.412      ;
; 1.445 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.644      ;
; 1.447 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.646      ;
; 1.491 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.510      ;
; 1.499 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.518      ;
; 1.516 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.535      ;
; 1.524 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.543      ;
; 1.532 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.551      ;
; 1.540 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.559      ;
; 1.557 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.756      ;
; 1.565 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.764      ;
; 1.595 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.614      ;
; 1.598 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.617      ;
; 1.599 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.618      ;
; 1.601 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.620      ;
; 1.623 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.822      ;
; 1.631 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.830      ;
; 1.710 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.909      ;
; 1.718 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 1.917      ;
; 1.864 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.883      ;
; 1.872 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.355      ; 1.891      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.314 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.511      ;
; 0.349 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.546      ;
; 0.509 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.706      ;
; 0.511 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.708      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.710      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.714      ;
; 0.522 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.719      ;
; 0.522 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.719      ;
; 0.525 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.722      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.726      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.534 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.732      ;
; 0.547 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.745      ;
; 0.723 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.920      ;
; 0.727 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.924      ;
; 0.753 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.950      ;
; 0.756 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.953      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.956      ;
; 0.760 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.866      ;
; 0.761 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.867      ;
; 0.762 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.868      ;
; 0.762 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.959      ;
; 0.763 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.960      ;
; 0.764 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.963      ;
; 0.767 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.873      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.876      ;
; 0.771 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.968      ;
; 0.772 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.972      ;
; 0.775 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.975      ;
; 0.779 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.328      ;
; 0.779 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.977      ;
; 0.780 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.978      ;
; 0.787 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.985      ;
; 0.790 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.896      ;
; 0.791 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.988      ;
; 0.795 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 0.992      ;
; 0.802 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.351      ;
; 0.816 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.922      ;
; 0.823 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 0.929      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.377      ;
; 0.842 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.039      ;
; 0.845 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.042      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.043      ;
; 0.849 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.047      ;
; 0.851 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.048      ;
; 0.852 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.049      ;
; 0.853 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.050      ;
; 0.855 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.052      ;
; 0.856 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.053      ;
; 0.856 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.055      ;
; 0.859 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.056      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.059      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.060      ;
; 0.862 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.059      ;
; 0.864 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.062      ;
; 0.866 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.064      ;
; 0.867 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.065      ;
; 0.867 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.064      ;
; 0.868 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.066      ;
; 0.871 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.069      ;
; 0.873 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.071      ;
; 0.875 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.073      ;
; 0.876 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.074      ;
; 0.882 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.080      ;
; 0.883 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.081      ;
; 0.888 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.085      ;
; 0.894 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.443      ;
; 0.896 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.445      ;
; 0.906 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.103      ;
; 0.910 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.107      ;
; 0.911 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.405      ; 1.460      ;
; 0.921 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.118      ;
; 0.928 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.125      ;
; 0.938 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.135      ;
; 0.941 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.053      ; 1.138      ;
; 0.941 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.139      ;
; 0.945 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.143      ;
; 0.946 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.417      ; 1.052      ;
; 0.948 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.146      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.359 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.617      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.627      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.631      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.631      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.631      ;
; 0.374 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.632      ;
; 0.375 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.633      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.636      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.637      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.637      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.639      ;
; 0.382 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.640      ;
; 0.384 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.642      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.633      ;
; 0.445 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.703      ;
; 0.451 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.709      ;
; 0.460 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.718      ;
; 0.462 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.720      ;
; 0.463 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.721      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.662      ;
; 0.464 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.722      ;
; 0.464 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.722      ;
; 0.466 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.724      ;
; 0.467 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.725      ;
; 0.468 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.726      ;
; 0.468 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.726      ;
; 0.472 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.730      ;
; 0.472 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.730      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.679      ;
; 0.487 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.745      ;
; 0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.690      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.699      ;
; 0.606 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.805      ;
; 0.613 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.812      ;
; 0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.818      ;
; 0.622 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.821      ;
; 0.623 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.822      ;
; 0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.823      ;
; 0.627 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.826      ;
; 0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.828      ;
; 0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.828      ;
; 0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.830      ;
; 0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.831      ;
; 0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.831      ;
; 0.636 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.835      ;
; 0.637 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.836      ;
; 0.645 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.844      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.846      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.853      ;
; 0.657 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.856      ;
; 0.662 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.861      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.865      ;
; 0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.874      ;
; 0.729 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.928      ;
; 0.732 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.931      ;
; 0.789 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.988      ;
; 0.810 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.009      ;
; 0.826 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.025      ;
; 0.844 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.045      ;
; 0.850 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.049      ;
; 0.853 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.054      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.058      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.058      ;
; 0.860 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.059      ;
; 0.860 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.061      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.526 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.536 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.734      ;
; 0.541 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.556 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.754      ;
; 0.557 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.755      ;
; 0.558 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.756      ;
; 0.618 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.816      ;
; 0.637 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.836      ;
; 0.639 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.837      ;
; 0.646 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.845      ;
; 0.659 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.855      ;
; 0.671 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.890      ;
; 0.676 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.874      ;
; 0.687 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.883      ;
; 0.696 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.915      ;
; 0.703 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.899      ;
; 0.706 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.711 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.930      ;
; 0.725 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.727 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.729 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.740 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.936      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.992      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.777 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.777 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.785 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.983      ;
; 0.786 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.788 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
; 0.790 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.986      ;
; 0.792 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.990      ;
; 0.793 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.991      ;
; 0.796 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.015      ;
; 0.797 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.995      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.165 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.389     ; 1.271      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.227 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.648      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.453      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.927      ; 1.392      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
; 0.150  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.926      ; 1.271      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.400 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.173      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.520 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.293      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.360      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 0.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.109      ; 1.543      ;
; 1.770 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.261     ; 1.173      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -0.039 ; 0.177        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; 0.195  ; 0.195        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; 0.195  ; 0.195        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.247  ; 0.247        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.518  ; 0.734        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; 0.518  ; 0.734        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; 0.518  ; 0.734        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; 0.597  ; 0.813        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; 0.639  ; 0.823        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; 0.752  ; 0.752        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.762  ; 0.762        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; 0.805  ; 0.805        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; 0.805  ; 0.805        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.692 ; 4.876        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.852 ; 4.852        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.907 ; 5.123        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.147 ; 5.147        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.644 ; 9.874        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; 3.963  ; 4.313  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; 3.963  ; 4.313  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 5.443  ; 5.850  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 5.443  ; 5.850  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 3.569  ; 3.945  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.495 ; -0.036 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.694 ; -0.207 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.645 ; -0.108 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; -0.636 ; -0.123 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; -0.645 ; -0.113 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; -0.824 ; -0.364 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.495 ; -0.036 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.609 ; -0.087 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; -3.725 ; -4.064 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; -3.725 ; -4.064 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -2.927 ; -3.287 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -3.222 ; -3.589 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -2.927 ; -3.287 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.266  ; 0.814  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.139  ; 0.662  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.093  ; 0.568  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; 1.085  ; 0.582  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; 1.103  ; 0.588  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; 1.266  ; 0.814  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.950  ; 0.499  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.058  ; 0.547  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.479 ; 4.502 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.457 ; 4.445 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 4.439 ; 4.402 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.479 ; 4.471 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 4.471 ; 4.502 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 5.424 ; 5.458 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.384 ; 4.337 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 4.230 ; 4.244 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.056 ; 5.032 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.424 ; 5.458 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.539 ; 4.509 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.167 ; 5.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 4.409 ; 4.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 4.833 ; 4.848 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.167 ; 5.180 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.026 ; 4.980 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.312 ; 4.364 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.453 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.453 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 5.550 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 5.550 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.252 ; 6.189 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.252 ; 6.189 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.381 ; 5.264 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.381 ; 5.264 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 7.497 ; 7.506 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 7.497 ; 7.506 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 5.501 ; 5.476 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 5.501 ; 5.476 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.021 ; 3.986 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.039 ; 4.027 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 4.021 ; 3.986 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.060 ; 4.052 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 4.052 ; 4.081 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.820 ; 3.834 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.969 ; 3.924 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.820 ; 3.834 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 4.613 ; 4.590 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 4.968 ; 5.000 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.117 ; 4.087 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.993 ; 3.995 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.993 ; 3.995 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 4.399 ; 4.413 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 4.720 ; 4.732 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 4.586 ; 4.541 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.900 ; 3.949 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.268 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.268 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 5.372 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 5.372 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.078 ; 6.016 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.078 ; 6.016 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.241 ; 5.126 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.241 ; 5.126 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 7.233 ; 7.230 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 7.233 ; 7.230 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 5.363 ; 5.338 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 5.363 ; 5.338 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.739 ;    ;    ; 6.029 ;
; SW[3]      ; GPIO0_D[14] ; 5.859 ;    ;    ; 6.185 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.622 ;    ;    ; 5.903 ;
; SW[3]      ; GPIO0_D[14] ; 5.738 ;    ;    ; 6.053 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.511 ; -169.067      ;
; div800k:DIV800|Qaux[5]                              ; -1.037 ; -2.120        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.433 ; -1.697        ;
; GPIO1_D[4]                                          ; -0.377 ; -1.288        ;
; div800k:DIV800|Qaux[0]                              ; 0.222  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.242  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.254  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.286  ; 0.000         ;
; CLOCK_50                                            ; 0.332  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.356  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.362  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 5.410  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.245 ; -0.487        ;
; CLOCK_50                                            ; -0.201 ; -0.201        ;
; div800k:DIV800|Qaux[4]                              ; -0.021 ; -0.021        ;
; div800k:DIV800|Qaux[1]                              ; -0.006 ; -0.006        ;
; div800k:DIV800|Qaux[3]                              ; 0.018  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.020  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.031  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.070  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.185  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.187  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.193  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.305  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.555 ; -0.555        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.310 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[4]                                          ; -3.000 ; -28.227       ;
; CAPdiez:CAP10|CAPclk                                ; -1.000 ; -124.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.480  ; 0.000         ;
; CLOCK_50                                            ; 4.547  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.665  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.511 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.691     ; 1.319      ;
; -2.495 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.689     ; 1.305      ;
; -2.380 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.687     ; 1.192      ;
; -2.370 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.686     ; 1.183      ;
; -2.360 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.693     ; 1.166      ;
; -2.360 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.685     ; 1.174      ;
; -2.358 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.689     ; 1.168      ;
; -2.339 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.687     ; 1.151      ;
; -2.329 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.685     ; 1.143      ;
; -2.321 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.685     ; 1.135      ;
; -2.318 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.683     ; 1.134      ;
; -2.318 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.685     ; 1.132      ;
; -2.305 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.681     ; 1.123      ;
; -2.283 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.684     ; 1.098      ;
; -2.253 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.680     ; 1.072      ;
; -2.251 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.678     ; 1.072      ;
; -2.239 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.678     ; 1.060      ;
; -2.229 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.677     ; 1.051      ;
; -2.200 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.683     ; 1.016      ;
; -2.193 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.684     ; 1.008      ;
; -2.191 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.679     ; 1.011      ;
; -2.165 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.680     ; 0.984      ;
; -2.161 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.679     ; 0.981      ;
; -2.144 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.681     ; 0.962      ;
; -2.097 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.678     ; 0.918      ;
; -1.986 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.679     ; 0.806      ;
; -1.980 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.672     ; 0.807      ;
; -1.955 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.672     ; 0.782      ;
; -1.945 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.674     ; 0.770      ;
; -1.940 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.678     ; 0.761      ;
; -1.923 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.672     ; 0.750      ;
; -1.750 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[4]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.673     ; 0.576      ;
; -1.681 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|enawRAMclk                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -1.445     ; 1.223      ;
; -1.458 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.928      ;
; -1.458 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.928      ;
; -1.456 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.036     ; 1.929      ;
; -1.417 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.880      ;
; -1.417 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.880      ;
; -1.415 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.043     ; 1.881      ;
; -1.413 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.876      ;
; -1.413 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.876      ;
; -1.411 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.043     ; 1.877      ;
; -1.386 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.856      ;
; -1.386 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.856      ;
; -1.384 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.036     ; 1.857      ;
; -1.380 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.841      ;
; -1.380 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.841      ;
; -1.378 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.045     ; 1.842      ;
; -1.369 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.839      ;
; -1.369 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.839      ;
; -1.367 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.036     ; 1.840      ;
; -1.362 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.827      ;
; -1.362 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.827      ;
; -1.360 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.041     ; 1.828      ;
; -1.330 ; CAPdiez:CAP10|RAM_adr[8]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.269     ; 1.570      ;
; -1.327 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.788      ;
; -1.327 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.788      ;
; -1.325 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.050     ; 1.784      ;
; -1.325 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.050     ; 1.784      ;
; -1.325 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.045     ; 1.789      ;
; -1.323 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.047     ; 1.785      ;
; -1.323 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.786      ;
; -1.323 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.786      ;
; -1.321 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.043     ; 1.787      ;
; -1.319 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.793      ;
; -1.319 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.793      ;
; -1.317 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.032     ; 1.794      ;
; -1.313 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.787      ;
; -1.313 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.787      ;
; -1.311 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.032     ; 1.788      ;
; -1.309 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.774      ;
; -1.309 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.774      ;
; -1.308 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.033     ; 1.784      ;
; -1.308 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.033     ; 1.784      ;
; -1.308 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.030     ; 1.787      ;
; -1.307 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.041     ; 1.775      ;
; -1.304 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.042     ; 1.771      ;
; -1.304 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.042     ; 1.771      ;
; -1.302 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.039     ; 1.772      ;
; -1.301 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.034     ; 1.776      ;
; -1.301 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.034     ; 1.776      ;
; -1.299 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.031     ; 1.777      ;
; -1.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.763      ;
; -1.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.763      ;
; -1.298 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.041     ; 1.766      ;
; -1.295 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.758      ;
; -1.295 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.046     ; 1.758      ;
; -1.295 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.043     ; 1.761      ;
; -1.283 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.744      ;
; -1.283 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.048     ; 1.744      ;
; -1.282 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.756      ;
; -1.282 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.035     ; 1.756      ;
; -1.281 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.045     ; 1.745      ;
; -1.280 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.032     ; 1.757      ;
; -1.265 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.730      ;
; -1.265 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.044     ; 1.730      ;
; -1.263 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.041     ; 1.731      ;
; -1.259 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.045     ; 1.723      ;
; -1.259 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.045     ; 1.723      ;
; -1.259 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; -0.042     ; 1.726      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.037 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.890     ; 0.634      ;
; -1.013 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.890     ; 0.610      ;
; -0.935 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.890     ; 0.532      ;
; -0.850 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.058      ; 1.395      ;
; -0.526 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.987     ; 0.526      ;
; -0.118 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.133     ; 0.472      ;
; -0.115 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.133     ; 0.469      ;
; 0.000  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.950      ;
; 0.059  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.891      ;
; 0.082  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.867      ;
; 0.268  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.525      ; 0.744      ;
; 0.315  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.488      ; 1.775      ;
; 0.350  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.601      ;
; 0.363  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.588      ;
; 0.379  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.777      ; 0.885      ;
; 0.421  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.778      ; 0.844      ;
; 0.455  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.778      ; 0.810      ;
; 0.526  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.583      ; 1.649      ;
; 0.592  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.988  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.583      ; 1.687      ;
; 1.009  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.488      ; 1.581      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.972     ; 0.448      ;
; -0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.972     ; 0.394      ;
; -0.098 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.047      ;
; -0.097 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.046      ;
; -0.097 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.046      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.045      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.045      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.043      ;
; -0.092 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.041      ;
; -0.091 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.040      ;
; -0.091 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.040      ;
; -0.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.039      ;
; -0.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.039      ;
; -0.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.039      ;
; -0.089 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.038      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.002      ;
; 0.133  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.816      ;
; 0.135  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.814      ;
; 0.144  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.805      ;
; 0.149  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.800      ;
; 0.156  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.793      ;
; 0.177  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.774      ;
; 0.178  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.773      ;
; 0.180  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.771      ;
; 0.184  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.767      ;
; 0.187  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.764      ;
; 0.187  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.764      ;
; 0.188  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.763      ;
; 0.188  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.763      ;
; 0.188  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.763      ;
; 0.189  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.762      ;
; 0.189  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.762      ;
; 0.191  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.760      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.759      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.754      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.200  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.751      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.747      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.747      ;
; 0.213  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.738      ;
; 0.216  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.735      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.732      ;
; 0.223  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.728      ;
; 0.228  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.723      ;
; 0.231  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.720      ;
; 0.266  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.684      ;
; 0.268  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.682      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.624      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.628      ;
; 0.333  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.618      ;
; 0.349  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.553      ;
; 0.350  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.552      ;
; 0.351  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.551      ;
; 0.354  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.548      ;
; 0.356  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.546      ;
; 0.357  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.594      ;
; 0.357  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.594      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.545      ;
; 0.359  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.592      ;
; 0.361  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.541      ;
; 0.362  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.589      ;
; 0.363  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.539      ;
; 0.364  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.587      ;
; 0.365  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.537      ;
; 0.366  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.585      ;
; 0.367  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.586      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.580      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.576      ;
; 0.376  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.526      ;
; 0.377  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.525      ;
; 0.380  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.573      ;
; 0.380  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.522      ;
; 0.382  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.571      ;
; 0.382  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.571      ;
; 0.383  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.567      ;
; 0.384  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.566      ;
; 0.385  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.568      ;
; 0.385  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.517      ;
; 0.386  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.564      ;
; 0.387  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.563      ;
; 0.387  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.563      ;
; 0.394  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.508      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.543      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.543      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.542      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.438  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.464      ;
; 0.439  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.463      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.511      ;
; 0.441  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.461      ;
; 0.441  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.461      ;
; 0.443  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.459      ;
; 0.443  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.459      ;
; 0.444  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.458      ;
; 0.445  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.085     ; 0.457      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.377 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.328      ;
; -0.376 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.327      ;
; -0.318 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.269      ;
; -0.317 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.268      ;
; -0.306 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.257      ;
; -0.305 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.256      ;
; -0.273 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.320      ;
; -0.272 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.319      ;
; -0.231 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.182      ;
; -0.229 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.180      ;
; -0.214 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.261      ;
; -0.213 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.260      ;
; -0.177 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.128      ;
; -0.160 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.111      ;
; -0.158 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.109      ;
; -0.127 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.174      ;
; -0.125 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.172      ;
; -0.075 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 1.026      ;
; -0.068 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.115      ;
; -0.066 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.113      ;
; -0.038 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.085      ;
; -0.037 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.084      ;
; -0.034 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.081      ;
; -0.033 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.080      ;
; -0.020 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.067      ;
; -0.019 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.066      ;
; -0.009 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.056      ;
; -0.009 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.960      ;
; -0.008 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.055      ;
; 0.018  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 1.029      ;
; 0.060  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.987      ;
; 0.061  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.986      ;
; 0.069  ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.882      ;
; 0.072  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.879      ;
; 0.088  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.959      ;
; 0.108  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.939      ;
; 0.110  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.937      ;
; 0.112  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.935      ;
; 0.112  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.935      ;
; 0.114  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.933      ;
; 0.126  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.921      ;
; 0.128  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.919      ;
; 0.131  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.820      ;
; 0.132  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.915      ;
; 0.230  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.817      ;
; 0.231  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.816      ;
; 0.267  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.780      ;
; 0.270  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.777      ;
; 0.282  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.765      ;
; 0.289  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.758      ;
; 0.295  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.656      ;
; 0.296  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.655      ;
; 0.300  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.747      ;
; 0.301  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.746      ;
; 0.355  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.692      ;
; 0.413  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.634      ;
; 0.419  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.560      ; 0.628      ;
; 0.589  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.026     ; 0.372      ;
; 0.589  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.026     ; 0.372      ;
; 0.589  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.039     ; 0.359      ;
; 0.592  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.036     ; 0.359      ;
; 0.606  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.022     ; 0.359      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.222 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.461      ; 0.851      ;
; 0.730 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.461      ; 0.843      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.242 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.479      ; 0.849      ;
; 0.748 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.479      ; 0.843      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.254 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.473      ; 0.821      ;
; 0.772 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.473      ; 0.803      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.286 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.650      ; 0.976      ;
; 0.770 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.650      ; 0.992      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.332 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.620      ; 1.880      ;
; 0.850 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.620      ; 1.862      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.356 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.417      ; 0.663      ;
; 0.872 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.417      ; 0.647      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.362 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.410      ; 0.660      ;
; 0.880 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.410      ; 0.642      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.410 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.545     ; 2.954      ;
; 5.507 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.552     ; 2.850      ;
; 5.523 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.346     ; 3.040      ;
; 5.541 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.552     ; 2.816      ;
; 5.579 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.545     ; 2.785      ;
; 5.597 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.549     ; 2.763      ;
; 5.608 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.552     ; 2.749      ;
; 5.620 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.353     ; 2.936      ;
; 5.624 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.752      ;
; 5.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.753      ;
; 5.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.739      ;
; 5.640 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.725      ;
; 5.652 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.551     ; 2.706      ;
; 5.676 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.552     ; 2.681      ;
; 5.680 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.703      ;
; 5.684 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.692      ;
; 5.692 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.688      ;
; 5.698 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.678      ;
; 5.701 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.678      ;
; 5.705 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.667      ;
; 5.707 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.658      ;
; 5.709 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.677      ;
; 5.711 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.350     ; 2.848      ;
; 5.727 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.664      ;
; 5.739 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.645      ;
; 5.752 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.631      ;
; 5.762 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.614      ;
; 5.764 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.616      ;
; 5.765 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.619      ;
; 5.766 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.352     ; 2.791      ;
; 5.767 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.549     ; 2.593      ;
; 5.774 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.542     ; 2.593      ;
; 5.775 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.604      ;
; 5.776 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.552     ; 2.581      ;
; 5.787 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.589      ;
; 5.792 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.593      ;
; 5.796 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.569      ;
; 5.798 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.334     ; 2.777      ;
; 5.799 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.592      ;
; 5.799 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.594      ;
; 5.811 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.573      ;
; 5.822 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.551     ; 2.536      ;
; 5.827 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.539     ; 2.543      ;
; 5.827 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.549      ;
; 5.839 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.545      ;
; 5.841 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.542     ; 2.526      ;
; 5.854 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.522      ;
; 5.859 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.517      ;
; 5.863 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.543     ; 2.503      ;
; 5.868 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.508      ;
; 5.868 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.517      ;
; 5.871 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.535     ; 2.503      ;
; 5.871 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.522      ;
; 5.875 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.490      ;
; 5.875 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.497      ;
; 5.878 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.508      ;
; 5.880 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.497      ;
; 5.907 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.465      ;
; 5.910 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.654      ;
; 5.914 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.458      ;
; 5.921 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.462      ;
; 5.928 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.543     ; 2.438      ;
; 5.933 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.447      ;
; 5.938 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.535     ; 2.436      ;
; 5.940 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.340     ; 2.629      ;
; 5.944 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.539     ; 2.426      ;
; 5.945 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.434      ;
; 5.946 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.432      ;
; 5.956 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.421      ;
; 5.966 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.544     ; 2.399      ;
; 5.968 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.423      ;
; 5.979 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.393      ;
; 5.980 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.404      ;
; 5.983 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.394      ;
; 5.996 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.539     ; 2.374      ;
; 5.997 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.379      ;
; 6.009 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.542     ; 2.358      ;
; 6.009 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.539     ; 2.361      ;
; 6.009 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.525     ; 2.375      ;
; 6.018 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.360      ;
; 6.020 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.338     ; 2.551      ;
; 6.029 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.533     ; 2.347      ;
; 6.037 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.348      ;
; 6.041 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.352      ;
; 6.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.320      ;
; 6.076 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.296      ;
; 6.088 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.295      ;
; 6.098 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.543     ; 2.268      ;
; 6.106 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.535     ; 2.268      ;
; 6.125 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.252      ;
; 6.149 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.537     ; 2.223      ;
; 6.164 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.219      ;
; 6.179 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.539     ; 2.191      ;
; 6.188 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.190      ;
; 6.227 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.532     ; 2.150      ;
; 6.333 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.050      ;
; 6.411 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.397     ; 2.101      ;
; 6.429 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.397     ; 2.083      ;
; 6.475 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.397     ; 2.037      ;
; 6.478 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.397     ; 2.034      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.245 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.660      ; 1.624      ;
; -0.242 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.561      ; 1.518      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.211  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.890      ; 0.705      ;
; 0.218  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.660      ; 1.587      ;
; 0.223  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.890      ; 0.717      ;
; 0.249  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.890      ; 0.743      ;
; 0.369  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.489      ;
; 0.384  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.504      ;
; 0.395  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.623      ; 0.622      ;
; 0.436  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.561      ; 1.696      ;
; 0.602  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.724      ;
; 0.655  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.775      ;
; 0.690  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.810      ;
; 0.848  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.055     ; 0.397      ;
; 0.851  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.055     ; 0.400      ;
; 1.213  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.869     ; 0.428      ;
; 1.484  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.136      ; 1.224      ;
; 1.644  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.778     ; 0.470      ;
; 1.702  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.778     ; 0.528      ;
; 1.718  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.777     ; 0.545      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.201 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.681      ; 1.689      ;
; 0.339  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.681      ; 1.729      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.021 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.445      ; 0.623      ;
; 0.495  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.445      ; 0.639      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.006 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.437      ; 0.620      ;
; 0.511  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.437      ; 0.637      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.018 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.688      ; 0.895      ;
; 0.524 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.688      ; 0.901      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.020 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.509      ; 0.718      ;
; 0.532 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.509      ; 0.730      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.031 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.491      ; 0.711      ;
; 0.561 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.491      ; 0.741      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.070 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.504      ; 0.773      ;
; 0.587 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.504      ; 0.790      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                    ;
+-------+---------------------------+---------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.185 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.307      ;
; 0.203 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.325      ;
; 0.299 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.421      ;
; 0.302 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.431      ;
; 0.312 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.434      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.438      ;
; 0.327 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.448      ;
; 0.417 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.772      ;
; 0.430 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.552      ;
; 0.434 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.556      ;
; 0.438 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.793      ;
; 0.448 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.570      ;
; 0.451 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.461 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.817      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.593      ;
; 0.473 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.598      ;
; 0.487 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.842      ;
; 0.492 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.614      ;
; 0.493 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.848      ;
; 0.504 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.859      ;
; 0.511 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.633      ;
; 0.514 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.639      ;
; 0.519 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.643      ;
; 0.526 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[15] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.655      ;
; 0.534 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.271      ; 0.889      ;
; 0.535 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.657      ;
; 0.540 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.661      ;
; 0.540 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.661      ;
; 0.543 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.664      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[15] ; CAPdiez:CAP10|RAM_adr[15] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.694      ;
; 0.577 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.699      ;
; 0.579 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.701      ;
; 0.580 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.702      ;
; 0.582 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.703      ;
; 0.585 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.708      ;
; 0.587 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.709      ;
; 0.589 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.711      ;
; 0.590 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.712      ;
; 0.593 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.714      ;
+-------+---------------------------+---------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.039      ; 0.314      ;
; 0.203 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.026      ; 0.314      ;
; 0.208 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.022      ; 0.314      ;
; 0.253 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.493      ;
; 0.268 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.508      ;
; 0.324 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.564      ;
; 0.351 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.591      ;
; 0.354 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.594      ;
; 0.355 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.595      ;
; 0.372 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.612      ;
; 0.387 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.627      ;
; 0.388 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.628      ;
; 0.415 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.655      ;
; 0.416 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.656      ;
; 0.418 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.658      ;
; 0.433 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.673      ;
; 0.434 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.674      ;
; 0.439 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.560      ;
; 0.445 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.685      ;
; 0.521 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.761      ;
; 0.523 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.763      ;
; 0.525 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.765      ;
; 0.529 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.769      ;
; 0.531 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.771      ;
; 0.555 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.795      ;
; 0.555 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.795      ;
; 0.557 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.797      ;
; 0.559 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.799      ;
; 0.571 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.811      ;
; 0.572 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.812      ;
; 0.573 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.693      ;
; 0.577 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.697      ;
; 0.582 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.822      ;
; 0.617 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.737      ;
; 0.652 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.892      ;
; 0.653 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.893      ;
; 0.666 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.906      ;
; 0.667 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.907      ;
; 0.674 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.914      ;
; 0.675 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.915      ;
; 0.687 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.807      ;
; 0.702 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.942      ;
; 0.703 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.943      ;
; 0.707 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.947      ;
; 0.709 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 0.949      ;
; 0.734 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.854      ;
; 0.797 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.917      ;
; 0.806 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.926      ;
; 0.808 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.928      ;
; 0.852 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 1.092      ;
; 0.853 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.636      ; 1.093      ;
; 0.859 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.979      ;
; 0.861 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 0.981      ;
; 0.924 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.044      ;
; 0.925 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.045      ;
; 0.951 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.071      ;
; 0.952 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.072      ;
; 1.004 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.124      ;
; 1.005 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.036      ; 1.125      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.206 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.369      ;
; 0.207 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.370      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.372      ;
; 0.210 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.373      ;
; 0.211 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.374      ;
; 0.211 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.374      ;
; 0.212 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.375      ;
; 0.214 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.377      ;
; 0.217 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.380      ;
; 0.217 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.380      ;
; 0.217 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.380      ;
; 0.218 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.381      ;
; 0.219 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.382      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.378      ;
; 0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.432      ;
; 0.272 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.437      ;
; 0.274 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.437      ;
; 0.276 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.439      ;
; 0.276 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.439      ;
; 0.277 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.440      ;
; 0.279 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.442      ;
; 0.282 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.445      ;
; 0.283 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.446      ;
; 0.283 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.446      ;
; 0.283 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.446      ;
; 0.284 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.447      ;
; 0.284 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.447      ;
; 0.285 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.448      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.484      ;
; 0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.485      ;
; 0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.487      ;
; 0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.488      ;
; 0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.486      ;
; 0.371 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.495      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.497      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.496      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.502      ;
; 0.428 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.549      ;
; 0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.551      ;
; 0.466 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.587      ;
; 0.484 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.605      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.617      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.618      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.623      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.625      ;
; 0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.630      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.315 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.320 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.324 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.333 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.335 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.361 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.372 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.491      ;
; 0.374 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.385 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.519      ;
; 0.386 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.502      ;
; 0.387 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.394 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.404 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.520      ;
; 0.405 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.539      ;
; 0.409 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.543      ;
; 0.409 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.525      ;
; 0.413 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.547      ;
; 0.415 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.549      ;
; 0.424 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.558      ;
; 0.425 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.559      ;
; 0.429 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.545      ;
; 0.443 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.577      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.460 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.597      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.580      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.476 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.610      ;
; 0.479 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.480 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.482 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.483 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.555 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.233     ; 0.809      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.085  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.665      ; 1.067      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.225  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.929      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.273  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.667      ; 0.881      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
; 0.344  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.666      ; 0.809      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.696      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.762      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.415 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.782      ; 0.801      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 0.532 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.780      ; 0.916      ;
; 1.247 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.155     ; 0.696      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; -0.333 ; -0.117       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; -0.190 ; -0.190       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; -0.190 ; -0.190       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; -0.190 ; -0.190       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
; -0.183 ; -0.183       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; -0.121 ; -0.121       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; -0.121 ; -0.121       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[0]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[1]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[2]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[4]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[5]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[6]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|QinReg[7]         ;
; 0.889  ; 1.105        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|takeTurn          ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[0]        ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[1]        ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[2]        ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[3]        ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[4]        ;
; 0.931  ; 1.115        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPdiez:CAP10|QaddReg[5]        ;
; 0.963  ; 1.179        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ;
; 0.963  ; 1.179        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ;
; 0.963  ; 1.179        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[0]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[1]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[2]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[3]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[4]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QaddReg[5]|clk            ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[0]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[1]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[2]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[4]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[5]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[6]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|QinReg[7]|clk             ;
; 1.111  ; 1.111        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|takeTurn|clk              ;
; 1.120  ; 1.120        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]    ;
; 1.120  ; 1.120        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK~clkctrl|outclk      ;
; 1.179  ; 1.179        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|dPCLK|datad               ;
; 1.184  ; 1.184        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP10|dPCLK|combout             ;
; 1.185  ; 1.185        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk         ;
; 1.185  ; 1.185        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk         ;
; 1.185  ; 1.185        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP10|DEPHASE|Qt|clk            ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.195  ; 0.411        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.212  ; 0.428        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.386  ; 0.570        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.403  ; 0.587        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.547 ; 4.731        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.725 ; 4.725        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.049 ; 5.265        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.269 ; 5.269        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; 2.498  ; 3.154 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; 2.498  ; 3.154 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 3.583  ; 4.156 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 3.583  ; 4.156 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 2.338  ; 2.981 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.313 ; 0.517 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.431 ; 0.406 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.381 ; 0.467 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; -0.386 ; 0.453 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; -0.355 ; 0.507 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; -0.516 ; 0.292 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.313 ; 0.517 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.352 ; 0.488 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; -2.341 ; -2.987 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; -2.341 ; -2.987 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.916 ; -2.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -2.111 ; -2.742 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.916 ; -2.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.800  ; 0.002  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.717  ; -0.109 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.669  ; -0.166 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; 0.675  ; -0.152 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; 0.649  ; -0.194 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; 0.800  ; 0.002  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.605  ; -0.214 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.642  ; -0.187 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 2.798 ; 2.885 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 2.760 ; 2.860 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 2.750 ; 2.837 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 2.798 ; 2.885 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 2.774 ; 2.882 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.362 ; 3.571 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 2.706 ; 2.777 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 2.638 ; 2.714 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.139 ; 3.251 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.362 ; 3.571 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.806 ; 2.888 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.200 ; 3.359 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 2.742 ; 2.834 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.002 ; 3.099 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.200 ; 3.359 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.105 ; 3.214 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 2.711 ; 2.808 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.635 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.635 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.506 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.506 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.966 ; 4.073 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.966 ; 4.073 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.352 ; 3.376 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.352 ; 3.376 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 4.650 ; 4.911 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 4.650 ; 4.911 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 3.512 ; 3.550 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 3.512 ; 3.550 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 2.470 ; 2.553 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 2.479 ; 2.575 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 2.470 ; 2.553 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 2.516 ; 2.598 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 2.492 ; 2.595 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 2.362 ; 2.434 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 2.427 ; 2.495 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 2.362 ; 2.434 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 2.843 ; 2.950 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.057 ; 3.257 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.523 ; 2.602 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 2.462 ; 2.549 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 2.462 ; 2.549 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 2.710 ; 2.803 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 2.901 ; 3.053 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 2.811 ; 2.915 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 2.431 ; 2.523 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.518 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.518 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.396 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.396 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.857 ; 3.961 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.857 ; 3.961 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.268 ; 3.291 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.268 ; 3.291 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 4.487 ; 4.735 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 4.487 ; 4.735 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 3.424 ; 3.459 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 3.424 ; 3.459 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.718 ;    ;    ; 4.309 ;
; SW[3]      ; GPIO0_D[14] ; 3.806 ;    ;    ; 4.414 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.637 ;    ;    ; 4.220 ;
; SW[3]      ; GPIO0_D[14] ; 3.722 ;    ;    ; 4.321 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.859   ; -0.280 ; -1.371   ; 0.310   ; -3.000              ;
;  CAPdiez:CAP10|CAPclk                                ; -3.859   ; 0.185  ; N/A      ; N/A     ; -2.174              ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.030    ; 0.070  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.753    ; 0.305  ; N/A      ; N/A     ; 9.643               ;
;  CLOCK_50                                            ; 0.166    ; -0.274 ; N/A      ; N/A     ; 4.547               ;
;  GPIO1_D[4]                                          ; -1.680   ; 0.187  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.480               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.440   ; 0.193  ; -1.371   ; 0.310   ; -1.000              ;
;  div800k:DIV800|Qaux[0]                              ; 0.008    ; 0.023  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.199    ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.034    ; 0.003  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.091    ; 0.018  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.199    ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -2.184   ; -0.280 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                      ; -351.026 ; -0.735 ; -7.216   ; 0.0     ; -326.106            ;
;  CAPdiez:CAP10|CAPclk                                ; -311.638 ; 0.000  ; N/A      ; N/A     ; -236.704            ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000    ; -0.274 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[4]                                          ; -7.873   ; 0.000  ; N/A      ; N/A     ; -28.227             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -25.600  ; 0.000  ; -7.216   ; 0.000   ; -55.000             ;
;  div800k:DIV800|Qaux[0]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.000    ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.000    ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -5.915   ; -0.487 ; N/A      ; N/A     ; -8.000              ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; 4.394  ; 4.865 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; 4.394  ; 4.865 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 6.171  ; 6.633 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 6.171  ; 6.633 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 4.096  ; 4.572 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; -0.313 ; 0.517 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.431 ; 0.406 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; -0.381 ; 0.467 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; -0.386 ; 0.453 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; -0.355 ; 0.507 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; -0.516 ; 0.292 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; -0.313 ; 0.517 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; -0.352 ; 0.488 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPdiez:CAP10|CAPclk ; -2.341 ; -2.987 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]       ; CAPdiez:CAP10|CAPclk ; -2.341 ; -2.987 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.916 ; -2.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -2.111 ; -2.742 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.916 ; -2.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 1.304  ; 0.814  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 1.163  ; 0.662  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 1.110  ; 0.568  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[10] ; GPIO1_D[4]           ; 1.100  ; 0.582  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[22] ; GPIO1_D[4]           ; 1.121  ; 0.588  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[24] ; GPIO1_D[4]           ; 1.304  ; 0.814  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.951  ; 0.499  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 1.080  ; 0.547  ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.586 ; 4.671 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 4.561 ; 4.604 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 4.546 ; 4.551 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.586 ; 4.640 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 4.575 ; 4.671 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 5.602 ; 5.741 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 4.487 ; 4.499 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 4.319 ; 4.381 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.208 ; 5.273 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.602 ; 5.741 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.645 ; 4.691 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.333 ; 5.432 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 4.505 ; 4.547 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 4.988 ; 5.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.333 ; 5.432 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.169 ; 5.205 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.407 ; 4.517 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.832 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.832 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 5.839 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 5.839 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.652 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.652 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.682 ; 5.587 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.682 ; 5.587 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 7.925 ; 8.070 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 7.925 ; 8.070 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 5.828 ; 5.841 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 5.828 ; 5.841 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 2.470 ; 2.553 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 2.479 ; 2.575 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 2.470 ; 2.553 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 2.516 ; 2.598 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 2.492 ; 2.595 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 2.362 ; 2.434 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 2.427 ; 2.495 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 2.362 ; 2.434 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 2.843 ; 2.950 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.057 ; 3.257 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.523 ; 2.602 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 2.462 ; 2.549 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 2.462 ; 2.549 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 2.710 ; 2.803 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 2.901 ; 3.053 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 2.811 ; 2.915 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 2.431 ; 2.523 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.518 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.518 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 3.396 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 3.396 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.857 ; 3.961 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.857 ; 3.961 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.268 ; 3.291 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.268 ; 3.291 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; div800k:DIV800|Qaux[5]          ; 4.487 ; 4.735 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0]  ; div800k:DIV800|Qaux[5]          ; 4.487 ; 4.735 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]      ; div800k:DIV800|Qaux[5]          ; 3.424 ; 3.459 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]     ; div800k:DIV800|Qaux[5]          ; 3.424 ; 3.459 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.158 ;    ;    ; 6.541 ;
; SW[3]      ; GPIO0_D[14] ; 6.285 ;    ;    ; 6.710 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.637 ;    ;    ; 4.220 ;
; SW[3]      ; GPIO0_D[14] ; 3.722 ;    ;    ; 4.321 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[16]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[17]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[18]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[19]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[20]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[21]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[23]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[25]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[27]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[29]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[30]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[22]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[26]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[28]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[24]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[4]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1837     ; 188      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 53       ; 20       ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[4]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1837     ; 188      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 53       ; 20       ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 23 10:45:07 2024
Info: Command: quartus_sta CAM2VGA -c CAM2VGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAM2VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|CAPclk CAPdiez:CAP10|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[4] GPIO1_D[4]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.859            -311.638 CAPdiez:CAP10|CAPclk 
    Info (332119):    -2.184              -5.915 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.680              -7.873 GPIO1_D[4] 
    Info (332119):    -1.440             -25.600 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.008               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.030               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.034               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.091               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.166               0.000 CLOCK_50 
    Info (332119):     0.199               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.199               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     1.753               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.280              -0.484 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.251              -0.251 CLOCK_50 
    Info (332119):     0.011               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.029               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.032               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.049               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.049               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.159               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.358               0.000 GPIO1_D[4] 
    Info (332119):     0.359               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.372               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.568               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.371              -7.216 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.402 GPIO1_D[4] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.480               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.750               0.000 CLOCK_50 
    Info (332119):     9.651               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.528            -273.584 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.945              -5.030 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.442              -6.638 GPIO1_D[4] 
    Info (332119):    -1.172             -16.549 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.073               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.085               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.103               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.143               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.230               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.233               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.252               0.000 CLOCK_50 
    Info (332119):     2.606               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.274              -0.274 CLOCK_50 
    Info (332119):    -0.205              -0.357 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.001              -0.001 div800k:DIV800|Qaux[4] 
    Info (332119):     0.003               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.016               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.023               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.030               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.127               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.312               0.000 GPIO1_D[4] 
    Info (332119):     0.314               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.338               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.510               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.165              -4.823 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.234 GPIO1_D[4] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.487               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.692               0.000 CLOCK_50 
    Info (332119):     9.643               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.511            -169.067 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.037              -2.120 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.433              -1.697 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.377              -1.288 GPIO1_D[4] 
    Info (332119):     0.222               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.242               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.254               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.286               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.332               0.000 CLOCK_50 
    Info (332119):     0.356               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.362               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     5.410               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.245              -0.487 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.201              -0.201 CLOCK_50 
    Info (332119):    -0.021              -0.021 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.006              -0.006 div800k:DIV800|Qaux[1] 
    Info (332119):     0.018               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.020               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.031               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.070               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.185               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.187               0.000 GPIO1_D[4] 
    Info (332119):     0.193               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.305               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.555              -0.555 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.227 GPIO1_D[4] 
    Info (332119):    -1.000            -124.000 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.480               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.547               0.000 CLOCK_50 
    Info (332119):     9.665               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Sun Jun 23 10:45:10 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


