# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:47:32 on Sep 18,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FA_FH
# ** Error: RCS.v(6): (vlog-2730) Undefined variable: 'bin'.
# -- Compiling module RCS_FH
# -- Compiling module RCS_FH_tb
# End time: 15:47:32 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog RCS.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:48:33 on Sep 18,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCS_FH
# -- Compiling module RCS_FH_tb
# 
# Top level modules:
# 	RCS_FH_tb
# End time: 15:48:33 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim RCS_FH_tb 
# Start time: 15:48:33 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: RCS.v(21): (vopt-2576) [BSOB] - Bit-select into 'b' is out of bounds.
# ** Error: RCS.v(24): (vopt-2884) Bit-select into 'b' is out of bounds.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:49:43 on Sep 18,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCS_FH
# ** Error (suppressible): RCS.v(17): (vlog-2388) 'b' already declared in this scope (RCS_FH).
# -- Compiling module RCS_FH_tb
# End time: 15:49:43 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog RCS.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:53:36 on Sep 18,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCS_FH
# -- Compiling module RCS_FH_tb
# 
# Top level modules:
# 	RCS_FH_tb
# End time: 15:53:36 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim RCS_FH_tb 
# Start time: 15:48:33 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.RCS_FH_tb(fast)
# Loading work.RCS_FH(fast)
# Loading work.FA_FH(fast)
# End time: 15:53:43 on Sep 18,2025, Elapsed time: 0:05:10
# Errors: 2, Warnings: 1
# vsim -debugDB RCS_FH_tb 
# Start time: 15:53:43 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCS_FH_tb(fast)
# Loading work.RCS_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:55:53 on Sep 18,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FA_FH
# -- Compiling module RCS_FH
# -- Compiling module RCS_FH_tb
# 
# Top level modules:
# 	RCS_FH_tb
# End time: 15:55:53 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:55:54 on Sep 18,2025, Elapsed time: 0:02:11
# Errors: 0, Warnings: 2
# vsim RCS_FH_tb 
# Start time: 15:55:54 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCS_FH_tb(fast)
# Loading work.RCS_FH(fast)
# Loading work.FA_FH(fast)
# End time: 15:55:57 on Sep 18,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -debugDB RCS_FH_tb 
# Start time: 15:55:57 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCS_FH_tb(fast)
# Loading work.RCS_FH(fast)
# Loading work.FA_FH(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
quit -sim
# End time: 15:58:31 on Sep 18,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 2
