
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2886.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3975684 heartbeat IPC: 2.51529 cumulative IPC: 2.51529 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7712524 heartbeat IPC: 2.67606 cumulative IPC: 2.59318 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11497696 heartbeat IPC: 2.64189 cumulative IPC: 2.60922 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15433753 heartbeat IPC: 2.54061 cumulative IPC: 2.59172 (Simulation time: 0 hr 1 min 52 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 15433754 (Simulation time: 0 hr 1 min 52 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 34247129 heartbeat IPC: 0.531537 cumulative IPC: 0.531537 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 54121342 heartbeat IPC: 0.503165 cumulative IPC: 0.516962 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 73572704 heartbeat IPC: 0.514103 cumulative IPC: 0.516005 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 93016538 heartbeat IPC: 0.514302 cumulative IPC: 0.515578 (Simulation time: 0 hr 7 min 6 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 112090291 heartbeat IPC: 0.524281 cumulative IPC: 0.517296 (Simulation time: 0 hr 8 min 22 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 131069388 heartbeat IPC: 0.526895 cumulative IPC: 0.518871 (Simulation time: 0 hr 9 min 34 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 149823964 heartbeat IPC: 0.533203 cumulative IPC: 0.520871 (Simulation time: 0 hr 10 min 42 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 167971734 heartbeat IPC: 0.551032 cumulative IPC: 0.52446 (Simulation time: 0 hr 11 min 50 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 185023989 heartbeat IPC: 0.586433 cumulative IPC: 0.530691 (Simulation time: 0 hr 12 min 54 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 205274239 heartbeat IPC: 0.493821 cumulative IPC: 0.526758 (Simulation time: 0 hr 14 min 11 sec) 
Finished CPU 0 instructions: 100000004 cycles: 189840486 cumulative IPC: 0.526758 (Simulation time: 0 hr 14 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.526758 instructions: 100000004 cycles: 189840486
cpu0_DTLB TOTAL     ACCESS:   36019246  HIT:   35951992  MISS:      67254
cpu0_DTLB LOAD      ACCESS:   35220797  HIT:   35154037  MISS:      66760
cpu0_DTLB RFO       ACCESS:     798449  HIT:     797955  MISS:        494
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.2685 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 361256
cpu0_ITLB TOTAL     ACCESS:    2866863  HIT:    2866863  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2866863  HIT:    2866863  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      67254  HIT:      41187  MISS:      26067
cpu0_STLB LOAD      ACCESS:      66760  HIT:      40694  MISS:      26066
cpu0_STLB RFO       ACCESS:        494  HIT:        493  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 187.436 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25501444  HIT:   23292723  MISS:    2208721
cpu0_L1D LOAD      ACCESS:   24558605  HIT:   22357392  MISS:    2201213
cpu0_L1D RFO       ACCESS:     916808  HIT:     911879  MISS:       4929
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      26031  HIT:      23452  MISS:       2579
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.3404 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 10048128
cpu0_L2C TOTAL     ACCESS:    2267348  HIT:     915532  MISS:    1351540
cpu0_L2C LOAD      ACCESS:    2201212  HIT:     853183  MISS:    1348029
cpu0_L2C RFO       ACCESS:       4929  HIT:       1695  MISS:       3234
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      58628  HIT:      58352  MISS:        276
cpu0_L2C TRANSLATION ACCESS:       2579  HIT:       2302  MISS:        277
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.756 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2703355  HIT:      31551  MISS:    1319991
LLC LOAD      ACCESS:    1348028  HIT:      31049  MISS:    1316979
LLC RFO       ACCESS:       3234  HIT:        321  MISS:       2913
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1351816  HIT:          3  MISS:    1351813
LLC TRANSLATION ACCESS:        277  HIT:        178  MISS:         99
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 108.259 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     794448  ROW_BUFFER_MISS:     525540
 DBUS AVG_CONGESTED_CYCLE:    3.54354
 WQ ROW_BUFFER_HIT:      33922  ROW_BUFFER_MISS:      15263  FULL:          0

Summary: DRAM events
Added_to_RQ : 1319992
Added_to_WQ : 49185
Merged_WQ_READ : 3
 DBUS congested total cycle: 1258600
 DBUS delay total cycle: 803377078

CPU 0 Branch Prediction Accuracy: 96.6529% MPKI: 6.22878 Average ROB Occupancy at Mispredict: 211.955
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.22878
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

