

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
609fd243f267fe30157e5ee6ee24e2fd  /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting PTX file and ptxas options    1: gemm.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
self exe links to: /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Running md5sum using "md5sum /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu "
self exe links to: /home/han/IS2202/lab2/gpgpu-sim_distribution/sim-gemm/gemm.gpu
Extracting specific PTX file named gemm.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15matrix_multiplyPfS_S_i : hostFun 0x0x564dffca45d0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gemm.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locA" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ15matrix_multiplyPfS_S_iE4locB" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15matrix_multiplyPfS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gemm.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gemm.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z15matrix_multiplyPfS_S_i' : regs=24, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5f29bc98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5f29bc90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5f29bc88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5f29bc84..

GPGPU-Sim PTX: cudaLaunch for 0x0x564dffca45d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z15matrix_multiplyPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (gemm.1.sm_30.ptx:48) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (gemm.1.sm_30.ptx:182) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (gemm.1.sm_30.ptx:185) add.s32 %r32, %r3, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15matrix_multiplyPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15matrix_multiplyPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z15matrix_multiplyPfS_S_i' to stream 0, gridDim= (16,16,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15matrix_multiplyPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z15matrix_multiplyPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1067541
gpu_sim_insn = 483917824
gpu_ipc =     453.3014
gpu_tot_sim_cycle = 1067541
gpu_tot_sim_insn = 483917824
gpu_tot_ipc =     453.3014
gpu_tot_issued_cta = 256
gpu_occupancy = 66.5786% 
gpu_tot_occupancy = 66.5786% 
max_total_param_size = 0
gpu_stall_dramfull = 52308
gpu_stall_icnt2sh    = 67174
partiton_level_parallism =       0.2534
partiton_level_parallism_total  =       0.2534
partiton_level_parallism_util =       1.3152
partiton_level_parallism_util_total  =       1.3152
L2_BW  =      22.7028 GB/Sec
L2_BW_total  =      22.7028 GB/Sec
gpu_total_sim_rate=977611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7634944
	L1I_total_cache_misses = 4479
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19008, Miss = 19008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17952, Miss = 17952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 270336
	L1D_total_cache_misses = 270336
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 32768
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7630465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4479
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7634944

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 31416, 
gpgpu_n_tot_thrd_icount = 484442112
gpgpu_n_tot_w_icount = 15138816
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262144
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 276824064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1048576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5486682	W0_Idle:335644	W0_Scoreboard:9486692	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15138816
single_issue_nums: WS0:7569408	WS1:7569408	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097152 {8:262144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 977 
max_icnt2mem_latency = 673 
maxmrqlatency = 462 
max_icnt2sh_latency = 194 
averagemflatency = 274 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 34 
mrq_lat_table:147673 	108663 	93403 	86410 	100298 	40779 	12749 	3514 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	516082 	553197 	12095 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	127 	32 	6 	266902 	1834 	1164 	366 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	353152 	243933 	121817 	123352 	217682 	21438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	582 	794 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     22793     22411     22494     22225     22157     22270     38088     38721     38322     38880     22005     22162     23085     23172     22918     22894 
dram[1]:     22139     22456     22202     22336     22170     22294     38694     38591     38795     38937     26109     26379     23267     23166     22895     22952 
dram[2]:     22428     22770     22228     22617     22245     22196     38720     38037     38855     38322     22207     22019     23274     23015     22912     22900 
dram[3]:     22451     22103     22243     22157     22246     22181     38628     38627     38931     38786     26403     26115     23304     23224     22947     22893 
dram[4]:     22790     22431     22624     22269     22189     22290     38075     38782     38322     38890     22031     22183     23075     23226     22902     22903 
dram[5]:     22112     22464     22131     22274     22207     22334     38655     38603     38784     38945     26107     26378     23284     23220     22919     22975 
average row accesses per activate:
dram[0]: 91.078949 94.270271 67.300972 77.288887 57.963303 56.882881 65.706665 67.506851 74.181816 71.529411 63.083332 56.293579 70.104164 75.393257 98.352943 92.888885 
dram[1]: 88.000000 82.666664 61.451328 56.885246 49.779526 57.816513 66.133331 66.486488 83.862068 70.028984 74.370369 60.950497 85.769234 74.087914 96.927536 90.810814 
dram[2]: 93.120003 96.000000 79.045456 66.692307 56.882881 56.770641 64.000000 64.000000 69.485718 78.967743 57.923077 63.020409 73.736267 71.574471 95.542854 98.352943 
dram[3]: 83.759033 90.181816 56.918034 60.912281 58.934578 48.437500 64.684212 67.027023 71.058823 85.333336 58.563107 75.851852 74.087914 88.000000 93.333336 96.927536 
dram[4]: 92.266670 96.888885 67.300972 80.837212 58.971962 54.761063 73.552238 68.444443 77.714287 76.000000 65.617020 56.888889 70.145836 75.370789 98.352943 95.542854 
dram[5]: 90.181816 84.682930 58.847458 57.900002 50.206348 57.185184 67.027023 68.277779 85.333336 70.028984 75.753090 60.871288 87.973686 74.065933 91.616440 90.810814 
average row locality = 593834/8293 = 71.606659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       128       128       128       128       148       148       192       192       192       192       192       192       172       172       128       128 
dram[1]:       128       128       128       128       148       148       192       192       192       192       192       192       172       172       128       128 
dram[2]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[3]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[4]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
dram[5]:       128       128       128       128       148       152       192       192       192       192       192       192       172       168       128       128 
total dram writes = 15360
bank skew: 192/128 = 1.50
chip skew: 2560/2560 = 1.00
average mf latency per bank:
dram[0]:      28598     25160     28281     25872     22175     22347     15192     16130     13881     14982     14507     15447     16001     17196     23056     22708
dram[1]:      27494     26130     27670     27271     22745     22649     16250     15154     15521     14440     15054     15331     16118     17525     21903     23369
dram[2]:      25700     27691     25706     28067     21535     21513     15981     15636     15367     13700     15571     14360     16967     16509     22669     23531
dram[3]:      27395     26760     27306     27489     22091     22016     15074     16891     14628     15404     15298     14932     17168     16432     23137     22288
dram[4]:      28381     25647     28085     25912     22538     21180     14858     16712     13689     15309     14432     15515     16147     17388     22970     23270
dram[5]:      26695     26729     27418     26958     22895     21236     16014     15534     15298     14243     14996     15105     16311     17638     21875     23813
maximum mf latency per bank:
dram[0]:        872       460       977       519       716       552       907       670       697       539       970       682       782       684       738       507
dram[1]:        641       523       678       542       600       541       616       478       581       462       664       557       792       630       717       574
dram[2]:        506       865       525       940       580       781       680       895       568       636       682       950       681       638       490       735
dram[3]:        548       643       529       739       507       737       482       748       558       524       560       577       625       597       563       811
dram[4]:        922       518       937       712       765       603       797       614       575       534       860       580       620       610       633       499
dram[5]:        631       557       709       601       727       609       735       486       571       502       643       555       619       554       733       541
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306130 n_act=1376 n_pre=1360 n_ref_event=94893006437968 n_req=99042 n_rd=97762 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1424
n_activity=325820 dram_eff=0.6158
bk0: 6858a 1391376i bk1: 6912a 1391620i bk2: 6868a 1388852i bk3: 6892a 1389713i bk4: 6244a 1389353i bk5: 6240a 1388502i bk6: 4832a 1393411i bk7: 4832a 1393014i bk8: 4800a 1394844i bk9: 4768a 1395421i bk10: 5960a 1390900i bk11: 6040a 1390681i bk12: 6644a 1390024i bk13: 6624a 1389026i bk14: 6624a 1391041i bk15: 6624a 1389570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986117
Row_Buffer_Locality_read = 0.987736
Row_Buffer_Locality_write = 0.862500
Bank_Level_Parallism = 1.425476
Bank_Level_Parallism_Col = 0.677684
Bank_Level_Parallism_Ready = 1.070465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142386 
total_CMD = 1409153 
util_bw = 200644 
Wasted_Col = 69650 
Wasted_Row = 8569 
Idle = 1130290 

BW Util Bottlenecks: 
RCDc_limit = 10058 
RCDWRc_limit = 649 
WTRc_limit = 2465 
RTWc_limit = 7594 
CCDLc_limit = 60377 
rwq = 0 
CCDLc_limit_alone = 57646 
WTRc_limit_alone = 2055 
RTWc_limit_alone = 5273 

Commands details: 
total_CMD = 1409153 
n_nop = 1306130 
Read = 97762 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1376 
n_pre = 1360 
n_ref = 94893006437968 
n_req = 99042 
total_req = 100322 

Dual Bus Interface Util: 
issued_total_row = 2736 
issued_total_col = 100322 
Row_Bus_Util =  0.001942 
CoL_Bus_Util = 0.071193 
Either_Row_CoL_Bus_Util = 0.073110 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000340 
queue_avg = 1.207417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306115 n_act=1405 n_pre=1389 n_ref_event=4560869750798743682 n_req=99000 n_rd=97720 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1423
n_activity=336074 dram_eff=0.5968
bk0: 6888a 1390680i bk1: 6880a 1390982i bk2: 6880a 1388655i bk3: 6876a 1389101i bk4: 6248a 1389567i bk5: 6228a 1388921i bk6: 4864a 1394017i bk7: 4824a 1393244i bk8: 4768a 1394765i bk9: 4736a 1394682i bk10: 5928a 1390854i bk11: 6060a 1390899i bk12: 6604a 1391335i bk13: 6656a 1390845i bk14: 6624a 1391441i bk15: 6656a 1391223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985818
Row_Buffer_Locality_read = 0.987444
Row_Buffer_Locality_write = 0.861719
Bank_Level_Parallism = 1.408531
Bank_Level_Parallism_Col = 1.385318
Bank_Level_Parallism_Ready = 1.064332
write_to_read_ratio_blp_rw_average = 0.065441
GrpLevelPara = 1.318096 

BW Util details:
bwutil = 0.142327 
total_CMD = 1409153 
util_bw = 200560 
Wasted_Col = 72086 
Wasted_Row = 8464 
Idle = 1128043 

BW Util Bottlenecks: 
RCDc_limit = 10328 
RCDWRc_limit = 576 
WTRc_limit = 2054 
RTWc_limit = 8982 
CCDLc_limit = 62825 
rwq = 0 
CCDLc_limit_alone = 59614 
WTRc_limit_alone = 1685 
RTWc_limit_alone = 6140 

Commands details: 
total_CMD = 1409153 
n_nop = 1306115 
Read = 97720 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1405 
n_pre = 1389 
n_ref = 4560869750798743682 
n_req = 99000 
total_req = 100280 

Dual Bus Interface Util: 
issued_total_row = 2794 
issued_total_col = 100280 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.071163 
Either_Row_CoL_Bus_Util = 0.073121 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000349 
queue_avg = 1.044614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306256 n_act=1372 n_pre=1356 n_ref_event=0 n_req=98920 n_rd=97640 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1422
n_activity=324083 dram_eff=0.6184
bk0: 6920a 1391745i bk1: 6848a 1390790i bk2: 6892a 1389743i bk3: 6872a 1388485i bk4: 6240a 1389184i bk5: 6112a 1388770i bk6: 4832a 1393551i bk7: 4832a 1392209i bk8: 4768a 1394739i bk9: 4800a 1394236i bk10: 5928a 1391157i bk11: 6080a 1390334i bk12: 6624a 1389511i bk13: 6644a 1389474i bk14: 6624a 1390681i bk15: 6624a 1390331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986150
Row_Buffer_Locality_read = 0.987730
Row_Buffer_Locality_write = 0.865625
Bank_Level_Parallism = 1.441550
Bank_Level_Parallism_Col = 1.420363
Bank_Level_Parallism_Ready = 1.074045
write_to_read_ratio_blp_rw_average = 0.061556
GrpLevelPara = 1.357486 

BW Util details:
bwutil = 0.142213 
total_CMD = 1409153 
util_bw = 200400 
Wasted_Col = 68621 
Wasted_Row = 8461 
Idle = 1131671 

BW Util Bottlenecks: 
RCDc_limit = 9969 
RCDWRc_limit = 582 
WTRc_limit = 2079 
RTWc_limit = 7619 
CCDLc_limit = 59580 
rwq = 0 
CCDLc_limit_alone = 57007 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 5380 

Commands details: 
total_CMD = 1409153 
n_nop = 1306256 
Read = 97640 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1372 
n_pre = 1356 
n_ref = 0 
n_req = 98920 
total_req = 100200 

Dual Bus Interface Util: 
issued_total_row = 2728 
issued_total_col = 100200 
Row_Bus_Util =  0.001936 
CoL_Bus_Util = 0.071107 
Either_Row_CoL_Bus_Util = 0.073020 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000301 
queue_avg = 1.181887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306261 n_act=1400 n_pre=1384 n_ref_event=13984 n_req=98876 n_rd=97596 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1422
n_activity=334800 dram_eff=0.5983
bk0: 6888a 1391333i bk1: 6880a 1390170i bk2: 6880a 1389799i bk3: 6880a 1387624i bk4: 6232a 1389547i bk5: 6124a 1388415i bk6: 4820a 1393121i bk7: 4864a 1393575i bk8: 4736a 1395274i bk9: 4768a 1394543i bk10: 5936a 1391839i bk11: 6048a 1390549i bk12: 6656a 1390696i bk13: 6604a 1390841i bk14: 6656a 1392006i bk15: 6624a 1391189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985861
Row_Buffer_Locality_read = 0.987469
Row_Buffer_Locality_write = 0.863281
Bank_Level_Parallism = 1.416711
Bank_Level_Parallism_Col = 1.392273
Bank_Level_Parallism_Ready = 1.073696
write_to_read_ratio_blp_rw_average = 0.064602
GrpLevelPara = 1.324740 

BW Util details:
bwutil = 0.142151 
total_CMD = 1409153 
util_bw = 200312 
Wasted_Col = 71524 
Wasted_Row = 8182 
Idle = 1129135 

BW Util Bottlenecks: 
RCDc_limit = 10282 
RCDWRc_limit = 561 
WTRc_limit = 2492 
RTWc_limit = 8507 
CCDLc_limit = 62330 
rwq = 0 
CCDLc_limit_alone = 58958 
WTRc_limit_alone = 1995 
RTWc_limit_alone = 5632 

Commands details: 
total_CMD = 1409153 
n_nop = 1306261 
Read = 97596 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1400 
n_pre = 1384 
n_ref = 13984 
n_req = 98876 
total_req = 100156 

Dual Bus Interface Util: 
issued_total_row = 2784 
issued_total_col = 100156 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.071075 
Either_Row_CoL_Bus_Util = 0.073017 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000467 
queue_avg = 1.055144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306202 n_act=1349 n_pre=1333 n_ref_event=0 n_req=99024 n_rd=97744 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1424
n_activity=325080 dram_eff=0.6171
bk0: 6856a 1391023i bk1: 6912a 1391498i bk2: 6868a 1389002i bk3: 6888a 1389589i bk4: 6236a 1390119i bk5: 6112a 1389068i bk6: 4832a 1393564i bk7: 4832a 1393369i bk8: 4800a 1394699i bk9: 4768a 1394324i bk10: 6072a 1390873i bk11: 6048a 1389371i bk12: 6648a 1389817i bk13: 6624a 1388445i bk14: 6624a 1391207i bk15: 6624a 1390104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986397
Row_Buffer_Locality_read = 0.987876
Row_Buffer_Locality_write = 0.873438
Bank_Level_Parallism = 1.434143
Bank_Level_Parallism_Col = 1.412605
Bank_Level_Parallism_Ready = 1.070660
write_to_read_ratio_blp_rw_average = 0.061886
GrpLevelPara = 1.348595 

BW Util details:
bwutil = 0.142361 
total_CMD = 1409153 
util_bw = 200608 
Wasted_Col = 69626 
Wasted_Row = 8064 
Idle = 1130855 

BW Util Bottlenecks: 
RCDc_limit = 9775 
RCDWRc_limit = 583 
WTRc_limit = 2197 
RTWc_limit = 7973 
CCDLc_limit = 61123 
rwq = 0 
CCDLc_limit_alone = 58284 
WTRc_limit_alone = 1859 
RTWc_limit_alone = 5472 

Commands details: 
total_CMD = 1409153 
n_nop = 1306202 
Read = 97744 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1349 
n_pre = 1333 
n_ref = 0 
n_req = 99024 
total_req = 100304 

Dual Bus Interface Util: 
issued_total_row = 2682 
issued_total_col = 100304 
Row_Bus_Util =  0.001903 
CoL_Bus_Util = 0.071180 
Either_Row_CoL_Bus_Util = 0.073059 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000340 
queue_avg = 1.158570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1409153 n_nop=1306165 n_act=1401 n_pre=1385 n_ref_event=94893009029136 n_req=98972 n_rd=97692 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.1423
n_activity=336254 dram_eff=0.5963
bk0: 6880a 1390699i bk1: 6880a 1390742i bk2: 6880a 1388651i bk3: 6884a 1388214i bk4: 6252a 1389848i bk5: 6100a 1388909i bk6: 4864a 1393331i bk7: 4820a 1393780i bk8: 4768a 1395168i bk9: 4736a 1394933i bk10: 6040a 1391901i bk11: 6052a 1390586i bk12: 6600a 1391358i bk13: 6656a 1390356i bk14: 6624a 1391358i bk15: 6656a 1391570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985865
Row_Buffer_Locality_read = 0.987481
Row_Buffer_Locality_write = 0.862500
Bank_Level_Parallism = 1.407490
Bank_Level_Parallism_Col = 1.384186
Bank_Level_Parallism_Ready = 1.075873
write_to_read_ratio_blp_rw_average = 0.062507
GrpLevelPara = 1.315503 

BW Util details:
bwutil = 0.142287 
total_CMD = 1409153 
util_bw = 200504 
Wasted_Col = 72259 
Wasted_Row = 8389 
Idle = 1128001 

BW Util Bottlenecks: 
RCDc_limit = 10253 
RCDWRc_limit = 604 
WTRc_limit = 2592 
RTWc_limit = 7792 
CCDLc_limit = 62920 
rwq = 0 
CCDLc_limit_alone = 59742 
WTRc_limit_alone = 2151 
RTWc_limit_alone = 5055 

Commands details: 
total_CMD = 1409153 
n_nop = 1306165 
Read = 97692 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1401 
n_pre = 1385 
n_ref = 94893009029136 
n_req = 98972 
total_req = 100252 

Dual Bus Interface Util: 
issued_total_row = 2786 
issued_total_col = 100252 
Row_Bus_Util =  0.001977 
CoL_Bus_Util = 0.071143 
Either_Row_CoL_Bus_Util = 0.073085 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000485 
queue_avg = 1.072326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90302, Miss = 51558, Miss_rate = 0.571, Pending_hits = 9514, Reservation_fails = 9065
L2_cache_bank[1]: Access = 90152, Miss = 51660, Miss_rate = 0.573, Pending_hits = 9897, Reservation_fails = 3367
L2_cache_bank[2]: Access = 90272, Miss = 51532, Miss_rate = 0.571, Pending_hits = 9534, Reservation_fails = 4276
L2_cache_bank[3]: Access = 90152, Miss = 51644, Miss_rate = 0.573, Pending_hits = 10104, Reservation_fails = 3137
L2_cache_bank[4]: Access = 90272, Miss = 51556, Miss_rate = 0.571, Pending_hits = 10053, Reservation_fails = 3247
L2_cache_bank[5]: Access = 90032, Miss = 51548, Miss_rate = 0.573, Pending_hits = 9505, Reservation_fails = 8548
L2_cache_bank[6]: Access = 90272, Miss = 51532, Miss_rate = 0.571, Pending_hits = 10190, Reservation_fails = 3418
L2_cache_bank[7]: Access = 90032, Miss = 51528, Miss_rate = 0.572, Pending_hits = 9586, Reservation_fails = 4172
L2_cache_bank[8]: Access = 90272, Miss = 51664, Miss_rate = 0.572, Pending_hits = 9403, Reservation_fails = 8257
L2_cache_bank[9]: Access = 90032, Miss = 51544, Miss_rate = 0.573, Pending_hits = 9937, Reservation_fails = 3323
L2_cache_bank[10]: Access = 90152, Miss = 51636, Miss_rate = 0.573, Pending_hits = 9583, Reservation_fails = 4041
L2_cache_bank[11]: Access = 90032, Miss = 51520, Miss_rate = 0.572, Pending_hits = 10155, Reservation_fails = 3328
L2_total_cache_accesses = 1081974
L2_total_cache_misses = 618922
L2_total_cache_miss_rate = 0.5720
L2_total_cache_pending_hits = 117461
L2_total_cache_reservation_fails = 58179
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 439584
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 927
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 444
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 56693
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 927
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=1081974
icnt_total_pkts_simt_to_mem=295077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.1524
	minimum = 5
	maximum = 505
Network latency average = 25.7805
	minimum = 5
	maximum = 505
Slowest packet = 601087
Flit latency average = 25.4021
	minimum = 5
	maximum = 505
Slowest flit = 611167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469225
	minimum = 0.0168265 (at node 0)
	maximum = 0.0845888 (at node 15)
Accepted packet rate average = 0.0469225
	minimum = 0.021084 (at node 20)
	maximum = 0.071261 (at node 3)
Injected flit rate average = 0.0477751
	minimum = 0.0183553 (at node 0)
	maximum = 0.0845888 (at node 15)
Accepted flit rate average= 0.0477751
	minimum = 0.0230061 (at node 20)
	maximum = 0.071261 (at node 3)
Injected packet length average = 1.01817
Accepted packet length average = 1.01817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.1524 (1 samples)
	minimum = 5 (1 samples)
	maximum = 505 (1 samples)
Network latency average = 25.7805 (1 samples)
	minimum = 5 (1 samples)
	maximum = 505 (1 samples)
Flit latency average = 25.4021 (1 samples)
	minimum = 5 (1 samples)
	maximum = 505 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0469225 (1 samples)
	minimum = 0.0168265 (1 samples)
	maximum = 0.0845888 (1 samples)
Accepted packet rate average = 0.0469225 (1 samples)
	minimum = 0.021084 (1 samples)
	maximum = 0.071261 (1 samples)
Injected flit rate average = 0.0477751 (1 samples)
	minimum = 0.0183553 (1 samples)
	maximum = 0.0845888 (1 samples)
Accepted flit rate average = 0.0477751 (1 samples)
	minimum = 0.0230061 (1 samples)
	maximum = 0.071261 (1 samples)
Injected packet size average = 1.01817 (1 samples)
Accepted packet size average = 1.01817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 15 sec (495 sec)
gpgpu_simulation_rate = 977611 (inst/sec)
gpgpu_simulation_rate = 2156 (cycle/sec)
gpgpu_silicon_slowdown = 324675x
GPGPU-Sim: detected inactive GPU simulation thread
All correct
GPGPU-Sim: *** exit detected ***
