
final-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c688  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd0  0800c828  0800c828  0001c828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3f8  0800d3f8  0002026c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d3f8  0800d3f8  0001d3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d400  0800d400  0002026c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d400  0800d400  0001d400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d404  0800d404  0001d404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000026c  20000000  0800d408  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  2000026c  0800d674  0002026c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000064c  0800d674  0002064c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c2f  00000000  00000000  0002029c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000403c  00000000  00000000  00039ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  0003df08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001468  00000000  00000000  0003f550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba99  00000000  00000000  000409b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f975  00000000  00000000  0005c451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b364  00000000  00000000  0007bdc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011712a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007148  00000000  00000000  0011717c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000026c 	.word	0x2000026c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c810 	.word	0x0800c810

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000270 	.word	0x20000270
 80001dc:	0800c810 	.word	0x0800c810

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <cBuffer_init>:
#include "cBuffer.h"
#include "string.h"


void cBuffer_init(cBuffer_t *cbuffer,uint8_t* buffer,uint8_t size)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	71fb      	strb	r3, [r7, #7]
	// TODO : Use Assert to verify length of CBuffer
	cbuffer->buffer = buffer;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	601a      	str	r2, [r3, #0]
	cbuffer->read = 0;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	715a      	strb	r2, [r3, #5]
	cbuffer->write = 0;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	719a      	strb	r2, [r3, #6]
	cbuffer->size = size;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	79fa      	ldrb	r2, [r7, #7]
 8000f00:	711a      	strb	r2, [r3, #4]
	memset(cbuffer->buffer,0, cbuffer->size);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	791b      	ldrb	r3, [r3, #4]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	f007 fd59 	bl	80089c4 <memset>
}
 8000f12:	bf00      	nop
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <cBuffer_Write>:

CBUFFER_ERR cBuffer_Write(cBuffer_t * cbuffer, uint8_t data)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	70fb      	strb	r3, [r7, #3]
	cbuffer->buffer[cbuffer->write] = data;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	7992      	ldrb	r2, [r2, #6]
 8000f2e:	4413      	add	r3, r2
 8000f30:	78fa      	ldrb	r2, [r7, #3]
 8000f32:	701a      	strb	r2, [r3, #0]
	cbuffer->write = (cbuffer->write+1) & (cbuffer->size-1);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	799b      	ldrb	r3, [r3, #6]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	b25a      	sxtb	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	791b      	ldrb	r3, [r3, #4]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	b25b      	sxtb	r3, r3
 8000f48:	4013      	ands	r3, r2
 8000f4a:	b25b      	sxtb	r3, r3
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	719a      	strb	r2, [r3, #6]
	return CBUFFER_OK;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <cBuffer_GetString>:

/* Looks for a string within the buffer and fills the provided buffer with the string
 *
 */
CBUFFER_ERR cBuffer_GetString(cBuffer_t* cbuffer,uint8_t *string, uint8_t sTerminator, uint8_t* len)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	uint8_t found = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	75bb      	strb	r3, [r7, #22]
	uint8_t chr;
	CBUFFER_ERR err = CBUFFER_OK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	757b      	strb	r3, [r7, #21]
	uint8_t length;
	uint8_t read = cbuffer->read;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	795b      	ldrb	r3, [r3, #5]
 8000f7c:	74bb      	strb	r3, [r7, #18]
	uint8_t ch;
	length = cBuffer_Length(cbuffer);
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f000 f89a 	bl	80010b8 <cBuffer_Length>
 8000f84:	4603      	mov	r3, r0
 8000f86:	753b      	strb	r3, [r7, #20]

	for (i=0; i < length;i++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	75fb      	strb	r3, [r7, #23]
 8000f8c:	e012      	b.n	8000fb4 <cBuffer_GetString+0x54>
	{
		err = cBuffer_Peek(cbuffer, &ch, &read);
 8000f8e:	f107 0212 	add.w	r2, r7, #18
 8000f92:	f107 0311 	add.w	r3, r7, #17
 8000f96:	4619      	mov	r1, r3
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f000 f863 	bl	8001064 <cBuffer_Peek>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	757b      	strb	r3, [r7, #21]

		if (ch == '\r') // A string is found - copy it to the outgoing buffer
 8000fa2:	7c7b      	ldrb	r3, [r7, #17]
 8000fa4:	2b0d      	cmp	r3, #13
 8000fa6:	d102      	bne.n	8000fae <cBuffer_GetString+0x4e>
		{
			found = 1;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	75bb      	strb	r3, [r7, #22]
			break;
 8000fac:	e006      	b.n	8000fbc <cBuffer_GetString+0x5c>
	for (i=0; i < length;i++)
 8000fae:	7dfb      	ldrb	r3, [r7, #23]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	75fb      	strb	r3, [r7, #23]
 8000fb4:	7dfa      	ldrb	r2, [r7, #23]
 8000fb6:	7d3b      	ldrb	r3, [r7, #20]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3e8      	bcc.n	8000f8e <cBuffer_GetString+0x2e>
		}
	}
	if (found)
 8000fbc:	7dbb      	ldrb	r3, [r7, #22]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d020      	beq.n	8001004 <cBuffer_GetString+0xa4>
	{
		// Get length of string
		*len = cBuffer_LengthCustom	(cbuffer, cbuffer->read, read);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	795b      	ldrb	r3, [r3, #5]
 8000fc6:	7cba      	ldrb	r2, [r7, #18]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f000 f88d 	bl	80010ea <cBuffer_LengthCustom>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	701a      	strb	r2, [r3, #0]
		do{
			err = cBuffer_Read(cbuffer, &chr);
 8000fd8:	f107 0313 	add.w	r3, r7, #19
 8000fdc:	4619      	mov	r1, r3
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f000 f817 	bl	8001012 <cBuffer_Read>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	757b      	strb	r3, [r7, #21]
			*string = chr;
 8000fe8:	7cfa      	ldrb	r2, [r7, #19]
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	701a      	strb	r2, [r3, #0]
			string++;
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
		} while (chr != sTerminator || err != CBUFFER_OK);
 8000ff4:	7cfb      	ldrb	r3, [r7, #19]
 8000ff6:	79fa      	ldrb	r2, [r7, #7]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d1ed      	bne.n	8000fd8 <cBuffer_GetString+0x78>
 8000ffc:	7d7b      	ldrb	r3, [r7, #21]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1ea      	bne.n	8000fd8 <cBuffer_GetString+0x78>
 8001002:	e001      	b.n	8001008 <cBuffer_GetString+0xa8>
	}
	else
		err = CBUFFER_NO_STRING;
 8001004:	2303      	movs	r3, #3
 8001006:	757b      	strb	r3, [r7, #21]


	return err;
 8001008:	7d7b      	ldrb	r3, [r7, #21]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <cBuffer_Read>:

CBUFFER_ERR cBuffer_Read(cBuffer_t* cbuffer,uint8_t* data)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
 800101a:	6039      	str	r1, [r7, #0]
	if (cBuffer_Length(cbuffer) == 0)
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f000 f84b 	bl	80010b8 <cBuffer_Length>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d101      	bne.n	800102c <cBuffer_Read+0x1a>
	{
		return CBUFFER_EMPTY;
 8001028:	2302      	movs	r3, #2
 800102a:	e017      	b.n	800105c <cBuffer_Read+0x4a>
	}
	*data = cbuffer->buffer[cbuffer->read];
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	7952      	ldrb	r2, [r2, #5]
 8001034:	4413      	add	r3, r2
 8001036:	781a      	ldrb	r2, [r3, #0]
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	701a      	strb	r2, [r3, #0]
	cbuffer->read = (cbuffer->read+1) & (cbuffer->size-1);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	795b      	ldrb	r3, [r3, #5]
 8001040:	3301      	adds	r3, #1
 8001042:	b2db      	uxtb	r3, r3
 8001044:	b25a      	sxtb	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	791b      	ldrb	r3, [r3, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	b25b      	sxtb	r3, r3
 8001050:	4013      	ands	r3, r2
 8001052:	b25b      	sxtb	r3, r3
 8001054:	b2da      	uxtb	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	715a      	strb	r2, [r3, #5]
	return CBUFFER_OK;
 800105a:	2300      	movs	r3, #0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <cBuffer_Peek>:

CBUFFER_ERR cBuffer_Peek(cBuffer_t* cbuffer,uint8_t* data, uint8_t*read)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
	if (cBuffer_Length(cbuffer) == 0)
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f000 f821 	bl	80010b8 <cBuffer_Length>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <cBuffer_Peek+0x1c>
	{
		return CBUFFER_EMPTY;
 800107c:	2302      	movs	r3, #2
 800107e:	e017      	b.n	80010b0 <cBuffer_Peek+0x4c>
	}
	*data = cbuffer->buffer[*read];
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	7812      	ldrb	r2, [r2, #0]
 8001088:	4413      	add	r3, r2
 800108a:	781a      	ldrb	r2, [r3, #0]
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	701a      	strb	r2, [r3, #0]
	*read = ((*read)+1) & (cbuffer->size-1);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	3301      	adds	r3, #1
 8001096:	b2db      	uxtb	r3, r3
 8001098:	b25a      	sxtb	r2, r3
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	791b      	ldrb	r3, [r3, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	4013      	ands	r3, r2
 80010a6:	b25b      	sxtb	r3, r3
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	701a      	strb	r2, [r3, #0]
	return CBUFFER_OK;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <cBuffer_Length>:

uint8_t cBuffer_Length(cBuffer_t* cbuffer)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	return (cbuffer->write - cbuffer->read) & (cbuffer->size-1);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	799a      	ldrb	r2, [r3, #6]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	795b      	ldrb	r3, [r3, #5]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	b25a      	sxtb	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	791b      	ldrb	r3, [r3, #4]
 80010d2:	3b01      	subs	r3, #1
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	4013      	ands	r3, r2
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	b2db      	uxtb	r3, r3

}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <cBuffer_LengthCustom>:

uint8_t cBuffer_LengthCustom(cBuffer_t* cbuffer,uint8_t start, uint8_t end)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	460b      	mov	r3, r1
 80010f4:	70fb      	strb	r3, [r7, #3]
 80010f6:	4613      	mov	r3, r2
 80010f8:	70bb      	strb	r3, [r7, #2]
	return (end - start) & (cbuffer->size-1);
 80010fa:	78ba      	ldrb	r2, [r7, #2]
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	b25a      	sxtb	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	791b      	ldrb	r3, [r3, #4]
 8001108:	3b01      	subs	r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	b25b      	sxtb	r3, r3
 800110e:	4013      	ands	r3, r2
 8001110:	b25b      	sxtb	r3, r3
 8001112:	b2db      	uxtb	r3, r3
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	int r;
	char *cmdEnd =strchr(buffer, ' '); // look for first space
 800112a:	2120      	movs	r1, #32
 800112c:	6838      	ldr	r0, [r7, #0]
 800112e:	f008 fa3c 	bl	80095aa <strchr>
 8001132:	60b8      	str	r0, [r7, #8]
	if (cmdEnd == 0x0)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d10b      	bne.n	8001152 <ConsoleCommandMatch+0x32>
	{
			r =  strcmp(name,buffer) == 0;
 800113a:	6839      	ldr	r1, [r7, #0]
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff f84f 	bl	80001e0 <strcmp>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	bf0c      	ite	eq
 8001148:	2301      	moveq	r3, #1
 800114a:	2300      	movne	r3, #0
 800114c:	b2db      	uxtb	r3, r3
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e00f      	b.n	8001172 <ConsoleCommandMatch+0x52>
	}
	else
	{
		r =  strncmp(name,buffer,strlen(name)) == 0;
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff f84e 	bl	80001f4 <strlen>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	6839      	ldr	r1, [r7, #0]
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f008 fa38 	bl	80095d4 <strncmp>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	60fb      	str	r3, [r7, #12]
	}

	return r;
 8001172:	68fb      	ldr	r3, [r7, #12]

}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <ConsoleInit>:


// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
	uint32_t i;

	ConsoleIoInit();
 8001182:	f000 fca5 	bl	8001ad0 <ConsoleIoInit>
	ConsoleIoSendString("Dodec Timer - A Thousand Projects");
 8001186:	480e      	ldr	r0, [pc, #56]	; (80011c0 <ConsoleInit+0x44>)
 8001188:	f000 fcda 	bl	8001b40 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <ConsoleInit+0x48>)
 800118e:	f000 fcd7 	bl	8001b40 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 8001192:	480d      	ldr	r0, [pc, #52]	; (80011c8 <ConsoleInit+0x4c>)
 8001194:	f000 fcd4 	bl	8001b40 <ConsoleIoSendString>


	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	e007      	b.n	80011ae <ConsoleInit+0x32>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 800119e:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <ConsoleInit+0x50>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4413      	add	r3, r2
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3301      	adds	r3, #1
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b63      	cmp	r3, #99	; 0x63
 80011b2:	d9f4      	bls.n	800119e <ConsoleInit+0x22>
	}

}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	0800c828 	.word	0x0800c828
 80011c4:	0800c84c 	.word	0x0800c84c
 80011c8:	0800c850 	.word	0x0800c850
 80011cc:	20000288 	.word	0x20000288

080011d0 <ConsolePrintPrompt>:

void ConsolePrintPrompt()
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	ConsoleIoSendString(STR_ENDLINE);
 80011d4:	4803      	ldr	r0, [pc, #12]	; (80011e4 <ConsolePrintPrompt+0x14>)
 80011d6:	f000 fcb3 	bl	8001b40 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 80011da:	4803      	ldr	r0, [pc, #12]	; (80011e8 <ConsolePrintPrompt+0x18>)
 80011dc:	f000 fcb0 	bl	8001b40 <ConsoleIoSendString>
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800c84c 	.word	0x0800c84c
 80011e8:	0800c850 	.word	0x0800c850

080011ec <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  found;
	eCommandResult_T result;
	eConsoleError consoleResult;

	consoleResult = ConsoleIoReceive(mReceiveBuffer);
 80011f2:	4843      	ldr	r0, [pc, #268]	; (8001300 <ConsoleProcess+0x114>)
 80011f4:	f000 fc84 	bl	8001b00 <ConsoleIoReceive>
 80011f8:	4603      	mov	r3, r0
 80011fa:	73fb      	strb	r3, [r7, #15]

	switch (consoleResult)
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	2b03      	cmp	r3, #3
 8001200:	d07a      	beq.n	80012f8 <ConsoleProcess+0x10c>
 8001202:	2b03      	cmp	r3, #3
 8001204:	dc79      	bgt.n	80012fa <ConsoleProcess+0x10e>
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <ConsoleProcess+0x28>
 800120a:	2b00      	cmp	r3, #0
 800120c:	db75      	blt.n	80012fa <ConsoleProcess+0x10e>
 800120e:	3b01      	subs	r3, #1
 8001210:	2b01      	cmp	r3, #1
 8001212:	e072      	b.n	80012fa <ConsoleProcess+0x10e>
	{
		case CONSOLE_ERROR:
		case CONSOLE_NO_STRING:
			break;
		case CONSOLE_SUCCESS:
			if ('\0' == mReceiveBuffer[0] )
 8001214:	4b3a      	ldr	r3, [pc, #232]	; (8001300 <ConsoleProcess+0x114>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d106      	bne.n	800122a <ConsoleProcess+0x3e>
			{
				ConsoleIoSendString(STR_ENDLINE);
 800121c:	4839      	ldr	r0, [pc, #228]	; (8001304 <ConsoleProcess+0x118>)
 800121e:	f000 fc8f 	bl	8001b40 <ConsoleIoSendString>
				ConsoleIoSendString(CONSOLE_PROMPT);
 8001222:	4839      	ldr	r0, [pc, #228]	; (8001308 <ConsoleProcess+0x11c>)
 8001224:	f000 fc8c 	bl	8001b40 <ConsoleIoSendString>
				return;
 8001228:	e067      	b.n	80012fa <ConsoleProcess+0x10e>
			}
			commandTable = ConsoleCommandsGetTable();
 800122a:	f000 fc29 	bl	8001a80 <ConsoleCommandsGetTable>
 800122e:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	613b      	str	r3, [r7, #16]
			while ( (   NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 800123a:	e03d      	b.n	80012b8 <ConsoleProcess+0xcc>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, (char*)mReceiveBuffer) )
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	4613      	mov	r3, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	4413      	add	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	461a      	mov	r2, r3
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	4413      	add	r3, r2
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	492c      	ldr	r1, [pc, #176]	; (8001300 <ConsoleProcess+0x114>)
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff65 	bl	8001120 <ConsoleCommandMatch>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d02a      	beq.n	80012b2 <ConsoleProcess+0xc6>
				{
					result = commandTable[cmdIndex].execute((char*)mReceiveBuffer);
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	4613      	mov	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	4413      	add	r3, r2
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	461a      	mov	r2, r3
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	4413      	add	r3, r2
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	4824      	ldr	r0, [pc, #144]	; (8001300 <ConsoleProcess+0x114>)
 8001270:	4798      	blx	r3
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d017      	beq.n	80012ac <ConsoleProcess+0xc0>
					{
						ConsoleIoSendString("Error: ");
 800127c:	4823      	ldr	r0, [pc, #140]	; (800130c <ConsoleProcess+0x120>)
 800127e:	f000 fc5f 	bl	8001b40 <ConsoleIoSendString>
						ConsoleIoSendString((char*)mReceiveBuffer);
 8001282:	481f      	ldr	r0, [pc, #124]	; (8001300 <ConsoleProcess+0x114>)
 8001284:	f000 fc5c 	bl	8001b40 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 8001288:	4821      	ldr	r0, [pc, #132]	; (8001310 <ConsoleProcess+0x124>)
 800128a:	f000 fc59 	bl	8001b40 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	4613      	mov	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	4413      	add	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	461a      	mov	r2, r3
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	4413      	add	r3, r2
 800129e:	3308      	adds	r3, #8
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fc4d 	bl	8001b40 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 80012a6:	4817      	ldr	r0, [pc, #92]	; (8001304 <ConsoleProcess+0x118>)
 80012a8:	f000 fc4a 	bl	8001b40 <ConsoleIoSendString>
					}
					found = cmdIndex;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	e002      	b.n	80012b8 <ConsoleProcess+0xcc>
				}
				else
				{
					cmdIndex++;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	3301      	adds	r3, #1
 80012b6:	617b      	str	r3, [r7, #20]
			while ( (   NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	4613      	mov	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	4413      	add	r3, r2
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	461a      	mov	r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	4413      	add	r3, r2
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <ConsoleProcess+0xea>
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d4:	d0b2      	beq.n	800123c <ConsoleProcess+0x50>
				}
			}
			if (found == NOT_FOUND)
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012dc:	d105      	bne.n	80012ea <ConsoleProcess+0xfe>
			{
				ConsoleIoSendString("Command not found: ");
 80012de:	480d      	ldr	r0, [pc, #52]	; (8001314 <ConsoleProcess+0x128>)
 80012e0:	f000 fc2e 	bl	8001b40 <ConsoleIoSendString>
				ConsoleIoSendString((char*)mReceiveBuffer);
 80012e4:	4806      	ldr	r0, [pc, #24]	; (8001300 <ConsoleProcess+0x114>)
 80012e6:	f000 fc2b 	bl	8001b40 <ConsoleIoSendString>

			}
			ConsoleIoSendString(STR_ENDLINE);
 80012ea:	4806      	ldr	r0, [pc, #24]	; (8001304 <ConsoleProcess+0x118>)
 80012ec:	f000 fc28 	bl	8001b40 <ConsoleIoSendString>
			ConsoleIoSendString(CONSOLE_PROMPT);
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <ConsoleProcess+0x11c>)
 80012f2:	f000 fc25 	bl	8001b40 <ConsoleIoSendString>

			break;
 80012f6:	e000      	b.n	80012fa <ConsoleProcess+0x10e>
		case CONSOLE_BUFFER_FULL:

		break;
 80012f8:	bf00      	nop
	}

}
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000288 	.word	0x20000288
 8001304:	0800c84c 	.word	0x0800c84c
 8001308:	0800c850 	.word	0x0800c850
 800130c:	0800c854 	.word	0x0800c854
 8001310:	0800c85c 	.word	0x0800c85c
 8001314:	0800c864 	.word	0x0800c864

08001318 <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 8001318:	b480      	push	{r7}
 800131a:	b089      	sub	sp, #36	; 0x24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	460b      	mov	r3, r1
 8001322:	607a      	str	r2, [r7, #4]
 8001324:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 800132e:	2300      	movs	r3, #0
 8001330:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 8001332:	e00b      	b.n	800134c <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	4413      	add	r3, r2
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b20      	cmp	r3, #32
 800133e:	d102      	bne.n	8001346 <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	3301      	adds	r3, #1
 8001344:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3301      	adds	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 800134c:	7afb      	ldrb	r3, [r7, #11]
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	429a      	cmp	r2, r3
 8001352:	d002      	beq.n	800135a <ConsoleParamFindN+0x42>
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	2b63      	cmp	r3, #99	; 0x63
 8001358:	d9ec      	bls.n	8001334 <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	2b64      	cmp	r3, #100	; 0x64
 800135e:	d102      	bne.n	8001366 <ConsoleParamFindN+0x4e>
	{
		result = COMMAND_PARAMETER_ERROR;
 8001360:	2310      	movs	r3, #16
 8001362:	75fb      	strb	r3, [r7, #23]
 8001364:	e002      	b.n	800136c <ConsoleParamFindN+0x54>
	}
	else
	{
		*startLocation = bufferIndex;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	601a      	str	r2, [r3, #0]
	}
	return result;
 800136c:	7dfb      	ldrb	r3, [r7, #23]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	; 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b08a      	sub	sp, #40	; 0x28
 800137e:	af00      	add	r7, sp, #0
 8001380:	60f8      	str	r0, [r7, #12]
 8001382:	460b      	mov	r3, r1
 8001384:	607a      	str	r2, [r7, #4]
 8001386:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];


	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 800138c:	f107 021c 	add.w	r2, r7, #28
 8001390:	7afb      	ldrb	r3, [r7, #11]
 8001392:	4619      	mov	r1, r3
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	f7ff ffbf 	bl	8001318 <ConsoleParamFindN>
 800139a:	4603      	mov	r3, r0
 800139c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 80013a4:	69fa      	ldr	r2, [r7, #28]
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	4413      	add	r3, r2
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	//while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
	while ( ( '\0' != charVal )
 80013b4:	e011      	b.n	80013da <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 80013b6:	f107 0214 	add.w	r2, r7, #20
 80013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013bc:	4413      	add	r3, r2
 80013be:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80013c2:	701a      	strb	r2, [r3, #0]
		i++;
 80013c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c6:	3301      	adds	r3, #1
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 80013ca:	69fa      	ldr	r2, [r7, #28]
 80013cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ce:	4413      	add	r3, r2
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( '\0' != charVal )
 80013da:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d006      	beq.n	80013f0 <ConsoleReceiveParamInt16+0x76>
			&& ( PARAMETER_SEPARATER != charVal )
 80013e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	d002      	beq.n	80013f0 <ConsoleReceiveParamInt16+0x76>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	2b07      	cmp	r3, #7
 80013ee:	d9e2      	bls.n	80013b6 <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 80013f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d102      	bne.n	80013fc <ConsoleReceiveParamInt16+0x82>
	{
		result = COMMAND_PARAMETER_ERROR;
 80013f6:	2310      	movs	r3, #16
 80013f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 80013fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001400:	2b00      	cmp	r3, #0
 8001402:	d11a      	bne.n	800143a <ConsoleReceiveParamInt16+0xc0>
	{
		str[i] = NULL_CHAR;
 8001404:	f107 0214 	add.w	r2, r7, #20
 8001408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800140a:	4413      	add	r3, r2
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
		if (isNumber((uint8_t*)str))
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4618      	mov	r0, r3
 8001416:	f000 ffbf 	bl	8002398 <isNumber>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d009      	beq.n	8001434 <ConsoleReceiveParamInt16+0xba>
				*parameterInt = atoi(str);
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	4618      	mov	r0, r3
 8001426:	f007 fa8f 	bl	8008948 <atoi>
 800142a:	4603      	mov	r3, r0
 800142c:	b21a      	sxth	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	801a      	strh	r2, [r3, #0]
 8001432:	e002      	b.n	800143a <ConsoleReceiveParamInt16+0xc0>
		else
			result =  COMMAND_PARAMETER_ERROR;
 8001434:	2310      	movs	r3, #16
 8001436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}


	return result;
 800143a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800143e:	4618      	mov	r0, r3
 8001440:	3728      	adds	r7, #40	; 0x28
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <ConsoleSendString>:
// API convention as the rest of the top level ConsoleSendX APIs
// while exposing this functionality at the top level so
// that the lower level consoleIo module doesn't need to be
// a dependency.
eCommandResult_T ConsoleSendString(const char *buffer)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
	ConsoleIoSendString(buffer);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 fb76 	bl	8001b40 <ConsoleIoSendString>
	return COMMAND_SUCCESS;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <ConsoleSendLine>:

// ConsoleSendLine
// Send a null terminated string to the console followed by a line ending.
eCommandResult_T ConsoleSendLine(const char *buffer)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	ConsoleIoSendString(buffer);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 fb69 	bl	8001b40 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 800146e:	4804      	ldr	r0, [pc, #16]	; (8001480 <ConsoleSendLine+0x20>)
 8001470:	f000 fb66 	bl	8001b40 <ConsoleIoSendString>
	return COMMAND_SUCCESS;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	0800c84c 	.word	0x0800c84c

08001484 <ConsoleCommandLEDSet>:
	{"led", &ConsoleCommandLEDSet, HELP("Set a face to a colour")},
	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandLEDSet(const char buffer[])
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	uint32_t startIndex;
	eCommandResult_T result;
	int16_t faceNumber;
	result = ConsoleParamFindN(buffer,1,&startIndex);
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	461a      	mov	r2, r3
 8001492:	2101      	movs	r1, #1
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff ff3f 	bl	8001318 <ConsoleParamFindN>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]

	if (result != COMMAND_SUCCESS)
 800149e:	7dfb      	ldrb	r3, [r7, #23]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <ConsoleCommandLEDSet+0x24>
		return result;
 80014a4:	7dfb      	ldrb	r3, [r7, #23]
 80014a6:	e063      	b.n	8001570 <ConsoleCommandLEDSet+0xec>

	uint8_t command = buffer[startIndex];
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	75bb      	strb	r3, [r7, #22]
	switch (command)
 80014b2:	7dbb      	ldrb	r3, [r7, #22]
 80014b4:	2b6f      	cmp	r3, #111	; 0x6f
 80014b6:	d051      	beq.n	800155c <ConsoleCommandLEDSet+0xd8>
 80014b8:	2b6f      	cmp	r3, #111	; 0x6f
 80014ba:	dc55      	bgt.n	8001568 <ConsoleCommandLEDSet+0xe4>
 80014bc:	2b64      	cmp	r3, #100	; 0x64
 80014be:	d050      	beq.n	8001562 <ConsoleCommandLEDSet+0xde>
 80014c0:	2b66      	cmp	r3, #102	; 0x66
 80014c2:	d151      	bne.n	8001568 <ConsoleCommandLEDSet+0xe4>
	{
		case 'f':

			result = ConsoleReceiveParamInt16(buffer, 2, &faceNumber);
 80014c4:	f107 030e 	add.w	r3, r7, #14
 80014c8:	461a      	mov	r2, r3
 80014ca:	2102      	movs	r1, #2
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff54 	bl	800137a <ConsoleReceiveParamInt16>
 80014d2:	4603      	mov	r3, r0
 80014d4:	75fb      	strb	r3, [r7, #23]
			if (result != COMMAND_SUCCESS)
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d004      	beq.n	80014e6 <ConsoleCommandLEDSet+0x62>
			{
				ConsoleSendLine("Invalid Face ID");
 80014dc:	4826      	ldr	r0, [pc, #152]	; (8001578 <ConsoleCommandLEDSet+0xf4>)
 80014de:	f7ff ffbf 	bl	8001460 <ConsoleSendLine>
				return COMMAND_PARAMETER_ERROR;
 80014e2:	2310      	movs	r3, #16
 80014e4:	e044      	b.n	8001570 <ConsoleCommandLEDSet+0xec>
			}

			if (faceNumber >= PIXEL_RINGS)
 80014e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ea:	2b05      	cmp	r3, #5
 80014ec:	dd04      	ble.n	80014f8 <ConsoleCommandLEDSet+0x74>
			{
				ConsoleSendLine("Invalid Face ID - Must be Zero Index");
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <ConsoleCommandLEDSet+0xf8>)
 80014f0:	f7ff ffb6 	bl	8001460 <ConsoleSendLine>
				return COMMAND_PARAMETER_ERROR;
 80014f4:	2310      	movs	r3, #16
 80014f6:	e03b      	b.n	8001570 <ConsoleCommandLEDSet+0xec>
			}


			result = ConsoleParamFindN(buffer,3,&startIndex);
 80014f8:	f107 0310 	add.w	r3, r7, #16
 80014fc:	461a      	mov	r2, r3
 80014fe:	2103      	movs	r1, #3
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ff09 	bl	8001318 <ConsoleParamFindN>
 8001506:	4603      	mov	r3, r0
 8001508:	75fb      	strb	r3, [r7, #23]
			uint8_t colour = buffer[startIndex];
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	4413      	add	r3, r2
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	757b      	strb	r3, [r7, #21]
			if ('r' == colour)
 8001514:	7d7b      	ldrb	r3, [r7, #21]
 8001516:	2b72      	cmp	r3, #114	; 0x72
 8001518:	d108      	bne.n	800152c <ConsoleCommandLEDSet+0xa8>
				ledSetFaceColour(faceNumber,0xAA,00,0);
 800151a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800151e:	b2d8      	uxtb	r0, r3
 8001520:	2300      	movs	r3, #0
 8001522:	2200      	movs	r2, #0
 8001524:	21aa      	movs	r1, #170	; 0xaa
 8001526:	f000 ffb5 	bl	8002494 <ledSetFaceColour>
			else if ('g' == colour)
				ledSetFaceColour(faceNumber,0x0,0xAA,0);
			else if ('b' == colour)
				ledSetFaceColour(faceNumber,0x0,0x0,0xAA);
			break;
 800152a:	e01f      	b.n	800156c <ConsoleCommandLEDSet+0xe8>
			else if ('g' == colour)
 800152c:	7d7b      	ldrb	r3, [r7, #21]
 800152e:	2b67      	cmp	r3, #103	; 0x67
 8001530:	d108      	bne.n	8001544 <ConsoleCommandLEDSet+0xc0>
				ledSetFaceColour(faceNumber,0x0,0xAA,0);
 8001532:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001536:	b2d8      	uxtb	r0, r3
 8001538:	2300      	movs	r3, #0
 800153a:	22aa      	movs	r2, #170	; 0xaa
 800153c:	2100      	movs	r1, #0
 800153e:	f000 ffa9 	bl	8002494 <ledSetFaceColour>
			break;
 8001542:	e013      	b.n	800156c <ConsoleCommandLEDSet+0xe8>
			else if ('b' == colour)
 8001544:	7d7b      	ldrb	r3, [r7, #21]
 8001546:	2b62      	cmp	r3, #98	; 0x62
 8001548:	d110      	bne.n	800156c <ConsoleCommandLEDSet+0xe8>
				ledSetFaceColour(faceNumber,0x0,0x0,0xAA);
 800154a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800154e:	b2d8      	uxtb	r0, r3
 8001550:	23aa      	movs	r3, #170	; 0xaa
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	f000 ff9d 	bl	8002494 <ledSetFaceColour>
			break;
 800155a:	e007      	b.n	800156c <ConsoleCommandLEDSet+0xe8>
		case 'o':
			ledAllOff();
 800155c:	f000 ff82 	bl	8002464 <ledAllOff>
			break;
 8001560:	e005      	b.n	800156e <ConsoleCommandLEDSet+0xea>
		case'd':
				ledDance();
 8001562:	f000 ffc4 	bl	80024ee <ledDance>
			break;
 8001566:	e002      	b.n	800156e <ConsoleCommandLEDSet+0xea>
		default :
			return CONSOLE_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e001      	b.n	8001570 <ConsoleCommandLEDSet+0xec>
			break;
 800156c:	bf00      	nop
			break;
	}


	return CONSOLE_SUCCESS;
 800156e:	2300      	movs	r3, #0

}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	0800c8c8 	.word	0x0800c8c8
 800157c:	0800c8d8 	.word	0x0800c8d8

08001580 <ConsoleCommandMemTest>:

static eCommandResult_T ConsoleCommandMemTest(const char buffer[])
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
//
//	HAL_GPIO_WritePin(SPI_MEM_CS_GPIO_Port, SPI_MEM_CS_Pin, 1);
//	Temp = (temp0 << 16) | (temp1 << 8) | temp2;
//	sprintf(msg,"Flash Mem Id \t%#02x %#02x %#02x %#02x %#02x %#02x %#02x %#02x ",id[0],id[1],id[2],id[3],id[4],id[5],id[6],id[7]);
//	ConsoleSendLine(msg);
	ConsoleSendLine("Commented out");
 8001588:	4803      	ldr	r0, [pc, #12]	; (8001598 <ConsoleCommandMemTest+0x18>)
 800158a:	f7ff ff69 	bl	8001460 <ConsoleSendLine>
	return CONSOLE_SUCCESS;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	0800c900 	.word	0x0800c900

0800159c <ConsoleCommandCPUQuery>:

static eCommandResult_T ConsoleCommandCPUQuery(const char buffer[])
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	; 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]

	char msg[30];
	register int SP __asm("r13");


	sprintf(msg,"-- CPU Details --");
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	492b      	ldr	r1, [pc, #172]	; (8001658 <ConsoleCommandCPUQuery+0xbc>)
 80015aa:	4618      	mov	r0, r3
 80015ac:	f007 ff6c 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ff53 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Stack Pointer \t\t%#08x",SP);
 80015ba:	466a      	mov	r2, sp
 80015bc:	f107 030c 	add.w	r3, r7, #12
 80015c0:	4926      	ldr	r1, [pc, #152]	; (800165c <ConsoleCommandCPUQuery+0xc0>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f007 ff60 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff47 	bl	8001460 <ConsoleSendLine>

	unsigned int* HP = malloc(1);
 80015d2:	2001      	movs	r0, #1
 80015d4:	f007 f9e6 	bl	80089a4 <malloc>
 80015d8:	4603      	mov	r3, r0
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
	*HP=0xAB;
 80015dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015de:	22ab      	movs	r2, #171	; 0xab
 80015e0:	601a      	str	r2, [r3, #0]

	sprintf(msg,"Heap Pointer \t\t%#08x",(unsigned int)HP-1);
 80015e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e4:	1e5a      	subs	r2, r3, #1
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	491d      	ldr	r1, [pc, #116]	; (8001660 <ConsoleCommandCPUQuery+0xc4>)
 80015ec:	4618      	mov	r0, r3
 80015ee:	f007 ff4b 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 80015f2:	f107 030c 	add.w	r3, r7, #12
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ff32 	bl	8001460 <ConsoleSendLine>
	free(HP);
 80015fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015fe:	f007 f9d9 	bl	80089b4 <free>
//	ConsoleSendLine(msg);

//	sprintf(msg,"Un-initialised global variable \t\t%#08x",(unsigned int)&uninitGlobalVar);
//	ConsoleSendLine(msg);

	sprintf(msg,"Const variable \t\t%#08x",(unsigned int)&constVar);
 8001602:	4a18      	ldr	r2, [pc, #96]	; (8001664 <ConsoleCommandCPUQuery+0xc8>)
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	4917      	ldr	r1, [pc, #92]	; (8001668 <ConsoleCommandCPUQuery+0xcc>)
 800160a:	4618      	mov	r0, r3
 800160c:	f007 ff3c 	bl	8009488 <siprintf>
		ConsoleSendLine(msg);
 8001610:	f107 030c 	add.w	r3, r7, #12
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff23 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Static variable \t\t%#08x",(unsigned int)&staticVar);
 800161a:	4a14      	ldr	r2, [pc, #80]	; (800166c <ConsoleCommandCPUQuery+0xd0>)
 800161c:	f107 030c 	add.w	r3, r7, #12
 8001620:	4913      	ldr	r1, [pc, #76]	; (8001670 <ConsoleCommandCPUQuery+0xd4>)
 8001622:	4618      	mov	r0, r3
 8001624:	f007 ff30 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ff17 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Function variable \t\t%#08x",(unsigned int)&funcVar);
 8001632:	f107 022b 	add.w	r2, r7, #43	; 0x2b
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	490e      	ldr	r1, [pc, #56]	; (8001674 <ConsoleCommandCPUQuery+0xd8>)
 800163c:	4618      	mov	r0, r3
 800163e:	f007 ff23 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 8001642:	f107 030c 	add.w	r3, r7, #12
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff0a 	bl	8001460 <ConsoleSendLine>

	return CONSOLE_SUCCESS;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3730      	adds	r7, #48	; 0x30
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	0800c910 	.word	0x0800c910
 800165c:	0800c924 	.word	0x0800c924
 8001660:	0800c93c 	.word	0x0800c93c
 8001664:	0800cc0c 	.word	0x0800cc0c
 8001668:	0800c954 	.word	0x0800c954
 800166c:	200002ec 	.word	0x200002ec
 8001670:	0800c96c 	.word	0x0800c96c
 8001674:	0800c984 	.word	0x0800c984

08001678 <ConsoleCommandDateSet>:
 * Set RTC Date
 * Paramater format : DD MM YY
 *
 ***********************************************************/
static eCommandResult_T ConsoleCommandDateSet(const char buffer[])
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af02      	add	r7, sp, #8
 800167e:	6078      	str	r0, [r7, #4]
	int month;
	int year;
	uint32_t startIndex;
	RTC_DateTypeDef sDate;

	result = ConsoleParamFindN(buffer,1,&startIndex);
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	461a      	mov	r2, r3
 8001686:	2101      	movs	r1, #1
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff fe45 	bl	8001318 <ConsoleParamFindN>
 800168e:	4603      	mov	r3, r0
 8001690:	77fb      	strb	r3, [r7, #31]
	if (result != COMMAND_SUCCESS)
 8001692:	7ffb      	ldrb	r3, [r7, #31]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <ConsoleCommandDateSet+0x24>
		return COMMAND_PARAMETER_ERROR;
 8001698:	2310      	movs	r3, #16
 800169a:	e049      	b.n	8001730 <ConsoleCommandDateSet+0xb8>

	sscanf(&buffer[startIndex],"%d-%d-%d",&day,&month,&year);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	18d0      	adds	r0, r2, r3
 80016a2:	f107 0114 	add.w	r1, r7, #20
 80016a6:	f107 0218 	add.w	r2, r7, #24
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	460b      	mov	r3, r1
 80016b2:	4921      	ldr	r1, [pc, #132]	; (8001738 <ConsoleCommandDateSet+0xc0>)
 80016b4:	f007 ff08 	bl	80094c8 <siscanf>

	if (!IS_RTC_DATE(day) )
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <ConsoleCommandDateSet+0x4c>
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	2b1f      	cmp	r3, #31
 80016c2:	d904      	bls.n	80016ce <ConsoleCommandDateSet+0x56>
	{
		ConsoleSendLine("** ERROR *** Day value incorrect");
 80016c4:	481d      	ldr	r0, [pc, #116]	; (800173c <ConsoleCommandDateSet+0xc4>)
 80016c6:	f7ff fecb 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80016ca:	2310      	movs	r3, #16
 80016cc:	e030      	b.n	8001730 <ConsoleCommandDateSet+0xb8>
	}



	if (!IS_RTC_MONTH(month) )
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <ConsoleCommandDateSet+0x62>
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	2b0c      	cmp	r3, #12
 80016d8:	d904      	bls.n	80016e4 <ConsoleCommandDateSet+0x6c>
	{
		ConsoleSendLine("** ERROR *** Month value incorrect");
 80016da:	4819      	ldr	r0, [pc, #100]	; (8001740 <ConsoleCommandDateSet+0xc8>)
 80016dc:	f7ff fec0 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80016e0:	2310      	movs	r3, #16
 80016e2:	e025      	b.n	8001730 <ConsoleCommandDateSet+0xb8>
	}

	if (!IS_RTC_YEAR(year) )
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	2b63      	cmp	r3, #99	; 0x63
 80016e8:	d904      	bls.n	80016f4 <ConsoleCommandDateSet+0x7c>
	{
		ConsoleSendLine("** ERROR *** Year value incorrect");
 80016ea:	4816      	ldr	r0, [pc, #88]	; (8001744 <ConsoleCommandDateSet+0xcc>)
 80016ec:	f7ff feb8 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80016f0:	2310      	movs	r3, #16
 80016f2:	e01d      	b.n	8001730 <ConsoleCommandDateSet+0xb8>
	}


	sDate.Date = day;
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	72bb      	strb	r3, [r7, #10]
	sDate.Month = month;
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	727b      	strb	r3, [r7, #9]
	sDate.Year = year;
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	72fb      	strb	r3, [r7, #11]
	sDate.WeekDay = 7;
 8001706:	2307      	movs	r3, #7
 8001708:	723b      	strb	r3, [r7, #8]


	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) // Must Set using BIN else Year is incorrect!
 800170a:	f107 0308 	add.w	r3, r7, #8
 800170e:	2200      	movs	r2, #0
 8001710:	4619      	mov	r1, r3
 8001712:	480d      	ldr	r0, [pc, #52]	; (8001748 <ConsoleCommandDateSet+0xd0>)
 8001714:	f004 fd78 	bl	8006208 <HAL_RTC_SetDate>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d004      	beq.n	8001728 <ConsoleCommandDateSet+0xb0>
	{
		ConsoleSendLine("** ERROR *** Date format incorrect");
 800171e:	480b      	ldr	r0, [pc, #44]	; (800174c <ConsoleCommandDateSet+0xd4>)
 8001720:	f7ff fe9e 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 8001724:	2310      	movs	r3, #16
 8001726:	e003      	b.n	8001730 <ConsoleCommandDateSet+0xb8>
	}
	else
	{
		ConsoleSendLine("Date Set");
 8001728:	4809      	ldr	r0, [pc, #36]	; (8001750 <ConsoleCommandDateSet+0xd8>)
 800172a:	f7ff fe99 	bl	8001460 <ConsoleSendLine>
		return COMMAND_SUCCESS;
 800172e:	2300      	movs	r3, #0
	}
}
 8001730:	4618      	mov	r0, r3
 8001732:	3720      	adds	r7, #32
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	0800c9a0 	.word	0x0800c9a0
 800173c:	0800c9ac 	.word	0x0800c9ac
 8001740:	0800c9d0 	.word	0x0800c9d0
 8001744:	0800c9f4 	.word	0x0800c9f4
 8001748:	20000394 	.word	0x20000394
 800174c:	0800ca18 	.word	0x0800ca18
 8001750:	0800ca3c 	.word	0x0800ca3c

08001754 <ConsoleCommandTimeSet>:
 * Set RTC Time
 * Paramater format : HH:MM:SS
 *
 ***********************************************************/
static eCommandResult_T ConsoleCommandTimeSet(const char buffer[])
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08e      	sub	sp, #56	; 0x38
 8001758:	af02      	add	r7, sp, #8
 800175a:	6078      	str	r0, [r7, #4]
	int hour;
	int sec;
	uint32_t startIndex;
	RTC_TimeTypeDef sTime;

	result = ConsoleParamFindN(buffer,1,&startIndex);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	461a      	mov	r2, r3
 8001762:	2101      	movs	r1, #1
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff fdd7 	bl	8001318 <ConsoleParamFindN>
 800176a:	4603      	mov	r3, r0
 800176c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (result != COMMAND_SUCCESS)
 8001770:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <ConsoleCommandTimeSet+0x28>
		return COMMAND_PARAMETER_ERROR;
 8001778:	2310      	movs	r3, #16
 800177a:	e041      	b.n	8001800 <ConsoleCommandTimeSet+0xac>

	sscanf(&buffer[startIndex],"%d:%d:%d",&hour,&min,&sec);
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	18d0      	adds	r0, r2, r3
 8001782:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001786:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800178a:	f107 0320 	add.w	r3, r7, #32
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	460b      	mov	r3, r1
 8001792:	491d      	ldr	r1, [pc, #116]	; (8001808 <ConsoleCommandTimeSet+0xb4>)
 8001794:	f007 fe98 	bl	80094c8 <siscanf>

	if (!IS_RTC_MINUTES(min) )
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	2b3b      	cmp	r3, #59	; 0x3b
 800179c:	d904      	bls.n	80017a8 <ConsoleCommandTimeSet+0x54>
	{
		ConsoleSendLine("** ERROR *** Minute value incorrect");
 800179e:	481b      	ldr	r0, [pc, #108]	; (800180c <ConsoleCommandTimeSet+0xb8>)
 80017a0:	f7ff fe5e 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80017a4:	2310      	movs	r3, #16
 80017a6:	e02b      	b.n	8001800 <ConsoleCommandTimeSet+0xac>
	}



	if (!IS_RTC_SECONDS(sec) )
 80017a8:	6a3b      	ldr	r3, [r7, #32]
 80017aa:	2b3b      	cmp	r3, #59	; 0x3b
 80017ac:	d904      	bls.n	80017b8 <ConsoleCommandTimeSet+0x64>
	{
		ConsoleSendLine("** ERROR *** Seconds value incorrect");
 80017ae:	4818      	ldr	r0, [pc, #96]	; (8001810 <ConsoleCommandTimeSet+0xbc>)
 80017b0:	f7ff fe56 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80017b4:	2310      	movs	r3, #16
 80017b6:	e023      	b.n	8001800 <ConsoleCommandTimeSet+0xac>
	}

	if (!IS_RTC_HOUR24(hour) )
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	2b17      	cmp	r3, #23
 80017bc:	d904      	bls.n	80017c8 <ConsoleCommandTimeSet+0x74>
	{
		ConsoleSendLine("** ERROR *** Hour value incorrect");
 80017be:	4815      	ldr	r0, [pc, #84]	; (8001814 <ConsoleCommandTimeSet+0xc0>)
 80017c0:	f7ff fe4e 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80017c4:	2310      	movs	r3, #16
 80017c6:	e01b      	b.n	8001800 <ConsoleCommandTimeSet+0xac>
	}


	sTime.Hours = hour;
 80017c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	723b      	strb	r3, [r7, #8]
	sTime.Minutes = min;
 80017ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	727b      	strb	r3, [r7, #9]
	sTime.Seconds = sec;
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	72bb      	strb	r3, [r7, #10]
	//sTime.TimeFormat = RTC_FORMAT_B


	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) // Must Set using BIN else Year is incorrect!
 80017da:	f107 0308 	add.w	r3, r7, #8
 80017de:	2200      	movs	r2, #0
 80017e0:	4619      	mov	r1, r3
 80017e2:	480d      	ldr	r0, [pc, #52]	; (8001818 <ConsoleCommandTimeSet+0xc4>)
 80017e4:	f004 fc18 	bl	8006018 <HAL_RTC_SetTime>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d004      	beq.n	80017f8 <ConsoleCommandTimeSet+0xa4>
	{
		ConsoleSendLine("** ERROR *** Time format incorrect");
 80017ee:	480b      	ldr	r0, [pc, #44]	; (800181c <ConsoleCommandTimeSet+0xc8>)
 80017f0:	f7ff fe36 	bl	8001460 <ConsoleSendLine>
		return COMMAND_PARAMETER_ERROR;
 80017f4:	2310      	movs	r3, #16
 80017f6:	e003      	b.n	8001800 <ConsoleCommandTimeSet+0xac>
	}
	else
	{
		ConsoleSendLine("Time Set");
 80017f8:	4809      	ldr	r0, [pc, #36]	; (8001820 <ConsoleCommandTimeSet+0xcc>)
 80017fa:	f7ff fe31 	bl	8001460 <ConsoleSendLine>
		return COMMAND_SUCCESS;
 80017fe:	2300      	movs	r3, #0
	}
}
 8001800:	4618      	mov	r0, r3
 8001802:	3730      	adds	r7, #48	; 0x30
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	0800ca48 	.word	0x0800ca48
 800180c:	0800ca54 	.word	0x0800ca54
 8001810:	0800ca78 	.word	0x0800ca78
 8001814:	0800caa0 	.word	0x0800caa0
 8001818:	20000394 	.word	0x20000394
 800181c:	0800cac4 	.word	0x0800cac4
 8001820:	0800cae8 	.word	0x0800cae8

08001824 <ConsoleCommandLipoQuery>:


static eCommandResult_T ConsoleCommandLipoQuery(const char buffer[])
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b090      	sub	sp, #64	; 0x40
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	uint16_t voltage;
	uint16_t temp;
	uint16_t version;
	char msg[50];
	lc709203_getCellVoltage(&voltage);
 800182c:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8001830:	4618      	mov	r0, r3
 8001832:	f000 fdce 	bl	80023d2 <lc709203_getCellVoltage>
	lc709203_getCellTemp(&temp);
 8001836:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800183a:	4618      	mov	r0, r3
 800183c:	f000 fdd6 	bl	80023ec <lc709203_getCellTemp>
	lc709203_getId(&version);
 8001840:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fdde 	bl	8002406 <lc709203_getId>

	sprintf(msg,"-- Lipo Cell Details --");
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	4922      	ldr	r1, [pc, #136]	; (80018d8 <ConsoleCommandLipoQuery+0xb4>)
 8001850:	4618      	mov	r0, r3
 8001852:	f007 fe19 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 8001856:	f107 0308 	add.w	r3, r7, #8
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fe00 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Monitor Version: %d",version);
 8001860:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001862:	461a      	mov	r2, r3
 8001864:	f107 0308 	add.w	r3, r7, #8
 8001868:	491c      	ldr	r1, [pc, #112]	; (80018dc <ConsoleCommandLipoQuery+0xb8>)
 800186a:	4618      	mov	r0, r3
 800186c:	f007 fe0c 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 8001870:	f107 0308 	add.w	r3, r7, #8
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fdf3 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Cell Voltage: %1.4f v",((double)voltage/1000));
 800187a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe59 	bl	8000534 <__aeabi_ui2d>
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <ConsoleCommandLipoQuery+0xbc>)
 8001888:	f7fe fff8 	bl	800087c <__aeabi_ddiv>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	f107 0008 	add.w	r0, r7, #8
 8001894:	4913      	ldr	r1, [pc, #76]	; (80018e4 <ConsoleCommandLipoQuery+0xc0>)
 8001896:	f007 fdf7 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fdde 	bl	8001460 <ConsoleSendLine>

	sprintf(msg,"Cell Temp: %1.2f v",((double)temp/100));
 80018a4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe44 	bl	8000534 <__aeabi_ui2d>
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <ConsoleCommandLipoQuery+0xc4>)
 80018b2:	f7fe ffe3 	bl	800087c <__aeabi_ddiv>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	f107 0008 	add.w	r0, r7, #8
 80018be:	490b      	ldr	r1, [pc, #44]	; (80018ec <ConsoleCommandLipoQuery+0xc8>)
 80018c0:	f007 fde2 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 80018c4:	f107 0308 	add.w	r3, r7, #8
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fdc9 	bl	8001460 <ConsoleSendLine>



	return COMMAND_SUCCESS;
 80018ce:	2300      	movs	r3, #0

}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3740      	adds	r7, #64	; 0x40
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	0800caf4 	.word	0x0800caf4
 80018dc:	0800cb0c 	.word	0x0800cb0c
 80018e0:	408f4000 	.word	0x408f4000
 80018e4:	0800cb20 	.word	0x0800cb20
 80018e8:	40590000 	.word	0x40590000
 80018ec:	0800cb38 	.word	0x0800cb38

080018f0 <ConsoleCommandAccelQuery>:
 * @param: Buffer
 * @return: eCommandResult_T
 *
 ***********************************************************/
static eCommandResult_T ConsoleCommandAccelQuery(const char buffer[])
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b0a9      	sub	sp, #164	; 0xa4
 80018f4:	af02      	add	r7, sp, #8
 80018f6:	6078      	str	r0, [r7, #4]

	MPU6050_t data;
	char msg[50];
	MPU6050_Read_All(&I2C_MPU6050, &data);
 80018f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018fc:	4619      	mov	r1, r3
 80018fe:	480d      	ldr	r0, [pc, #52]	; (8001934 <ConsoleCommandAccelQuery+0x44>)
 8001900:	f000 f98e 	bl	8001c20 <MPU6050_Read_All>

	sprintf(msg,"X Angle\t: %f \t\t Y Angle\t: %f\n",data.KalmanAngleX, data.KalmanAngleY);
 8001904:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8001908:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800190c:	f107 040c 	add.w	r4, r7, #12
 8001910:	e9cd 2300 	strd	r2, r3, [sp]
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4907      	ldr	r1, [pc, #28]	; (8001938 <ConsoleCommandAccelQuery+0x48>)
 800191a:	4620      	mov	r0, r4
 800191c:	f007 fdb4 	bl	8009488 <siprintf>
	ConsoleSendLine(msg);
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fd9b 	bl	8001460 <ConsoleSendLine>


	return COMMAND_SUCCESS;
 800192a:	2300      	movs	r3, #0

}
 800192c:	4618      	mov	r0, r3
 800192e:	379c      	adds	r7, #156	; 0x9c
 8001930:	46bd      	mov	sp, r7
 8001932:	bd90      	pop	{r4, r7, pc}
 8001934:	20000340 	.word	0x20000340
 8001938:	0800cb4c 	.word	0x0800cb4c

0800193c <ConsoleCommandTimeQuery>:


static eCommandResult_T ConsoleCommandTimeQuery(const char buffer[])
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b092      	sub	sp, #72	; 0x48
 8001940:	af02      	add	r7, sp, #8
 8001942:	6078      	str	r0, [r7, #4]
	char time[30];
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2200      	movs	r2, #0
 800194a:	4619      	mov	r1, r3
 800194c:	480f      	ldr	r0, [pc, #60]	; (800198c <ConsoleCommandTimeQuery+0x50>)
 800194e:	f004 fbfd 	bl	800614c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // There is a bug in HAL where the time is only returned if the date is also read (even after the fact!)
 8001952:	f107 0308 	add.w	r3, r7, #8
 8001956:	2200      	movs	r2, #0
 8001958:	4619      	mov	r1, r3
 800195a:	480c      	ldr	r0, [pc, #48]	; (800198c <ConsoleCommandTimeQuery+0x50>)
 800195c:	f004 fcd8 	bl	8006310 <HAL_RTC_GetDate>
	sprintf(time,"Time: %02d.%02d.%02d\r\n",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8001960:	7b3b      	ldrb	r3, [r7, #12]
 8001962:	461a      	mov	r2, r3
 8001964:	7b7b      	ldrb	r3, [r7, #13]
 8001966:	4619      	mov	r1, r3
 8001968:	7bbb      	ldrb	r3, [r7, #14]
 800196a:	f107 0020 	add.w	r0, r7, #32
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	460b      	mov	r3, r1
 8001972:	4907      	ldr	r1, [pc, #28]	; (8001990 <ConsoleCommandTimeQuery+0x54>)
 8001974:	f007 fd88 	bl	8009488 <siprintf>
	ConsoleSendString(time);
 8001978:	f107 0320 	add.w	r3, r7, #32
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fd62 	bl	8001446 <ConsoleSendString>
	return COMMAND_SUCCESS;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3740      	adds	r7, #64	; 0x40
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000394 	.word	0x20000394
 8001990:	0800cb6c 	.word	0x0800cb6c

08001994 <ConsoleCommandDateQuery>:


static eCommandResult_T ConsoleCommandDateQuery(const char buffer[])
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08e      	sub	sp, #56	; 0x38
 8001998:	af02      	add	r7, sp, #8
 800199a:	6078      	str	r0, [r7, #4]
	char date[30];
	RTC_DateTypeDef sDate;
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2200      	movs	r2, #0
 80019a2:	4619      	mov	r1, r3
 80019a4:	480c      	ldr	r0, [pc, #48]	; (80019d8 <ConsoleCommandDateQuery+0x44>)
 80019a6:	f004 fcb3 	bl	8006310 <HAL_RTC_GetDate>
	sprintf(date,"Date: %02d.%02d.%02d\t",sDate.Date,sDate.Month,sDate.Year);
 80019aa:	7bbb      	ldrb	r3, [r7, #14]
 80019ac:	461a      	mov	r2, r3
 80019ae:	7b7b      	ldrb	r3, [r7, #13]
 80019b0:	4619      	mov	r1, r3
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	f107 0010 	add.w	r0, r7, #16
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	460b      	mov	r3, r1
 80019bc:	4907      	ldr	r1, [pc, #28]	; (80019dc <ConsoleCommandDateQuery+0x48>)
 80019be:	f007 fd63 	bl	8009488 <siprintf>
	ConsoleSendString(date);
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fd3d 	bl	8001446 <ConsoleSendString>
	return COMMAND_SUCCESS;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3730      	adds	r7, #48	; 0x30
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000394 	.word	0x20000394
 80019dc:	0800cb84 	.word	0x0800cb84

080019e0 <ConsoleCommandHelp>:




static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 80019e8:	2300      	movs	r3, #0
 80019ea:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 80019ec:	230c      	movs	r3, #12
 80019ee:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e01e      	b.n	8001a34 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 80019f6:	4914      	ldr	r1, [pc, #80]	; (8001a48 <ConsoleCommandHelp+0x68>)
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	4613      	mov	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	4413      	add	r3, r2
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	440b      	add	r3, r1
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f89a 	bl	8001b40 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8001a0c:	480f      	ldr	r0, [pc, #60]	; (8001a4c <ConsoleCommandHelp+0x6c>)
 8001a0e:	f000 f897 	bl	8001b40 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	4613      	mov	r3, r2
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	4413      	add	r3, r2
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	3308      	adds	r3, #8
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	; (8001a48 <ConsoleCommandHelp+0x68>)
 8001a20:	4413      	add	r3, r2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f88c 	bl	8001b40 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8001a28:	4809      	ldr	r0, [pc, #36]	; (8001a50 <ConsoleCommandHelp+0x70>)
 8001a2a:	f000 f889 	bl	8001b40 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3301      	adds	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d3db      	bcc.n	80019f6 <ConsoleCommandHelp+0x16>
	}
	return result;
 8001a3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	0800cc10 	.word	0x0800cc10
 8001a4c:	0800cb9c 	.word	0x0800cb9c
 8001a50:	0800cba0 	.word	0x0800cba0

08001a54 <ConsoleCommandVer>:
	return result;
}
*/

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8001a60:	4805      	ldr	r0, [pc, #20]	; (8001a78 <ConsoleCommandVer+0x24>)
 8001a62:	f000 f86d 	bl	8001b40 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8001a66:	4805      	ldr	r0, [pc, #20]	; (8001a7c <ConsoleCommandVer+0x28>)
 8001a68:	f000 f86a 	bl	8001b40 <ConsoleIoSendString>
	return result;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	0800cba4 	.word	0x0800cba4
 8001a7c:	0800cba0 	.word	0x0800cba0

08001a80 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8001a84:	4b02      	ldr	r3, [pc, #8]	; (8001a90 <ConsoleCommandsGetTable+0x10>)
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	0800cc10 	.word	0x0800cc10

08001a94 <HAL_UART_RxCpltCallback>:
extern UART_HandleTypeDef huart1;



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, &cliRX, 1);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	4909      	ldr	r1, [pc, #36]	; (8001ac4 <HAL_UART_RxCpltCallback+0x30>)
 8001aa0:	4809      	ldr	r0, [pc, #36]	; (8001ac8 <HAL_UART_RxCpltCallback+0x34>)
 8001aa2:	f005 ffb8 	bl	8007a16 <HAL_UART_Receive_IT>
    }



    // TODO : This is not a great solution!
    if (cliRX != '\n') // ignore a 'new line'
 8001aa6:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <HAL_UART_RxCpltCallback+0x30>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b0a      	cmp	r3, #10
 8001aac:	d005      	beq.n	8001aba <HAL_UART_RxCpltCallback+0x26>
    {
    	cBuffer_Write(&cliCB, cliRX);
 8001aae:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <HAL_UART_RxCpltCallback+0x30>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4805      	ldr	r0, [pc, #20]	; (8001acc <HAL_UART_RxCpltCallback+0x38>)
 8001ab6:	f7ff fa30 	bl	8000f1a <cBuffer_Write>

    }
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000338 	.word	0x20000338
 8001ac8:	200004b8 	.word	0x200004b8
 8001acc:	20000330 	.word	0x20000330

08001ad0 <ConsoleIoInit>:

eConsoleError ConsoleIoInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	cBuffer_init(&cliCB,cliBuffer, CLI_BUFFER_LENGTH);
 8001ad4:	2240      	movs	r2, #64	; 0x40
 8001ad6:	4906      	ldr	r1, [pc, #24]	; (8001af0 <ConsoleIoInit+0x20>)
 8001ad8:	4806      	ldr	r0, [pc, #24]	; (8001af4 <ConsoleIoInit+0x24>)
 8001ada:	f7ff f9ff 	bl	8000edc <cBuffer_init>
	HAL_UART_Receive_IT(&huart1, &cliRX, 1);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	4905      	ldr	r1, [pc, #20]	; (8001af8 <ConsoleIoInit+0x28>)
 8001ae2:	4806      	ldr	r0, [pc, #24]	; (8001afc <ConsoleIoInit+0x2c>)
 8001ae4:	f005 ff97 	bl	8007a16 <HAL_UART_Receive_IT>

	return CONSOLE_SUCCESS;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200002f0 	.word	0x200002f0
 8001af4:	20000330 	.word	0x20000330
 8001af8:	20000338 	.word	0x20000338
 8001afc:	200004b8 	.word	0x200004b8

08001b00 <ConsoleIoReceive>:



eConsoleError ConsoleIoReceive(uint8_t *buffer)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	uint8_t len;




	if (cBuffer_GetString(&cliCB, buffer, '\r',&len) == CBUFFER_OK)
 8001b08:	f107 030f 	add.w	r3, r7, #15
 8001b0c:	220d      	movs	r2, #13
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	480a      	ldr	r0, [pc, #40]	; (8001b3c <ConsoleIoReceive+0x3c>)
 8001b12:	f7ff fa25 	bl	8000f60 <cBuffer_GetString>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d10a      	bne.n	8001b32 <ConsoleIoReceive+0x32>
	{
		// clean up string
		buffer[len-1]  = 0x0; //Terminate String in C Style
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	4413      	add	r3, r2
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
		manageBackSpace((char*)buffer);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f000 fbf6 	bl	800231a <manageBackSpace>
		return CONSOLE_SUCCESS;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e000      	b.n	8001b34 <ConsoleIoReceive+0x34>
	}
	return CONSOLE_NO_STRING;
 8001b32:	2302      	movs	r3, #2

}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000330 	.word	0x20000330

08001b40 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (const uint8_t*)buffer, strlen(buffer), 100);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7fe fb53 	bl	80001f4 <strlen>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	2364      	movs	r3, #100	; 0x64
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	4804      	ldr	r0, [pc, #16]	; (8001b68 <ConsoleIoSendString+0x28>)
 8001b58:	f005 fecb 	bl	80078f2 <HAL_UART_Transmit>
	return CONSOLE_SUCCESS;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200004b8 	.word	0x200004b8

08001b6c <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b088      	sub	sp, #32
 8001b70:	af04      	add	r7, sp, #16
 8001b72:	6078      	str	r0, [r7, #4]

    // check device ID WHO_AM_I



    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001b74:	2364      	movs	r3, #100	; 0x64
 8001b76:	9302      	str	r3, [sp, #8]
 8001b78:	2301      	movs	r3, #1
 8001b7a:	9301      	str	r3, [sp, #4]
 8001b7c:	f107 030f 	add.w	r3, r7, #15
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	2301      	movs	r3, #1
 8001b84:	2275      	movs	r2, #117	; 0x75
 8001b86:	21d0      	movs	r1, #208	; 0xd0
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f002 ff05 	bl	8004998 <HAL_I2C_Mem_Read>

    if (check == 114)  // 0x68 will be returned by the sensor if everything goes well
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b72      	cmp	r3, #114	; 0x72
 8001b92:	d13d      	bne.n	8001c10 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001b98:	2364      	movs	r3, #100	; 0x64
 8001b9a:	9302      	str	r3, [sp, #8]
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	f107 030e 	add.w	r3, r7, #14
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	226b      	movs	r2, #107	; 0x6b
 8001baa:	21d0      	movs	r1, #208	; 0xd0
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f002 fdf9 	bl	80047a4 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001bb6:	2364      	movs	r3, #100	; 0x64
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	2301      	movs	r3, #1
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	f107 030e 	add.w	r3, r7, #14
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	2219      	movs	r2, #25
 8001bc8:	21d0      	movs	r1, #208	; 0xd0
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f002 fdea 	bl	80047a4 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	9302      	str	r3, [sp, #8]
 8001bd8:	2301      	movs	r3, #1
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	f107 030e 	add.w	r3, r7, #14
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	2301      	movs	r3, #1
 8001be4:	221c      	movs	r2, #28
 8001be6:	21d0      	movs	r1, #208	; 0xd0
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f002 fddb 	bl	80047a4 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001bf2:	2364      	movs	r3, #100	; 0x64
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	f107 030e 	add.w	r3, r7, #14
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	2301      	movs	r3, #1
 8001c02:	221b      	movs	r2, #27
 8001c04:	21d0      	movs	r1, #208	; 0xd0
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f002 fdcc 	bl	80047a4 <HAL_I2C_Mem_Write>
        return 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e000      	b.n	8001c12 <MPU6050_Init+0xa6>
    }
    return 1;
 8001c10:	2301      	movs	r3, #1
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	0000      	movs	r0, r0
 8001c1c:	0000      	movs	r0, r0
	...

08001c20 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8001c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c24:	b094      	sub	sp, #80	; 0x50
 8001c26:	af04      	add	r7, sp, #16
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001c2c:	2364      	movs	r3, #100	; 0x64
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	230e      	movs	r3, #14
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	f107 0308 	add.w	r3, r7, #8
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	223b      	movs	r2, #59	; 0x3b
 8001c3e:	21d0      	movs	r1, #208	; 0xd0
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f002 fea9 	bl	8004998 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8001c46:	7a3b      	ldrb	r3, [r7, #8]
 8001c48:	021b      	lsls	r3, r3, #8
 8001c4a:	b21a      	sxth	r2, r3
 8001c4c:	7a7b      	ldrb	r3, [r7, #9]
 8001c4e:	b21b      	sxth	r3, r3
 8001c50:	4313      	orrs	r3, r2
 8001c52:	b21a      	sxth	r2, r3
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8001c58:	7abb      	ldrb	r3, [r7, #10]
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7afb      	ldrb	r3, [r7, #11]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21a      	sxth	r2, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8001c6a:	7b3b      	ldrb	r3, [r7, #12]
 8001c6c:	021b      	lsls	r3, r3, #8
 8001c6e:	b21a      	sxth	r2, r3
 8001c70:	7b7b      	ldrb	r3, [r7, #13]
 8001c72:	b21b      	sxth	r3, r3
 8001c74:	4313      	orrs	r3, r2
 8001c76:	b21a      	sxth	r2, r3
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8001c7c:	7bbb      	ldrb	r3, [r7, #14]
 8001c7e:	021b      	lsls	r3, r3, #8
 8001c80:	b21a      	sxth	r2, r3
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	4313      	orrs	r3, r2
 8001c88:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8001c8a:	7c3b      	ldrb	r3, [r7, #16]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	b21a      	sxth	r2, r3
 8001c90:	7c7b      	ldrb	r3, [r7, #17]
 8001c92:	b21b      	sxth	r3, r3
 8001c94:	4313      	orrs	r3, r2
 8001c96:	b21a      	sxth	r2, r3
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8001c9c:	7cbb      	ldrb	r3, [r7, #18]
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	b21a      	sxth	r2, r3
 8001ca2:	7cfb      	ldrb	r3, [r7, #19]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b21a      	sxth	r2, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8001cae:	7d3b      	ldrb	r3, [r7, #20]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	7d7b      	ldrb	r3, [r7, #21]
 8001cb6:	b21b      	sxth	r3, r3
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	b21a      	sxth	r2, r3
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc44 	bl	8000554 <__aeabi_i2d>
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	4bb5      	ldr	r3, [pc, #724]	; (8001fa8 <MPU6050_Read_All+0x388>)
 8001cd2:	f7fe fdd3 	bl	800087c <__aeabi_ddiv>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	6839      	ldr	r1, [r7, #0]
 8001cdc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fc34 	bl	8000554 <__aeabi_i2d>
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	4bad      	ldr	r3, [pc, #692]	; (8001fa8 <MPU6050_Read_All+0x388>)
 8001cf2:	f7fe fdc3 	bl	800087c <__aeabi_ddiv>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	6839      	ldr	r1, [r7, #0]
 8001cfc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe fc24 	bl	8000554 <__aeabi_i2d>
 8001d0c:	a39e      	add	r3, pc, #632	; (adr r3, 8001f88 <MPU6050_Read_All+0x368>)
 8001d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d12:	f7fe fdb3 	bl	800087c <__aeabi_ddiv>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	6839      	ldr	r1, [r7, #0]
 8001d1c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    // Callibrate
       //DataStruct->Ax += CAL_X;
      // DataStruct->Ay += CAL_Y;
       //DataStruct->Az += CAL_Y;

    if (DataStruct->Ax < 0.09) DataStruct->Ax = 0;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001d26:	a39a      	add	r3, pc, #616	; (adr r3, 8001f90 <MPU6050_Read_All+0x370>)
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	f7fe feee 	bl	8000b0c <__aeabi_dcmplt>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d006      	beq.n	8001d44 <MPU6050_Read_All+0x124>
 8001d36:	6839      	ldr	r1, [r7, #0]
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	e9c1 2302 	strd	r2, r3, [r1, #8]
    if (DataStruct->Ay < 0.09) DataStruct->Ay= 0;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001d4a:	a391      	add	r3, pc, #580	; (adr r3, 8001f90 <MPU6050_Read_All+0x370>)
 8001d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d50:	f7fe fedc 	bl	8000b0c <__aeabi_dcmplt>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d006      	beq.n	8001d68 <MPU6050_Read_All+0x148>
 8001d5a:	6839      	ldr	r1, [r7, #0]
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	e9c1 2304 	strd	r2, r3, [r1, #16]
    if (DataStruct->Az < 0.09) DataStruct->Az = 0;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001d6e:	a388      	add	r3, pc, #544	; (adr r3, 8001f90 <MPU6050_Read_All+0x370>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe feca 	bl	8000b0c <__aeabi_dcmplt>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d006      	beq.n	8001d8c <MPU6050_Read_All+0x16c>
 8001d7e:	6839      	ldr	r1, [r7, #0]
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	f04f 0300 	mov.w	r3, #0
 8001d88:	e9c1 2306 	strd	r2, r3, [r1, #24]


    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8001d8c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001d90:	ee07 3a90 	vmov	s15, r3
 8001d94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d98:	eddf 6a84 	vldr	s13, [pc, #528]	; 8001fac <MPU6050_Read_All+0x38c>
 8001d9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001da0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001fb0 <MPU6050_Read_All+0x390>
 8001da4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe fbcd 	bl	8000554 <__aeabi_i2d>
 8001dba:	a377      	add	r3, pc, #476	; (adr r3, 8001f98 <MPU6050_Read_All+0x378>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	f7fe fd5c 	bl	800087c <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	6839      	ldr	r1, [r7, #0]
 8001dca:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fbbd 	bl	8000554 <__aeabi_i2d>
 8001dda:	a36f      	add	r3, pc, #444	; (adr r3, 8001f98 <MPU6050_Read_All+0x378>)
 8001ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de0:	f7fe fd4c 	bl	800087c <__aeabi_ddiv>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	6839      	ldr	r1, [r7, #0]
 8001dea:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fbad 	bl	8000554 <__aeabi_i2d>
 8001dfa:	a367      	add	r3, pc, #412	; (adr r3, 8001f98 <MPU6050_Read_All+0x378>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fd3c 	bl	800087c <__aeabi_ddiv>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	6839      	ldr	r1, [r7, #0]
 8001e0a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8001e0e:	f001 fca3 	bl	8003758 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	4b67      	ldr	r3, [pc, #412]	; (8001fb4 <MPU6050_Read_All+0x394>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fb8a 	bl	8000534 <__aeabi_ui2d>
 8001e20:	f04f 0200 	mov.w	r2, #0
 8001e24:	4b64      	ldr	r3, [pc, #400]	; (8001fb8 <MPU6050_Read_All+0x398>)
 8001e26:	f7fe fd29 	bl	800087c <__aeabi_ddiv>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001e32:	f001 fc91 	bl	8003758 <HAL_GetTick>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4a5e      	ldr	r2, [pc, #376]	; (8001fb4 <MPU6050_Read_All+0x394>)
 8001e3a:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e42:	461a      	mov	r2, r3
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4a:	fb03 f202 	mul.w	r2, r3, r2
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e54:	4619      	mov	r1, r3
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb76 	bl	8000554 <__aeabi_i2d>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	ec43 2b10 	vmov	d0, r2, r3
 8001e70:	f00a fb25 	bl	800c4be <sqrt>
 8001e74:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f04f 0300 	mov.w	r3, #0
 8001e80:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e84:	f7fe fe38 	bl	8000af8 <__aeabi_dcmpeq>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d11f      	bne.n	8001ece <MPU6050_Read_All+0x2ae>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb5d 	bl	8000554 <__aeabi_i2d>
 8001e9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e9e:	f7fe fced 	bl	800087c <__aeabi_ddiv>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	ec43 2b17 	vmov	d7, r2, r3
 8001eaa:	eeb0 0a47 	vmov.f32	s0, s14
 8001eae:	eef0 0a67 	vmov.f32	s1, s15
 8001eb2:	f00a f959 	bl	800c168 <atan>
 8001eb6:	ec51 0b10 	vmov	r0, r1, d0
 8001eba:	a339      	add	r3, pc, #228	; (adr r3, 8001fa0 <MPU6050_Read_All+0x380>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe fbb2 	bl	8000628 <__aeabi_dmul>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001ecc:	e005      	b.n	8001eda <MPU6050_Read_All+0x2ba>
    } else {
        roll = 0.0;
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	f04f 0300 	mov.w	r3, #0
 8001ed6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ee0:	425b      	negs	r3, r3
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fb36 	bl	8000554 <__aeabi_i2d>
 8001ee8:	4682      	mov	sl, r0
 8001eea:	468b      	mov	fp, r1
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7fe fb2e 	bl	8000554 <__aeabi_i2d>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	ec43 2b11 	vmov	d1, r2, r3
 8001f00:	ec4b ab10 	vmov	d0, sl, fp
 8001f04:	f00a fad9 	bl	800c4ba <atan2>
 8001f08:	ec51 0b10 	vmov	r0, r1, d0
 8001f0c:	a324      	add	r3, pc, #144	; (adr r3, 8001fa0 <MPU6050_Read_All+0x380>)
 8001f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f12:	f7fe fb89 	bl	8000628 <__aeabi_dmul>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	4b26      	ldr	r3, [pc, #152]	; (8001fbc <MPU6050_Read_All+0x39c>)
 8001f24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f28:	f7fe fdf0 	bl	8000b0c <__aeabi_dcmplt>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00a      	beq.n	8001f48 <MPU6050_Read_All+0x328>
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <MPU6050_Read_All+0x3a0>)
 8001f3e:	f7fe fe03 	bl	8000b48 <__aeabi_dcmpgt>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d114      	bne.n	8001f72 <MPU6050_Read_All+0x352>
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	4b1c      	ldr	r3, [pc, #112]	; (8001fc0 <MPU6050_Read_All+0x3a0>)
 8001f4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f52:	f7fe fdf9 	bl	8000b48 <__aeabi_dcmpgt>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d035      	beq.n	8001fc8 <MPU6050_Read_All+0x3a8>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <MPU6050_Read_All+0x39c>)
 8001f68:	f7fe fdd0 	bl	8000b0c <__aeabi_dcmplt>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d02a      	beq.n	8001fc8 <MPU6050_Read_All+0x3a8>
        KalmanY.angle = pitch;
 8001f72:	4914      	ldr	r1, [pc, #80]	; (8001fc4 <MPU6050_Read_All+0x3a4>)
 8001f74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f78:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001f7c:	6839      	ldr	r1, [r7, #0]
 8001f7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f82:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001f86:	e034      	b.n	8001ff2 <MPU6050_Read_All+0x3d2>
 8001f88:	00000000 	.word	0x00000000
 8001f8c:	40cc2900 	.word	0x40cc2900
 8001f90:	70a3d70a 	.word	0x70a3d70a
 8001f94:	3fb70a3d 	.word	0x3fb70a3d
 8001f98:	00000000 	.word	0x00000000
 8001f9c:	40606000 	.word	0x40606000
 8001fa0:	1a63c1f8 	.word	0x1a63c1f8
 8001fa4:	404ca5dc 	.word	0x404ca5dc
 8001fa8:	40d00000 	.word	0x40d00000
 8001fac:	43aa0000 	.word	0x43aa0000
 8001fb0:	42121eb8 	.word	0x42121eb8
 8001fb4:	2000033c 	.word	0x2000033c
 8001fb8:	408f4000 	.word	0x408f4000
 8001fbc:	c0568000 	.word	0xc0568000
 8001fc0:	40568000 	.word	0x40568000
 8001fc4:	20000048 	.word	0x20000048
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8001fce:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001fd2:	eeb0 1a47 	vmov.f32	s2, s14
 8001fd6:	eef0 1a67 	vmov.f32	s3, s15
 8001fda:	ed97 0b06 	vldr	d0, [r7, #24]
 8001fde:	481e      	ldr	r0, [pc, #120]	; (8002058 <MPU6050_Read_All+0x438>)
 8001fe0:	f000 f840 	bl	8002064 <Kalman_getAngle>
 8001fe4:	eeb0 7a40 	vmov.f32	s14, s0
 8001fe8:	eef0 7a60 	vmov.f32	s15, s1
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001ff8:	4690      	mov	r8, r2
 8001ffa:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <MPU6050_Read_All+0x43c>)
 8002004:	4640      	mov	r0, r8
 8002006:	4649      	mov	r1, r9
 8002008:	f7fe fd9e 	bl	8000b48 <__aeabi_dcmpgt>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d008      	beq.n	8002024 <MPU6050_Read_All+0x404>
        DataStruct->Gx = -DataStruct->Gx;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002018:	4614      	mov	r4, r2
 800201a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800202a:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800202e:	eeb0 1a47 	vmov.f32	s2, s14
 8002032:	eef0 1a67 	vmov.f32	s3, s15
 8002036:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800203a:	4809      	ldr	r0, [pc, #36]	; (8002060 <MPU6050_Read_All+0x440>)
 800203c:	f000 f812 	bl	8002064 <Kalman_getAngle>
 8002040:	eeb0 7a40 	vmov.f32	s14, s0
 8002044:	eef0 7a60 	vmov.f32	s15, s1
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 800204e:	bf00      	nop
 8002050:	3740      	adds	r7, #64	; 0x40
 8002052:	46bd      	mov	sp, r7
 8002054:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002058:	20000048 	.word	0x20000048
 800205c:	40568000 	.word	0x40568000
 8002060:	20000000 	.word	0x20000000

08002064 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8002064:	b5b0      	push	{r4, r5, r7, lr}
 8002066:	b096      	sub	sp, #88	; 0x58
 8002068:	af00      	add	r7, sp, #0
 800206a:	61f8      	str	r0, [r7, #28]
 800206c:	ed87 0b04 	vstr	d0, [r7, #16]
 8002070:	ed87 1b02 	vstr	d1, [r7, #8]
 8002074:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800207e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002082:	f7fe f919 	bl	80002b8 <__aeabi_dsub>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002094:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800209c:	f7fe fac4 	bl	8000628 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4620      	mov	r0, r4
 80020a6:	4629      	mov	r1, r5
 80020a8:	f7fe f908 	bl	80002bc <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	69f9      	ldr	r1, [r7, #28]
 80020b2:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80020c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020c6:	f7fe faaf 	bl	8000628 <__aeabi_dmul>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80020d8:	f7fe f8ee 	bl	80002b8 <__aeabi_dsub>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4610      	mov	r0, r2
 80020e2:	4619      	mov	r1, r3
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80020ea:	f7fe f8e5 	bl	80002b8 <__aeabi_dsub>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fc:	f7fe f8de 	bl	80002bc <__adddf3>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800210c:	f7fe fa8c 	bl	8000628 <__aeabi_dmul>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4620      	mov	r0, r4
 8002116:	4629      	mov	r1, r5
 8002118:	f7fe f8d0 	bl	80002bc <__adddf3>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	69f9      	ldr	r1, [r7, #28]
 8002122:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002136:	f7fe fa77 	bl	8000628 <__aeabi_dmul>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	4620      	mov	r0, r4
 8002140:	4629      	mov	r1, r5
 8002142:	f7fe f8b9 	bl	80002b8 <__aeabi_dsub>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	69f9      	ldr	r1, [r7, #28]
 800214c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800215c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002160:	f7fe fa62 	bl	8000628 <__aeabi_dmul>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4620      	mov	r0, r4
 800216a:	4629      	mov	r1, r5
 800216c:	f7fe f8a4 	bl	80002b8 <__aeabi_dsub>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	69f9      	ldr	r1, [r7, #28]
 8002176:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002186:	e9d7 2300 	ldrd	r2, r3, [r7]
 800218a:	f7fe fa4d 	bl	8000628 <__aeabi_dmul>
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4620      	mov	r0, r4
 8002194:	4629      	mov	r1, r5
 8002196:	f7fe f891 	bl	80002bc <__adddf3>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	69f9      	ldr	r1, [r7, #28]
 80021a0:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80021b0:	f7fe f884 	bl	80002bc <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80021c2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021c6:	f7fe fb59 	bl	800087c <__aeabi_ddiv>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80021d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021dc:	f7fe fb4e 	bl	800087c <__aeabi_ddiv>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80021ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021f2:	f7fe f861 	bl	80002b8 <__aeabi_dsub>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002204:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002208:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800220c:	f7fe fa0c 	bl	8000628 <__aeabi_dmul>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4620      	mov	r0, r4
 8002216:	4629      	mov	r1, r5
 8002218:	f7fe f850 	bl	80002bc <__adddf3>
 800221c:	4602      	mov	r2, r0
 800221e:	460b      	mov	r3, r1
 8002220:	69f9      	ldr	r1, [r7, #28]
 8002222:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800222c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002230:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002234:	f7fe f9f8 	bl	8000628 <__aeabi_dmul>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4620      	mov	r0, r4
 800223e:	4629      	mov	r1, r5
 8002240:	f7fe f83c 	bl	80002bc <__adddf3>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	69f9      	ldr	r1, [r7, #28]
 800224a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002254:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800225e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002268:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800226c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002270:	f7fe f9da 	bl	8000628 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4620      	mov	r0, r4
 800227a:	4629      	mov	r1, r5
 800227c:	f7fe f81c 	bl	80002b8 <__aeabi_dsub>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	69f9      	ldr	r1, [r7, #28]
 8002286:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002290:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002294:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002298:	f7fe f9c6 	bl	8000628 <__aeabi_dmul>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4620      	mov	r0, r4
 80022a2:	4629      	mov	r1, r5
 80022a4:	f7fe f808 	bl	80002b8 <__aeabi_dsub>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	69f9      	ldr	r1, [r7, #28]
 80022ae:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80022b8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022c0:	f7fe f9b2 	bl	8000628 <__aeabi_dmul>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	4620      	mov	r0, r4
 80022ca:	4629      	mov	r1, r5
 80022cc:	f7fd fff4 	bl	80002b8 <__aeabi_dsub>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	69f9      	ldr	r1, [r7, #28]
 80022d6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80022e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022e4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022e8:	f7fe f99e 	bl	8000628 <__aeabi_dmul>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4620      	mov	r0, r4
 80022f2:	4629      	mov	r1, r5
 80022f4:	f7fd ffe0 	bl	80002b8 <__aeabi_dsub>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	69f9      	ldr	r1, [r7, #28]
 80022fe:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002308:	ec43 2b17 	vmov	d7, r2, r3
};
 800230c:	eeb0 0a47 	vmov.f32	s0, s14
 8002310:	eef0 0a67 	vmov.f32	s1, s15
 8002314:	3758      	adds	r7, #88	; 0x58
 8002316:	46bd      	mov	sp, r7
 8002318:	bdb0      	pop	{r4, r5, r7, pc}

0800231a <manageBackSpace>:
#include "main.h"
#include "string.h"
#include "stringHelpers.h"

void manageBackSpace(char* string)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
		char *sPtr = string;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	60fb      	str	r3, [r7, #12]
		sPtr = strchr(string,BKSP);
 8002326:	217f      	movs	r1, #127	; 0x7f
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f007 f93e 	bl	80095aa <strchr>
 800232e:	60f8      	str	r0, [r7, #12]
		while (*sPtr != 0)
 8002330:	e029      	b.n	8002386 <manageBackSpace+0x6c>
		{
			// Handle if first Char is a BackSpace
			if (string[0] == BKSP)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b7f      	cmp	r3, #127	; 0x7f
 8002338:	d106      	bne.n	8002348 <manageBackSpace+0x2e>
			{
				strcpy(sPtr,sPtr+1);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	3301      	adds	r3, #1
 800233e:	4619      	mov	r1, r3
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f007 f93f 	bl	80095c4 <strcpy>
 8002346:	e019      	b.n	800237c <manageBackSpace+0x62>
			}
			// handle if char is a backspace and is at the end ont he string
			else if (*sPtr == BKSP && *(sPtr+1) == '\0')
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2b7f      	cmp	r3, #127	; 0x7f
 800234e:	d109      	bne.n	8002364 <manageBackSpace+0x4a>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	3301      	adds	r3, #1
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d104      	bne.n	8002364 <manageBackSpace+0x4a>
			{
				//Just delete last character
				*(sPtr-1) = '\0';
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3b01      	subs	r3, #1
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
 8002362:	e00b      	b.n	800237c <manageBackSpace+0x62>
			}
			else if (*sPtr == BKSP )
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b7f      	cmp	r3, #127	; 0x7f
 800236a:	d107      	bne.n	800237c <manageBackSpace+0x62>
			{
				strcpy(sPtr-1,sPtr+1);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1e5a      	subs	r2, r3, #1
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	3301      	adds	r3, #1
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f007 f924 	bl	80095c4 <strcpy>
			}
			// handle is char is a backspace and IS at the end
			sPtr = strchr(string,BKSP);
 800237c:	217f      	movs	r1, #127	; 0x7f
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f007 f913 	bl	80095aa <strchr>
 8002384:	60f8      	str	r0, [r7, #12]
		while (*sPtr != 0)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1d1      	bne.n	8002332 <manageBackSpace+0x18>
		}
}
 800238e:	bf00      	nop
 8002390:	bf00      	nop
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <isNumber>:

uint8_t isNumber(uint8_t *string)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
	while (*string != 0x0)
 80023a0:	e00c      	b.n	80023bc <isNumber+0x24>
	{
		if ((*string) < '0' || (*string) > '9' )
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b2f      	cmp	r3, #47	; 0x2f
 80023a8:	d903      	bls.n	80023b2 <isNumber+0x1a>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b39      	cmp	r3, #57	; 0x39
 80023b0:	d901      	bls.n	80023b6 <isNumber+0x1e>
			return 0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e007      	b.n	80023c6 <isNumber+0x2e>
		string++;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3301      	adds	r3, #1
 80023ba:	607b      	str	r3, [r7, #4]
	while (*string != 0x0)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1ee      	bne.n	80023a2 <isNumber+0xa>
	}
	return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <lc709203_getCellVoltage>:
 * @param: 16bit pointer to value
 * @return: Error Code
 *
 ***********************************************************/
eLC709203_Error_t lc709203_getCellVoltage(uint16_t *voltage)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
	return lc709203_getRegisterValue (LC709302_REG_CELL_VOLTAGE,voltage);
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	2009      	movs	r0, #9
 80023de:	f000 f81f 	bl	8002420 <lc709203_getRegisterValue>
 80023e2:	4603      	mov	r3, r0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <lc709203_getCellTemp>:

eLC709203_Error_t lc709203_getCellTemp(uint16_t *voltage)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
	return lc709203_getRegisterValue (LC709302_REG_CELL_TEMP,voltage);
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	2008      	movs	r0, #8
 80023f8:	f000 f812 	bl	8002420 <lc709203_getRegisterValue>
 80023fc:	4603      	mov	r3, r0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <lc709203_getId>:

eLC709203_Error_t lc709203_getId(uint16_t *version)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
	return lc709203_getRegisterValue (LC709302_REG_IC_VERSION,version);
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	2011      	movs	r0, #17
 8002412:	f000 f805 	bl	8002420 <lc709203_getRegisterValue>
 8002416:	4603      	mov	r3, r0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <lc709203_getRegisterValue>:
 * @param: value - a 16 bit pointer to the value to be used
 * @return: Error code foe the function
 *
 ***********************************************************/
eLC709203_Error_t lc709203_getRegisterValue (uint8_t reg,uint16_t *value)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af04      	add	r7, sp, #16
 8002426:	4603      	mov	r3, r0
 8002428:	6039      	str	r1, [r7, #0]
 800242a:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c1, LC709302_ADRESS, reg, 1, (uint8_t*)value, 2, 100);
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	b29a      	uxth	r2, r3
 8002430:	2364      	movs	r3, #100	; 0x64
 8002432:	9302      	str	r3, [sp, #8]
 8002434:	2302      	movs	r3, #2
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2301      	movs	r3, #1
 800243e:	2116      	movs	r1, #22
 8002440:	4807      	ldr	r0, [pc, #28]	; (8002460 <lc709203_getRegisterValue+0x40>)
 8002442:	f002 faa9 	bl	8004998 <HAL_I2C_Mem_Read>
 8002446:	4603      	mov	r3, r0
 8002448:	73fb      	strb	r3, [r7, #15]

	if (result != HAL_OK)
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <lc709203_getRegisterValue+0x34>
	{
		return LC798_COMM_ERROR;
 8002450:	2302      	movs	r3, #2
 8002452:	e000      	b.n	8002456 <lc709203_getRegisterValue+0x36>
	}
	else
		return LC798_OK;
 8002454:	2301      	movs	r3, #1

}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000340 	.word	0x20000340

08002464 <ledAllOff>:

#include "ledController.h"
#include "ws2812.h"

void ledAllOff()
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
	for (uint8_t i=0;i<NUM_PIXELS;i++)
 800246a:	2300      	movs	r3, #0
 800246c:	71fb      	strb	r3, [r7, #7]
 800246e:	e008      	b.n	8002482 <ledAllOff+0x1e>
	{
		led_set_RGB(i,0x0,0,0);
 8002470:	79f8      	ldrb	r0, [r7, #7]
 8002472:	2300      	movs	r3, #0
 8002474:	2200      	movs	r2, #0
 8002476:	2100      	movs	r1, #0
 8002478:	f000 fe22 	bl	80030c0 <led_set_RGB>
	for (uint8_t i=0;i<NUM_PIXELS;i++)
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	3301      	adds	r3, #1
 8002480:	71fb      	strb	r3, [r7, #7]
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	2b47      	cmp	r3, #71	; 0x47
 8002486:	d9f3      	bls.n	8002470 <ledAllOff+0xc>
	}
	led_render();
 8002488:	f000 fe82 	bl	8003190 <led_render>
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <ledSetFaceColour>:

void ledSetFaceColour(uint8_t face, uint8_t red, uint8_t green, uint8_t blue)
{
 8002494:	b590      	push	{r4, r7, lr}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	4604      	mov	r4, r0
 800249c:	4608      	mov	r0, r1
 800249e:	4611      	mov	r1, r2
 80024a0:	461a      	mov	r2, r3
 80024a2:	4623      	mov	r3, r4
 80024a4:	71fb      	strb	r3, [r7, #7]
 80024a6:	4603      	mov	r3, r0
 80024a8:	71bb      	strb	r3, [r7, #6]
 80024aa:	460b      	mov	r3, r1
 80024ac:	717b      	strb	r3, [r7, #5]
 80024ae:	4613      	mov	r3, r2
 80024b0:	713b      	strb	r3, [r7, #4]
	uint8_t offset = face * 12;
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	461a      	mov	r2, r3
 80024b6:	0052      	lsls	r2, r2, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	73bb      	strb	r3, [r7, #14]

	for (uint8_t i=offset;i<offset + PIXELS_PER_FACE;i++)
 80024be:	7bbb      	ldrb	r3, [r7, #14]
 80024c0:	73fb      	strb	r3, [r7, #15]
 80024c2:	e008      	b.n	80024d6 <ledSetFaceColour+0x42>
	{
		led_set_RGB(i,red,green,blue);
 80024c4:	793b      	ldrb	r3, [r7, #4]
 80024c6:	797a      	ldrb	r2, [r7, #5]
 80024c8:	79b9      	ldrb	r1, [r7, #6]
 80024ca:	7bf8      	ldrb	r0, [r7, #15]
 80024cc:	f000 fdf8 	bl	80030c0 <led_set_RGB>
	for (uint8_t i=offset;i<offset + PIXELS_PER_FACE;i++)
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	3301      	adds	r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]
 80024d6:	7bbb      	ldrb	r3, [r7, #14]
 80024d8:	f103 020b 	add.w	r2, r3, #11
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	429a      	cmp	r2, r3
 80024e0:	daf0      	bge.n	80024c4 <ledSetFaceColour+0x30>
	}
	led_render();
 80024e2:	f000 fe55 	bl	8003190 <led_render>
}
 80024e6:	bf00      	nop
 80024e8:	3714      	adds	r7, #20
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd90      	pop	{r4, r7, pc}

080024ee <ledDance>:


void ledDance()
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
	 uint8_t angle = 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	71fb      	strb	r3, [r7, #7]
	 const uint8_t angle_difference = 11;
 80024f8:	230b      	movs	r3, #11
 80024fa:	717b      	strb	r3, [r7, #5]
	  for(uint8_t i = 0; i < NUM_PIXELS /* Change that to your amount of LEDs */; i++) {
 80024fc:	2300      	movs	r3, #0
 80024fe:	71bb      	strb	r3, [r7, #6]
 8002500:	e02b      	b.n	800255a <ledDance+0x6c>
		  // Calculate color
			 HAL_Delay(50);
 8002502:	2032      	movs	r0, #50	; 0x32
 8002504:	f001 f934 	bl	8003770 <HAL_Delay>
			uint32_t rgb_color = hsl_to_rgb(angle + (i * angle_difference), 255, 127);
 8002508:	79ba      	ldrb	r2, [r7, #6]
 800250a:	797b      	ldrb	r3, [r7, #5]
 800250c:	fb12 f303 	smulbb	r3, r2, r3
 8002510:	b2da      	uxtb	r2, r3
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	4413      	add	r3, r2
 8002516:	b2db      	uxtb	r3, r3
 8002518:	227f      	movs	r2, #127	; 0x7f
 800251a:	21ff      	movs	r1, #255	; 0xff
 800251c:	4618      	mov	r0, r3
 800251e:	f000 ffef 	bl	8003500 <hsl_to_rgb>
 8002522:	6038      	str	r0, [r7, #0]
			// Set color
			led_set_RGB(i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	0c1b      	lsrs	r3, r3, #16
 8002528:	b2d9      	uxtb	r1, r3
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	0a1b      	lsrs	r3, r3, #8
 800252e:	b2da      	uxtb	r2, r3
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	79b8      	ldrb	r0, [r7, #6]
 8002536:	f000 fdc3 	bl	80030c0 <led_set_RGB>

			led_set_RGB(i-3, 0,0,0);
 800253a:	79bb      	ldrb	r3, [r7, #6]
 800253c:	3b03      	subs	r3, #3
 800253e:	b2d8      	uxtb	r0, r3
 8002540:	2300      	movs	r3, #0
 8002542:	2200      	movs	r2, #0
 8002544:	2100      	movs	r1, #0
 8002546:	f000 fdbb 	bl	80030c0 <led_set_RGB>
			++angle;
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	3301      	adds	r3, #1
 800254e:	71fb      	strb	r3, [r7, #7]
			led_render();
 8002550:	f000 fe1e 	bl	8003190 <led_render>
	  for(uint8_t i = 0; i < NUM_PIXELS /* Change that to your amount of LEDs */; i++) {
 8002554:	79bb      	ldrb	r3, [r7, #6]
 8002556:	3301      	adds	r3, #1
 8002558:	71bb      	strb	r3, [r7, #6]
 800255a:	79bb      	ldrb	r3, [r7, #6]
 800255c:	2b47      	cmp	r3, #71	; 0x47
 800255e:	d9d0      	bls.n	8002502 <ledDance+0x14>
		}
	  HAL_Delay(100);
 8002560:	2064      	movs	r0, #100	; 0x64
 8002562:	f001 f905 	bl	8003770 <HAL_Delay>
		// Write to LED
	   ledAllOff();
 8002566:	f7ff ff7d 	bl	8002464 <ledAllOff>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	607b      	str	r3, [r7, #4]
 800257e:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <MX_DMA_Init+0x3c>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	4a0b      	ldr	r2, [pc, #44]	; (80025b0 <MX_DMA_Init+0x3c>)
 8002584:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002588:	6313      	str	r3, [r2, #48]	; 0x30
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <MX_DMA_Init+0x3c>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	2100      	movs	r1, #0
 800259a:	2039      	movs	r0, #57	; 0x39
 800259c:	f001 f9e7 	bl	800396e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80025a0:	2039      	movs	r0, #57	; 0x39
 80025a2:	f001 fa00 	bl	80039a6 <HAL_NVIC_EnableIRQ>

}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40023800 	.word	0x40023800

080025b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	; 0x28
 80025b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ba:	f107 0314 	add.w	r3, r7, #20
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
 80025c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	4b31      	ldr	r3, [pc, #196]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	4a30      	ldr	r2, [pc, #192]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	6313      	str	r3, [r2, #48]	; 0x30
 80025da:	4b2e      	ldr	r3, [pc, #184]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	4b2a      	ldr	r3, [pc, #168]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a29      	ldr	r2, [pc, #164]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b27      	ldr	r3, [pc, #156]	; (8002694 <MX_GPIO_Init+0xe0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	4b23      	ldr	r3, [pc, #140]	; (8002694 <MX_GPIO_Init+0xe0>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	4a22      	ldr	r2, [pc, #136]	; (8002694 <MX_GPIO_Init+0xe0>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	6313      	str	r3, [r2, #48]	; 0x30
 8002612:	4b20      	ldr	r3, [pc, #128]	; (8002694 <MX_GPIO_Init+0xe0>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	60bb      	str	r3, [r7, #8]
 800261c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
 8002622:	4b1c      	ldr	r3, [pc, #112]	; (8002694 <MX_GPIO_Init+0xe0>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	4a1b      	ldr	r2, [pc, #108]	; (8002694 <MX_GPIO_Init+0xe0>)
 8002628:	f043 0302 	orr.w	r3, r3, #2
 800262c:	6313      	str	r3, [r2, #48]	; 0x30
 800262e:	4b19      	ldr	r3, [pc, #100]	; (8002694 <MX_GPIO_Init+0xe0>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	607b      	str	r3, [r7, #4]
 8002638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800263a:	2200      	movs	r2, #0
 800263c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002640:	4815      	ldr	r0, [pc, #84]	; (8002698 <MX_GPIO_Init+0xe4>)
 8002642:	f001 ff51 	bl	80044e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_MEM_CS_GPIO_Port, SPI_MEM_CS_Pin, GPIO_PIN_RESET);
 8002646:	2200      	movs	r2, #0
 8002648:	2110      	movs	r1, #16
 800264a:	4814      	ldr	r0, [pc, #80]	; (800269c <MX_GPIO_Init+0xe8>)
 800264c:	f001 ff4c 	bl	80044e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	2301      	movs	r3, #1
 8002658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	480b      	ldr	r0, [pc, #44]	; (8002698 <MX_GPIO_Init+0xe4>)
 800266a:	f001 fdb9 	bl	80041e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_MEM_CS_Pin;
 800266e:	2310      	movs	r3, #16
 8002670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002672:	2301      	movs	r3, #1
 8002674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267a:	2300      	movs	r3, #0
 800267c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_MEM_CS_GPIO_Port, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4805      	ldr	r0, [pc, #20]	; (800269c <MX_GPIO_Init+0xe8>)
 8002686:	f001 fdab 	bl	80041e0 <HAL_GPIO_Init>

}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	; 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40023800 	.word	0x40023800
 8002698:	40020800 	.word	0x40020800
 800269c:	40020000 	.word	0x40020000

080026a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026a6:	4a13      	ldr	r2, [pc, #76]	; (80026f4 <MX_I2C1_Init+0x54>)
 80026a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026ac:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <MX_I2C1_Init+0x58>)
 80026ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80026b6:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026c4:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026d0:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026d8:	2200      	movs	r2, #0
 80026da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026dc:	4804      	ldr	r0, [pc, #16]	; (80026f0 <MX_I2C1_Init+0x50>)
 80026de:	f001 ff1d 	bl	800451c <HAL_I2C_Init>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80026e8:	f000 f8f0 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000340 	.word	0x20000340
 80026f4:	40005400 	.word	0x40005400
 80026f8:	000186a0 	.word	0x000186a0

080026fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	60da      	str	r2, [r3, #12]
 8002712:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a19      	ldr	r2, [pc, #100]	; (8002780 <HAL_I2C_MspInit+0x84>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d12b      	bne.n	8002776 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	4b18      	ldr	r3, [pc, #96]	; (8002784 <HAL_I2C_MspInit+0x88>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	4a17      	ldr	r2, [pc, #92]	; (8002784 <HAL_I2C_MspInit+0x88>)
 8002728:	f043 0302 	orr.w	r3, r3, #2
 800272c:	6313      	str	r3, [r2, #48]	; 0x30
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_I2C_MspInit+0x88>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800273a:	23c0      	movs	r3, #192	; 0xc0
 800273c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800273e:	2312      	movs	r3, #18
 8002740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002746:	2303      	movs	r3, #3
 8002748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800274a:	2304      	movs	r3, #4
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274e:	f107 0314 	add.w	r3, r7, #20
 8002752:	4619      	mov	r1, r3
 8002754:	480c      	ldr	r0, [pc, #48]	; (8002788 <HAL_I2C_MspInit+0x8c>)
 8002756:	f001 fd43 	bl	80041e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_I2C_MspInit+0x88>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	4a08      	ldr	r2, [pc, #32]	; (8002784 <HAL_I2C_MspInit+0x88>)
 8002764:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002768:	6413      	str	r3, [r2, #64]	; 0x40
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_I2C_MspInit+0x88>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002776:	bf00      	nop
 8002778:	3728      	adds	r7, #40	; 0x28
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40005400 	.word	0x40005400
 8002784:	40023800 	.word	0x40023800
 8002788:	40020400 	.word	0x40020400

0800278c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002790:	f000 ff7c 	bl	800368c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002794:	f000 f830 	bl	80027f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002798:	f7ff ff0c 	bl	80025b4 <MX_GPIO_Init>
  MX_RTC_Init();
 800279c:	f000 f89c 	bl	80028d8 <MX_RTC_Init>
  MX_DMA_Init();
 80027a0:	f7ff fee8 	bl	8002574 <MX_DMA_Init>
  MX_I2C1_Init();
 80027a4:	f7ff ff7c 	bl	80026a0 <MX_I2C1_Init>
  MX_TIM1_Init();
 80027a8:	f000 faa4 	bl	8002cf4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80027ac:	f000 fbd0 	bl	8002f50 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80027b0:	f000 f8e4 	bl	800297c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ledAllOff();
 80027b4:	f7ff fe56 	bl	8002464 <ledAllOff>
  ConsoleInit();
 80027b8:	f7fe fce0 	bl	800117c <ConsoleInit>
  ConsoleSendString("Console Initialised\n");
 80027bc:	480a      	ldr	r0, [pc, #40]	; (80027e8 <main+0x5c>)
 80027be:	f7fe fe42 	bl	8001446 <ConsoleSendString>
  if (MPU6050_Init(&hi2c1) == 1)
 80027c2:	480a      	ldr	r0, [pc, #40]	; (80027ec <main+0x60>)
 80027c4:	f7ff f9d2 	bl	8001b6c <MPU6050_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d103      	bne.n	80027d6 <main+0x4a>
  {
	  ConsoleSendString("** ERROR Initialising MNP6050!\n");
 80027ce:	4808      	ldr	r0, [pc, #32]	; (80027f0 <main+0x64>)
 80027d0:	f7fe fe39 	bl	8001446 <ConsoleSendString>
 80027d4:	e002      	b.n	80027dc <main+0x50>
  }
  else
  {
	  ConsoleSendString("MPU6050 Initialised\n");
 80027d6:	4807      	ldr	r0, [pc, #28]	; (80027f4 <main+0x68>)
 80027d8:	f7fe fe35 	bl	8001446 <ConsoleSendString>
  }
  ConsolePrintPrompt();
 80027dc:	f7fe fcf8 	bl	80011d0 <ConsolePrintPrompt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ConsoleProcess();
 80027e0:	f7fe fd04 	bl	80011ec <ConsoleProcess>
 80027e4:	e7fc      	b.n	80027e0 <main+0x54>
 80027e6:	bf00      	nop
 80027e8:	0800cbb0 	.word	0x0800cbb0
 80027ec:	20000340 	.word	0x20000340
 80027f0:	0800cbc8 	.word	0x0800cbc8
 80027f4:	0800cbe8 	.word	0x0800cbe8

080027f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b094      	sub	sp, #80	; 0x50
 80027fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027fe:	f107 0320 	add.w	r3, r7, #32
 8002802:	2230      	movs	r2, #48	; 0x30
 8002804:	2100      	movs	r1, #0
 8002806:	4618      	mov	r0, r3
 8002808:	f006 f8dc 	bl	80089c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
 8002820:	4b28      	ldr	r3, [pc, #160]	; (80028c4 <SystemClock_Config+0xcc>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	4a27      	ldr	r2, [pc, #156]	; (80028c4 <SystemClock_Config+0xcc>)
 8002826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800282a:	6413      	str	r3, [r2, #64]	; 0x40
 800282c:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <SystemClock_Config+0xcc>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002838:	2300      	movs	r3, #0
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	4b22      	ldr	r3, [pc, #136]	; (80028c8 <SystemClock_Config+0xd0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a21      	ldr	r2, [pc, #132]	; (80028c8 <SystemClock_Config+0xd0>)
 8002842:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b1f      	ldr	r3, [pc, #124]	; (80028c8 <SystemClock_Config+0xd0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002854:	2305      	movs	r3, #5
 8002856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800285e:	2301      	movs	r3, #1
 8002860:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002862:	2302      	movs	r3, #2
 8002864:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002866:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800286a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800286c:	230c      	movs	r3, #12
 800286e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002870:	2360      	movs	r3, #96	; 0x60
 8002872:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002874:	2302      	movs	r3, #2
 8002876:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002878:	2304      	movs	r3, #4
 800287a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800287c:	f107 0320 	add.w	r3, r7, #32
 8002880:	4618      	mov	r0, r3
 8002882:	f002 fe0b 	bl	800549c <HAL_RCC_OscConfig>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800288c:	f000 f81e 	bl	80028cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002890:	230f      	movs	r3, #15
 8002892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002894:	2302      	movs	r3, #2
 8002896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800289c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80028a6:	f107 030c 	add.w	r3, r7, #12
 80028aa:	2103      	movs	r1, #3
 80028ac:	4618      	mov	r0, r3
 80028ae:	f003 f86d 	bl	800598c <HAL_RCC_ClockConfig>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80028b8:	f000 f808 	bl	80028cc <Error_Handler>
  }
}
 80028bc:	bf00      	nop
 80028be:	3750      	adds	r7, #80	; 0x50
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40007000 	.word	0x40007000

080028cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028d0:	b672      	cpsid	i
}
 80028d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028d4:	e7fe      	b.n	80028d4 <Error_Handler+0x8>
	...

080028d8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	; (800291c <MX_RTC_Init+0x44>)
 80028de:	4a10      	ldr	r2, [pc, #64]	; (8002920 <MX_RTC_Init+0x48>)
 80028e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80028e2:	4b0e      	ldr	r3, [pc, #56]	; (800291c <MX_RTC_Init+0x44>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <MX_RTC_Init+0x44>)
 80028ea:	227f      	movs	r2, #127	; 0x7f
 80028ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80028ee:	4b0b      	ldr	r3, [pc, #44]	; (800291c <MX_RTC_Init+0x44>)
 80028f0:	22ff      	movs	r2, #255	; 0xff
 80028f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028f4:	4b09      	ldr	r3, [pc, #36]	; (800291c <MX_RTC_Init+0x44>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <MX_RTC_Init+0x44>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002900:	4b06      	ldr	r3, [pc, #24]	; (800291c <MX_RTC_Init+0x44>)
 8002902:	2200      	movs	r2, #0
 8002904:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002906:	4805      	ldr	r0, [pc, #20]	; (800291c <MX_RTC_Init+0x44>)
 8002908:	f003 fb10 	bl	8005f2c <HAL_RTC_Init>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002912:	f7ff ffdb 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002916:	bf00      	nop
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000394 	.word	0x20000394
 8002920:	40002800 	.word	0x40002800

08002924 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800292c:	f107 0308 	add.w	r3, r7, #8
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
 800293c:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a0c      	ldr	r2, [pc, #48]	; (8002974 <HAL_RTC_MspInit+0x50>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d111      	bne.n	800296c <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002948:	2302      	movs	r3, #2
 800294a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800294c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002950:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002952:	f107 0308 	add.w	r3, r7, #8
 8002956:	4618      	mov	r0, r3
 8002958:	f003 f9f8 	bl	8005d4c <HAL_RCCEx_PeriphCLKConfig>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002962:	f7ff ffb3 	bl	80028cc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002966:	4b04      	ldr	r3, [pc, #16]	; (8002978 <HAL_RTC_MspInit+0x54>)
 8002968:	2201      	movs	r2, #1
 800296a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800296c:	bf00      	nop
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40002800 	.word	0x40002800
 8002978:	42470e3c 	.word	0x42470e3c

0800297c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002980:	4b17      	ldr	r3, [pc, #92]	; (80029e0 <MX_SPI1_Init+0x64>)
 8002982:	4a18      	ldr	r2, [pc, #96]	; (80029e4 <MX_SPI1_Init+0x68>)
 8002984:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002986:	4b16      	ldr	r3, [pc, #88]	; (80029e0 <MX_SPI1_Init+0x64>)
 8002988:	f44f 7282 	mov.w	r2, #260	; 0x104
 800298c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <MX_SPI1_Init+0x64>)
 8002990:	2200      	movs	r2, #0
 8002992:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002994:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <MX_SPI1_Init+0x64>)
 8002996:	2200      	movs	r2, #0
 8002998:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800299a:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <MX_SPI1_Init+0x64>)
 800299c:	2200      	movs	r2, #0
 800299e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029a0:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029a6:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029ae:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029ba:	4b09      	ldr	r3, [pc, #36]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029bc:	2200      	movs	r2, #0
 80029be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029c0:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029c8:	220a      	movs	r2, #10
 80029ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029cc:	4804      	ldr	r0, [pc, #16]	; (80029e0 <MX_SPI1_Init+0x64>)
 80029ce:	f003 fdab 	bl	8006528 <HAL_SPI_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80029d8:	f7ff ff78 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	200003b4 	.word	0x200003b4
 80029e4:	40013000 	.word	0x40013000

080029e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	; 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	60da      	str	r2, [r3, #12]
 80029fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a19      	ldr	r2, [pc, #100]	; (8002a6c <HAL_SPI_MspInit+0x84>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d12b      	bne.n	8002a62 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	4b18      	ldr	r3, [pc, #96]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a12:	4a17      	ldr	r2, [pc, #92]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a18:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1a:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	4b11      	ldr	r3, [pc, #68]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a10      	ldr	r2, [pc, #64]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_SPI_MspInit+0x88>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_MEM_SCK_Pin|SPI_MEM_MISO_Pin|SPI_MEM_MOSI_Pin;
 8002a42:	23e0      	movs	r3, #224	; 0xe0
 8002a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a46:	2302      	movs	r3, #2
 8002a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a52:	2305      	movs	r3, #5
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a56:	f107 0314 	add.w	r3, r7, #20
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4805      	ldr	r0, [pc, #20]	; (8002a74 <HAL_SPI_MspInit+0x8c>)
 8002a5e:	f001 fbbf 	bl	80041e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a62:	bf00      	nop
 8002a64:	3728      	adds	r7, #40	; 0x28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40013000 	.word	0x40013000
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020000 	.word	0x40020000

08002a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	607b      	str	r3, [r7, #4]
 8002a82:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a86:	4a0f      	ldr	r2, [pc, #60]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	603b      	str	r3, [r7, #0]
 8002a9e:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	4a08      	ldr	r2, [pc, #32]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aaa:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_MspInit+0x4c>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800

08002ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002acc:	e7fe      	b.n	8002acc <NMI_Handler+0x4>

08002ace <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ad2:	e7fe      	b.n	8002ad2 <HardFault_Handler+0x4>

08002ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ad8:	e7fe      	b.n	8002ad8 <MemManage_Handler+0x4>

08002ada <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ada:	b480      	push	{r7}
 8002adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ade:	e7fe      	b.n	8002ade <BusFault_Handler+0x4>

08002ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ae4:	e7fe      	b.n	8002ae4 <UsageFault_Handler+0x4>

08002ae6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aea:	bf00      	nop
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b02:	b480      	push	{r7}
 8002b04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b14:	f000 fe0c 	bl	8003730 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <USART1_IRQHandler+0x10>)
 8002b22:	f004 ffa9 	bl	8007a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200004b8 	.word	0x200004b8

08002b30 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <DMA2_Stream1_IRQHandler+0x10>)
 8002b36:	f001 f8e9 	bl	8003d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	20000458 	.word	0x20000458

08002b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
	return 1;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <_kill>:

int _kill(int pid, int sig)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b5e:	f005 fef7 	bl	8008950 <__errno>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2216      	movs	r2, #22
 8002b66:	601a      	str	r2, [r3, #0]
	return -1;
 8002b68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <_exit>:

void _exit (int status)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ffe7 	bl	8002b54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b86:	e7fe      	b.n	8002b86 <_exit+0x12>

08002b88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	e00a      	b.n	8002bb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b9a:	f3af 8000 	nop.w
 8002b9e:	4601      	mov	r1, r0
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	60ba      	str	r2, [r7, #8]
 8002ba6:	b2ca      	uxtb	r2, r1
 8002ba8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	3301      	adds	r3, #1
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	dbf0      	blt.n	8002b9a <_read+0x12>
	}

return len;
 8002bb8:	687b      	ldr	r3, [r7, #4]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	e009      	b.n	8002be8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	1c5a      	adds	r2, r3, #1
 8002bd8:	60ba      	str	r2, [r7, #8]
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	3301      	adds	r3, #1
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	dbf1      	blt.n	8002bd4 <_write+0x12>
	}
	return len;
 8002bf0:	687b      	ldr	r3, [r7, #4]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <_close>:

int _close(int file)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
	return -1;
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
 8002c1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c22:	605a      	str	r2, [r3, #4]
	return 0;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <_isatty>:

int _isatty(int file)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
	return 1;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
	return 0;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c6c:	4a14      	ldr	r2, [pc, #80]	; (8002cc0 <_sbrk+0x5c>)
 8002c6e:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <_sbrk+0x60>)
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c78:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <_sbrk+0x64>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c80:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <_sbrk+0x64>)
 8002c82:	4a12      	ldr	r2, [pc, #72]	; (8002ccc <_sbrk+0x68>)
 8002c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c86:	4b10      	ldr	r3, [pc, #64]	; (8002cc8 <_sbrk+0x64>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d207      	bcs.n	8002ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c94:	f005 fe5c 	bl	8008950 <__errno>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca2:	e009      	b.n	8002cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <_sbrk+0x64>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002caa:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <_sbrk+0x64>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	4a05      	ldr	r2, [pc, #20]	; (8002cc8 <_sbrk+0x64>)
 8002cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20020000 	.word	0x20020000
 8002cc4:	00000400 	.word	0x00000400
 8002cc8:	2000040c 	.word	0x2000040c
 8002ccc:	20000650 	.word	0x20000650

08002cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <SystemInit+0x20>)
 8002cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cda:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <SystemInit+0x20>)
 8002cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
DMA_HandleTypeDef hdma_tim1_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b096      	sub	sp, #88	; 0x58
 8002cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cfa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	605a      	str	r2, [r3, #4]
 8002d04:	609a      	str	r2, [r3, #8]
 8002d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
 8002d20:	611a      	str	r2, [r3, #16]
 8002d22:	615a      	str	r2, [r3, #20]
 8002d24:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	2220      	movs	r2, #32
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f005 fe49 	bl	80089c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d32:	4b3e      	ldr	r3, [pc, #248]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d34:	4a3e      	ldr	r2, [pc, #248]	; (8002e30 <MX_TIM1_Init+0x13c>)
 8002d36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d38:	4b3c      	ldr	r3, [pc, #240]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 125-1;
 8002d44:	4b39      	ldr	r3, [pc, #228]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d46:	227c      	movs	r2, #124	; 0x7c
 8002d48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d4a:	4b38      	ldr	r3, [pc, #224]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d56:	4b35      	ldr	r3, [pc, #212]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d5c:	4833      	ldr	r0, [pc, #204]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d5e:	f003 fc6c 	bl	800663a <HAL_TIM_Base_Init>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002d68:	f7ff fdb0 	bl	80028cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d70:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d72:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d76:	4619      	mov	r1, r3
 8002d78:	482c      	ldr	r0, [pc, #176]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d7a:	f004 f83f 	bl	8006dfc <HAL_TIM_ConfigClockSource>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002d84:	f7ff fda2 	bl	80028cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d88:	4828      	ldr	r0, [pc, #160]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002d8a:	f003 fca5 	bl	80066d8 <HAL_TIM_PWM_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002d94:	f7ff fd9a 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002da0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002da4:	4619      	mov	r1, r3
 8002da6:	4821      	ldr	r0, [pc, #132]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002da8:	f004 fc96 	bl	80076d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002db2:	f7ff fd8b 	bl	80028cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002db6:	2360      	movs	r3, #96	; 0x60
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4814      	ldr	r0, [pc, #80]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002ddc:	f003 ff4c 	bl	8006c78 <HAL_TIM_PWM_ConfigChannel>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002de6:	f7ff fd71 	bl	80028cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002dea:	2300      	movs	r3, #0
 8002dec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e04:	2300      	movs	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e08:	1d3b      	adds	r3, r7, #4
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4807      	ldr	r0, [pc, #28]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002e0e:	f004 fcd1 	bl	80077b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002e18:	f7ff fd58 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e1c:	4803      	ldr	r0, [pc, #12]	; (8002e2c <MX_TIM1_Init+0x138>)
 8002e1e:	f000 f85d 	bl	8002edc <HAL_TIM_MspPostInit>

}
 8002e22:	bf00      	nop
 8002e24:	3758      	adds	r7, #88	; 0x58
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000410 	.word	0x20000410
 8002e30:	40010000 	.word	0x40010000

08002e34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a22      	ldr	r2, [pc, #136]	; (8002ecc <HAL_TIM_Base_MspInit+0x98>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d13e      	bne.n	8002ec4 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <HAL_TIM_Base_MspInit+0x9c>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4e:	4a20      	ldr	r2, [pc, #128]	; (8002ed0 <HAL_TIM_Base_MspInit+0x9c>)
 8002e50:	f043 0301 	orr.w	r3, r3, #1
 8002e54:	6453      	str	r3, [r2, #68]	; 0x44
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <HAL_TIM_Base_MspInit+0x9c>)
 8002e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	60fb      	str	r3, [r7, #12]
 8002e60:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002e62:	4b1c      	ldr	r3, [pc, #112]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e64:	4a1c      	ldr	r2, [pc, #112]	; (8002ed8 <HAL_TIM_Base_MspInit+0xa4>)
 8002e66:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002e68:	4b1a      	ldr	r3, [pc, #104]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e6a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002e6e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e70:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e72:	2240      	movs	r2, #64	; 0x40
 8002e74:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e76:	4b17      	ldr	r3, [pc, #92]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002e7c:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e82:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e84:	4b13      	ldr	r3, [pc, #76]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e8a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e8c:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e92:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002e94:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e9a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002e9c:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ea2:	4b0c      	ldr	r3, [pc, #48]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002ea8:	480a      	ldr	r0, [pc, #40]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002eaa:	f000 fd97 	bl	80039dc <HAL_DMA_Init>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002eb4:	f7ff fd0a 	bl	80028cc <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a06      	ldr	r2, [pc, #24]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ebc:	625a      	str	r2, [r3, #36]	; 0x24
 8002ebe:	4a05      	ldr	r2, [pc, #20]	; (8002ed4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40010000 	.word	0x40010000
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	20000458 	.word	0x20000458
 8002ed8:	40026428 	.word	0x40026428

08002edc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 030c 	add.w	r3, r7, #12
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a12      	ldr	r2, [pc, #72]	; (8002f44 <HAL_TIM_MspPostInit+0x68>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d11e      	bne.n	8002f3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	4a10      	ldr	r2, [pc, #64]	; (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <HAL_TIM_MspPostInit+0x6c>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = NEO_OUT_Pin;
 8002f1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(NEO_OUT_GPIO_Port, &GPIO_InitStruct);
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	4619      	mov	r1, r3
 8002f36:	4805      	ldr	r0, [pc, #20]	; (8002f4c <HAL_TIM_MspPostInit+0x70>)
 8002f38:	f001 f952 	bl	80041e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f3c:	bf00      	nop
 8002f3e:	3720      	adds	r7, #32
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40010000 	.word	0x40010000
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40020000 	.word	0x40020000

08002f50 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <MX_USART1_UART_Init+0x50>)
 8002f58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f5a:	4b10      	ldr	r3, [pc, #64]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f68:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f74:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f76:	220c      	movs	r2, #12
 8002f78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f86:	4805      	ldr	r0, [pc, #20]	; (8002f9c <MX_USART1_UART_Init+0x4c>)
 8002f88:	f004 fc66 	bl	8007858 <HAL_UART_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f92:	f7ff fc9b 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200004b8 	.word	0x200004b8
 8002fa0:	40011000 	.word	0x40011000

08002fa4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08a      	sub	sp, #40	; 0x28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fac:	f107 0314 	add.w	r3, r7, #20
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
 8002fba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a1d      	ldr	r2, [pc, #116]	; (8003038 <HAL_UART_MspInit+0x94>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d134      	bne.n	8003030 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]
 8002fca:	4b1c      	ldr	r3, [pc, #112]	; (800303c <HAL_UART_MspInit+0x98>)
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fce:	4a1b      	ldr	r2, [pc, #108]	; (800303c <HAL_UART_MspInit+0x98>)
 8002fd0:	f043 0310 	orr.w	r3, r3, #16
 8002fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002fd6:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_UART_MspInit+0x98>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	613b      	str	r3, [r7, #16]
 8002fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <HAL_UART_MspInit+0x98>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	4a14      	ldr	r2, [pc, #80]	; (800303c <HAL_UART_MspInit+0x98>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff2:	4b12      	ldr	r3, [pc, #72]	; (800303c <HAL_UART_MspInit+0x98>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ffe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003004:	2302      	movs	r3, #2
 8003006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300c:	2303      	movs	r3, #3
 800300e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003010:	2307      	movs	r3, #7
 8003012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003014:	f107 0314 	add.w	r3, r7, #20
 8003018:	4619      	mov	r1, r3
 800301a:	4809      	ldr	r0, [pc, #36]	; (8003040 <HAL_UART_MspInit+0x9c>)
 800301c:	f001 f8e0 	bl	80041e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003020:	2200      	movs	r2, #0
 8003022:	2100      	movs	r1, #0
 8003024:	2025      	movs	r0, #37	; 0x25
 8003026:	f000 fca2 	bl	800396e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800302a:	2025      	movs	r0, #37	; 0x25
 800302c:	f000 fcbb 	bl	80039a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003030:	bf00      	nop
 8003032:	3728      	adds	r7, #40	; 0x28
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40011000 	.word	0x40011000
 800303c:	40023800 	.word	0x40023800
 8003040:	40020000 	.word	0x40020000

08003044 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003044:	f8df d034 	ldr.w	sp, [pc, #52]	; 800307c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003048:	480d      	ldr	r0, [pc, #52]	; (8003080 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800304a:	490e      	ldr	r1, [pc, #56]	; (8003084 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800304c:	4a0e      	ldr	r2, [pc, #56]	; (8003088 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800304e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003050:	e002      	b.n	8003058 <LoopCopyDataInit>

08003052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003056:	3304      	adds	r3, #4

08003058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800305a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800305c:	d3f9      	bcc.n	8003052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800305e:	4a0b      	ldr	r2, [pc, #44]	; (800308c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003060:	4c0b      	ldr	r4, [pc, #44]	; (8003090 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003064:	e001      	b.n	800306a <LoopFillZerobss>

08003066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003068:	3204      	adds	r2, #4

0800306a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800306a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800306c:	d3fb      	bcc.n	8003066 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800306e:	f7ff fe2f 	bl	8002cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003072:	f005 fc73 	bl	800895c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003076:	f7ff fb89 	bl	800278c <main>
  bx  lr    
 800307a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800307c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003084:	2000026c 	.word	0x2000026c
  ldr r2, =_sidata
 8003088:	0800d408 	.word	0x0800d408
  ldr r2, =_sbss
 800308c:	2000026c 	.word	0x2000026c
  ldr r4, =_ebss
 8003090:	2000064c 	.word	0x2000064c

08003094 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003094:	e7fe      	b.n	8003094 <ADC_IRQHandler>

08003096 <scale8>:
// LED write buffer
#define WR_BUF_LEN (NUM_BPP * 8 * 2)
uint16_t wr_buf[WR_BUF_LEN] = {0};
uint_fast8_t wr_buf_p = 0;

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	460a      	mov	r2, r1
 80030a0:	71fb      	strb	r3, [r7, #7]
 80030a2:	4613      	mov	r3, r2
 80030a4:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	79ba      	ldrb	r2, [r7, #6]
 80030aa:	fb02 f303 	mul.w	r3, r2, r3
 80030ae:	121b      	asrs	r3, r3, #8
 80030b0:	b2db      	uxtb	r3, r3
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <led_set_RGB>:

// Set a single color (RGB) to index
void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4604      	mov	r4, r0
 80030c8:	4608      	mov	r0, r1
 80030ca:	4611      	mov	r1, r2
 80030cc:	461a      	mov	r2, r3
 80030ce:	4623      	mov	r3, r4
 80030d0:	71fb      	strb	r3, [r7, #7]
 80030d2:	4603      	mov	r3, r0
 80030d4:	71bb      	strb	r3, [r7, #6]
 80030d6:	460b      	mov	r3, r1
 80030d8:	717b      	strb	r3, [r7, #5]
 80030da:	4613      	mov	r3, r2
 80030dc:	713b      	strb	r3, [r7, #4]

	r = r * ((float)LED_BRIGHTNESS/100);
 80030de:	79bb      	ldrb	r3, [r7, #6]
 80030e0:	ee07 3a90 	vmov	s15, r3
 80030e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030e8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003188 <led_set_RGB+0xc8>
 80030ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030f4:	edc7 7a00 	vstr	s15, [r7]
 80030f8:	783b      	ldrb	r3, [r7, #0]
 80030fa:	71bb      	strb	r3, [r7, #6]
	g = g * ((float)LED_BRIGHTNESS/100);
 80030fc:	797b      	ldrb	r3, [r7, #5]
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003106:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003188 <led_set_RGB+0xc8>
 800310a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800310e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003112:	edc7 7a00 	vstr	s15, [r7]
 8003116:	783b      	ldrb	r3, [r7, #0]
 8003118:	717b      	strb	r3, [r7, #5]
	b = b * ((float)LED_BRIGHTNESS/100);
 800311a:	793b      	ldrb	r3, [r7, #4]
 800311c:	ee07 3a90 	vmov	s15, r3
 8003120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003124:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003188 <led_set_RGB+0xc8>
 8003128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003130:	edc7 7a00 	vstr	s15, [r7]
 8003134:	783b      	ldrb	r3, [r7, #0]
 8003136:	713b      	strb	r3, [r7, #4]
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 8003138:	79fa      	ldrb	r2, [r7, #7]
 800313a:	4613      	mov	r3, r2
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	189c      	adds	r4, r3, r2
 8003140:	797b      	ldrb	r3, [r7, #5]
 8003142:	21b0      	movs	r1, #176	; 0xb0
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ffa6 	bl	8003096 <scale8>
 800314a:	4603      	mov	r3, r0
 800314c:	461a      	mov	r2, r3
 800314e:	4b0f      	ldr	r3, [pc, #60]	; (800318c <led_set_RGB+0xcc>)
 8003150:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 8003152:	79fa      	ldrb	r2, [r7, #7]
 8003154:	4613      	mov	r3, r2
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	4413      	add	r3, r2
 800315a:	3301      	adds	r3, #1
 800315c:	490b      	ldr	r1, [pc, #44]	; (800318c <led_set_RGB+0xcc>)
 800315e:	79ba      	ldrb	r2, [r7, #6]
 8003160:	54ca      	strb	r2, [r1, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 8003162:	79fa      	ldrb	r2, [r7, #7]
 8003164:	4613      	mov	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4413      	add	r3, r2
 800316a:	1c9c      	adds	r4, r3, #2
 800316c:	793b      	ldrb	r3, [r7, #4]
 800316e:	21f0      	movs	r1, #240	; 0xf0
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff ff90 	bl	8003096 <scale8>
 8003176:	4603      	mov	r3, r0
 8003178:	461a      	mov	r2, r3
 800317a:	4b04      	ldr	r3, [pc, #16]	; (800318c <led_set_RGB+0xcc>)
 800317c:	551a      	strb	r2, [r3, r4]

}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	bd90      	pop	{r4, r7, pc}
 8003186:	bf00      	nop
 8003188:	3e99999a 	.word	0x3e99999a
 800318c:	200004fc 	.word	0x200004fc

08003190 <led_render>:
void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w) {
  for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) led_set_RGBW(i, r, g, b, w);
}

// Shuttle the data to the LEDs!
void led_render() {
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
  if(wr_buf_p != 0 || hdma_tim1_ch1.State != HAL_DMA_STATE_READY) {
 8003196:	4b50      	ldr	r3, [pc, #320]	; (80032d8 <led_render+0x148>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <led_render+0x1a>
 800319e:	4b4f      	ldr	r3, [pc, #316]	; (80032dc <led_render+0x14c>)
 80031a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d015      	beq.n	80031d6 <led_render+0x46>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	71fb      	strb	r3, [r7, #7]
 80031ae:	e007      	b.n	80031c0 <led_render+0x30>
 80031b0:	79fb      	ldrb	r3, [r7, #7]
 80031b2:	4a4b      	ldr	r2, [pc, #300]	; (80032e0 <led_render+0x150>)
 80031b4:	2100      	movs	r1, #0
 80031b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	3301      	adds	r3, #1
 80031be:	71fb      	strb	r3, [r7, #7]
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	2b2f      	cmp	r3, #47	; 0x2f
 80031c4:	d9f4      	bls.n	80031b0 <led_render+0x20>
    wr_buf_p = 0;
 80031c6:	4b44      	ldr	r3, [pc, #272]	; (80032d8 <led_render+0x148>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80031cc:	2100      	movs	r1, #0
 80031ce:	4845      	ldr	r0, [pc, #276]	; (80032e4 <led_render+0x154>)
 80031d0:	f003 fc8c 	bl	8006aec <HAL_TIM_PWM_Stop_DMA>
    return;
 80031d4:	e07c      	b.n	80032d0 <led_render+0x140>
  }
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80031d6:	2300      	movs	r3, #0
 80031d8:	603b      	str	r3, [r7, #0]
 80031da:	e06d      	b.n	80032b8 <led_render+0x128>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 80031dc:	4b42      	ldr	r3, [pc, #264]	; (80032e8 <led_render+0x158>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	dd01      	ble.n	80031f4 <led_render+0x64>
 80031f0:	2150      	movs	r1, #80	; 0x50
 80031f2:	e000      	b.n	80031f6 <led_render+0x66>
 80031f4:	2128      	movs	r1, #40	; 0x28
 80031f6:	4a3a      	ldr	r2, [pc, #232]	; (80032e0 <led_render+0x150>)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 80031fe:	4b3a      	ldr	r3, [pc, #232]	; (80032e8 <led_render+0x158>)
 8003200:	785b      	ldrb	r3, [r3, #1]
 8003202:	461a      	mov	r2, r3
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800320e:	2b00      	cmp	r3, #0
 8003210:	dd01      	ble.n	8003216 <led_render+0x86>
 8003212:	2150      	movs	r1, #80	; 0x50
 8003214:	e000      	b.n	8003218 <led_render+0x88>
 8003216:	2128      	movs	r1, #40	; 0x28
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	3308      	adds	r3, #8
 800321c:	4a30      	ldr	r2, [pc, #192]	; (80032e0 <led_render+0x150>)
 800321e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 8003222:	4b31      	ldr	r3, [pc, #196]	; (80032e8 <led_render+0x158>)
 8003224:	789b      	ldrb	r3, [r3, #2]
 8003226:	461a      	mov	r2, r3
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003232:	2b00      	cmp	r3, #0
 8003234:	dd01      	ble.n	800323a <led_render+0xaa>
 8003236:	2150      	movs	r1, #80	; 0x50
 8003238:	e000      	b.n	800323c <led_render+0xac>
 800323a:	2128      	movs	r1, #40	; 0x28
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	3310      	adds	r3, #16
 8003240:	4a27      	ldr	r2, [pc, #156]	; (80032e0 <led_render+0x150>)
 8003242:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 8003246:	4b28      	ldr	r3, [pc, #160]	; (80032e8 <led_render+0x158>)
 8003248:	78db      	ldrb	r3, [r3, #3]
 800324a:	461a      	mov	r2, r3
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003256:	2b00      	cmp	r3, #0
 8003258:	dd01      	ble.n	800325e <led_render+0xce>
 800325a:	2150      	movs	r1, #80	; 0x50
 800325c:	e000      	b.n	8003260 <led_render+0xd0>
 800325e:	2128      	movs	r1, #40	; 0x28
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	3318      	adds	r3, #24
 8003264:	4a1e      	ldr	r2, [pc, #120]	; (80032e0 <led_render+0x150>)
 8003266:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 800326a:	4b1f      	ldr	r3, [pc, #124]	; (80032e8 <led_render+0x158>)
 800326c:	791b      	ldrb	r3, [r3, #4]
 800326e:	461a      	mov	r2, r3
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327a:	2b00      	cmp	r3, #0
 800327c:	dd01      	ble.n	8003282 <led_render+0xf2>
 800327e:	2150      	movs	r1, #80	; 0x50
 8003280:	e000      	b.n	8003284 <led_render+0xf4>
 8003282:	2128      	movs	r1, #40	; 0x28
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	3320      	adds	r3, #32
 8003288:	4a15      	ldr	r2, [pc, #84]	; (80032e0 <led_render+0x150>)
 800328a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 800328e:	4b16      	ldr	r3, [pc, #88]	; (80032e8 <led_render+0x158>)
 8003290:	795b      	ldrb	r3, [r3, #5]
 8003292:	461a      	mov	r2, r3
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329e:	2b00      	cmp	r3, #0
 80032a0:	dd01      	ble.n	80032a6 <led_render+0x116>
 80032a2:	2150      	movs	r1, #80	; 0x50
 80032a4:	e000      	b.n	80032a8 <led_render+0x118>
 80032a6:	2128      	movs	r1, #40	; 0x28
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	3328      	adds	r3, #40	; 0x28
 80032ac:	4a0c      	ldr	r2, [pc, #48]	; (80032e0 <led_render+0x150>)
 80032ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	603b      	str	r3, [r7, #0]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	2b07      	cmp	r3, #7
 80032bc:	d98e      	bls.n	80031dc <led_render+0x4c>
  }


  HAL_TIM_PWM_Start_DMA(&LED_TIMER, LED_DMA_CHANNEL, (uint32_t *)wr_buf, WR_BUF_LEN);
 80032be:	2330      	movs	r3, #48	; 0x30
 80032c0:	4a07      	ldr	r2, [pc, #28]	; (80032e0 <led_render+0x150>)
 80032c2:	2100      	movs	r1, #0
 80032c4:	4807      	ldr	r0, [pc, #28]	; (80032e4 <led_render+0x154>)
 80032c6:	f003 fa61 	bl	800678c <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2; // Since we're ready for the next buffer
 80032ca:	4b03      	ldr	r3, [pc, #12]	; (80032d8 <led_render+0x148>)
 80032cc:	2202      	movs	r2, #2
 80032ce:	601a      	str	r2, [r3, #0]
}
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	20000634 	.word	0x20000634
 80032dc:	20000458 	.word	0x20000458
 80032e0:	200005d4 	.word	0x200005d4
 80032e4:	20000410 	.word	0x20000410
 80032e8:	200004fc 	.word	0x200004fc

080032ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 80032f4:	4b3a      	ldr	r3, [pc, #232]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b47      	cmp	r3, #71	; 0x47
 80032fa:	d854      	bhi.n	80033a6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xba>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80032fc:	2300      	movs	r3, #0
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	e048      	b.n	8003394 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa8>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8003302:	4b37      	ldr	r3, [pc, #220]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4613      	mov	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	4413      	add	r3, r2
 800330c:	4a35      	ldr	r2, [pc, #212]	; (80033e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800330e:	5cd3      	ldrb	r3, [r2, r3]
 8003310:	461a      	mov	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800331c:	2b00      	cmp	r3, #0
 800331e:	dd01      	ble.n	8003324 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 8003320:	2150      	movs	r1, #80	; 0x50
 8003322:	e000      	b.n	8003326 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 8003324:	2128      	movs	r1, #40	; 0x28
 8003326:	4a30      	ldr	r2, [pc, #192]	; (80033e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800332e:	4b2c      	ldr	r3, [pc, #176]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	4613      	mov	r3, r2
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	4413      	add	r3, r2
 8003338:	3301      	adds	r3, #1
 800333a:	4a2a      	ldr	r2, [pc, #168]	; (80033e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800333c:	5cd3      	ldrb	r3, [r2, r3]
 800333e:	461a      	mov	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800334a:	2b00      	cmp	r3, #0
 800334c:	dd01      	ble.n	8003352 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x66>
 800334e:	2150      	movs	r1, #80	; 0x50
 8003350:	e000      	b.n	8003354 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 8003352:	2128      	movs	r1, #40	; 0x28
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	3308      	adds	r3, #8
 8003358:	4a23      	ldr	r2, [pc, #140]	; (80033e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800335a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 800335e:	4b20      	ldr	r3, [pc, #128]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	4613      	mov	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	4413      	add	r3, r2
 8003368:	3302      	adds	r3, #2
 800336a:	4a1e      	ldr	r2, [pc, #120]	; (80033e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800336c:	5cd3      	ldrb	r3, [r2, r3]
 800336e:	461a      	mov	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337a:	2b00      	cmp	r3, #0
 800337c:	dd01      	ble.n	8003382 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 800337e:	2150      	movs	r1, #80	; 0x50
 8003380:	e000      	b.n	8003384 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 8003382:	2128      	movs	r1, #40	; 0x28
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	3310      	adds	r3, #16
 8003388:	4a17      	ldr	r2, [pc, #92]	; (80033e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800338a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	3301      	adds	r3, #1
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b07      	cmp	r3, #7
 8003398:	d9b3      	bls.n	8003302 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }

    wr_buf_p++;
 800339a:	4b11      	ldr	r3, [pc, #68]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	3301      	adds	r3, #1
 80033a0:	4a0f      	ldr	r2, [pc, #60]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80033a2:	6013      	str	r3, [r2, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 80033a4:	e016      	b.n	80033d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80033a6:	4b0e      	ldr	r3, [pc, #56]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2b49      	cmp	r3, #73	; 0x49
 80033ac:	d812      	bhi.n	80033d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	72fb      	strb	r3, [r7, #11]
 80033b2:	e007      	b.n	80033c4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>
 80033b4:	7afb      	ldrb	r3, [r7, #11]
 80033b6:	4a0c      	ldr	r2, [pc, #48]	; (80033e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80033b8:	2100      	movs	r1, #0
 80033ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80033be:	7afb      	ldrb	r3, [r7, #11]
 80033c0:	3301      	adds	r3, #1
 80033c2:	72fb      	strb	r3, [r7, #11]
 80033c4:	7afb      	ldrb	r3, [r7, #11]
 80033c6:	2b17      	cmp	r3, #23
 80033c8:	d9f4      	bls.n	80033b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>
    wr_buf_p++;
 80033ca:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3301      	adds	r3, #1
 80033d0:	4a03      	ldr	r2, [pc, #12]	; (80033e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80033d2:	6013      	str	r3, [r2, #0]
}
 80033d4:	bf00      	nop
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	20000634 	.word	0x20000634
 80033e4:	200004fc 	.word	0x200004fc
 80033e8:	200005d4 	.word	0x200005d4

080033ec <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 80033f4:	4b3e      	ldr	r3, [pc, #248]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b47      	cmp	r3, #71	; 0x47
 80033fa:	d855      	bhi.n	80034a8 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
    // We're in. Fill the odd buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	e049      	b.n	8003496 <HAL_TIM_PWM_PulseFinishedCallback+0xaa>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8003402:	4b3b      	ldr	r3, [pc, #236]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	4613      	mov	r3, r2
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	4413      	add	r3, r2
 800340c:	4a39      	ldr	r2, [pc, #228]	; (80034f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800340e:	5cd3      	ldrb	r3, [r2, r3]
 8003410:	461a      	mov	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800341c:	2b00      	cmp	r3, #0
 800341e:	dd01      	ble.n	8003424 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8003420:	2150      	movs	r1, #80	; 0x50
 8003422:	e000      	b.n	8003426 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8003424:	2128      	movs	r1, #40	; 0x28
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	3318      	adds	r3, #24
 800342a:	4a33      	ldr	r2, [pc, #204]	; (80034f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800342c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8003430:	4b2f      	ldr	r3, [pc, #188]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	4613      	mov	r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4413      	add	r3, r2
 800343a:	3301      	adds	r3, #1
 800343c:	4a2d      	ldr	r2, [pc, #180]	; (80034f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800343e:	5cd3      	ldrb	r3, [r2, r3]
 8003440:	461a      	mov	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800344c:	2b00      	cmp	r3, #0
 800344e:	dd01      	ble.n	8003454 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8003450:	2150      	movs	r1, #80	; 0x50
 8003452:	e000      	b.n	8003456 <HAL_TIM_PWM_PulseFinishedCallback+0x6a>
 8003454:	2128      	movs	r1, #40	; 0x28
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3320      	adds	r3, #32
 800345a:	4a27      	ldr	r2, [pc, #156]	; (80034f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800345c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8003460:	4b23      	ldr	r3, [pc, #140]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4413      	add	r3, r2
 800346a:	3302      	adds	r3, #2
 800346c:	4a21      	ldr	r2, [pc, #132]	; (80034f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800346e:	5cd3      	ldrb	r3, [r2, r3]
 8003470:	461a      	mov	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347c:	2b00      	cmp	r3, #0
 800347e:	dd01      	ble.n	8003484 <HAL_TIM_PWM_PulseFinishedCallback+0x98>
 8003480:	2150      	movs	r1, #80	; 0x50
 8003482:	e000      	b.n	8003486 <HAL_TIM_PWM_PulseFinishedCallback+0x9a>
 8003484:	2128      	movs	r1, #40	; 0x28
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	3328      	adds	r3, #40	; 0x28
 800348a:	4a1b      	ldr	r2, [pc, #108]	; (80034f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800348c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	3301      	adds	r3, #1
 8003494:	60fb      	str	r3, [r7, #12]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2b07      	cmp	r3, #7
 800349a:	d9b2      	bls.n	8003402 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }

    wr_buf_p++;
 800349c:	4b14      	ldr	r3, [pc, #80]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	3301      	adds	r3, #1
 80034a2:	4a13      	ldr	r2, [pc, #76]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80034a4:	6013      	str	r3, [r2, #0]
  } else {
    // We're done. Lean back and until next time!
    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
  }
}
 80034a6:	e01e      	b.n	80034e6 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80034a8:	4b11      	ldr	r3, [pc, #68]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b49      	cmp	r3, #73	; 0x49
 80034ae:	d813      	bhi.n	80034d8 <HAL_TIM_PWM_PulseFinishedCallback+0xec>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80034b0:	2318      	movs	r3, #24
 80034b2:	72fb      	strb	r3, [r7, #11]
 80034b4:	e007      	b.n	80034c6 <HAL_TIM_PWM_PulseFinishedCallback+0xda>
 80034b6:	7afb      	ldrb	r3, [r7, #11]
 80034b8:	4a0f      	ldr	r2, [pc, #60]	; (80034f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 80034ba:	2100      	movs	r1, #0
 80034bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80034c0:	7afb      	ldrb	r3, [r7, #11]
 80034c2:	3301      	adds	r3, #1
 80034c4:	72fb      	strb	r3, [r7, #11]
 80034c6:	7afb      	ldrb	r3, [r7, #11]
 80034c8:	2b2f      	cmp	r3, #47	; 0x2f
 80034ca:	d9f4      	bls.n	80034b6 <HAL_TIM_PWM_PulseFinishedCallback+0xca>
    ++wr_buf_p;
 80034cc:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	3301      	adds	r3, #1
 80034d2:	4a07      	ldr	r2, [pc, #28]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80034d4:	6013      	str	r3, [r2, #0]
}
 80034d6:	e006      	b.n	80034e6 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
    wr_buf_p = 0;
 80034d8:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80034de:	2100      	movs	r1, #0
 80034e0:	4806      	ldr	r0, [pc, #24]	; (80034fc <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 80034e2:	f003 fb03 	bl	8006aec <HAL_TIM_PWM_Stop_DMA>
}
 80034e6:	bf00      	nop
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000634 	.word	0x20000634
 80034f4:	200004fc 	.word	0x200004fc
 80034f8:	200005d4 	.word	0x200005d4
 80034fc:	20000410 	.word	0x20000410

08003500 <hsl_to_rgb>:

// Fast hsl2rgb algorithm: https://stackoverflow.com/questions/13105185/fast-algorithm-for-rgb-hsl-conversion
uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
 800350a:	460b      	mov	r3, r1
 800350c:	71bb      	strb	r3, [r7, #6]
 800350e:	4613      	mov	r3, r2
 8003510:	717b      	strb	r3, [r7, #5]
	if(l == 0) return 0;
 8003512:	797b      	ldrb	r3, [r7, #5]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <hsl_to_rgb+0x1c>
 8003518:	2300      	movs	r3, #0
 800351a:	e0b1      	b.n	8003680 <hsl_to_rgb+0x180>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 800351c:	797b      	ldrb	r3, [r7, #5]
 800351e:	b29b      	uxth	r3, r3
 8003520:	3301      	adds	r3, #1
 8003522:	b29b      	uxth	r3, r3
 8003524:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 8003526:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800352a:	2b00      	cmp	r3, #0
 800352c:	db09      	blt.n	8003542 <hsl_to_rgb+0x42>
 800352e:	89bb      	ldrh	r3, [r7, #12]
 8003530:	b29b      	uxth	r3, r3
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	79ba      	ldrb	r2, [r7, #6]
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	121b      	asrs	r3, r3, #8
 800353c:	b2db      	uxtb	r3, r3
 800353e:	74fb      	strb	r3, [r7, #19]
 8003540:	e00a      	b.n	8003558 <hsl_to_rgb+0x58>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8003542:	89bb      	ldrh	r3, [r7, #12]
 8003544:	b29b      	uxth	r3, r3
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800354c:	79ba      	ldrb	r2, [r7, #6]
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	121b      	asrs	r3, r3, #8
 8003554:	b2db      	uxtb	r3, r3
 8003556:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 8003558:	79fb      	ldrb	r3, [r7, #7]
 800355a:	b29b      	uxth	r3, r3
 800355c:	461a      	mov	r2, r3
 800355e:	0052      	lsls	r2, r2, #1
 8003560:	4413      	add	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	b29b      	uxth	r3, r3
 8003566:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 8003568:	897b      	ldrh	r3, [r7, #10]
 800356a:	b29b      	uxth	r3, r3
 800356c:	b2db      	uxtb	r3, r3
 800356e:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 8003570:	7d3b      	ldrb	r3, [r7, #20]
 8003572:	b2db      	uxtb	r3, r3
 8003574:	b29b      	uxth	r3, r3
 8003576:	3301      	adds	r3, #1
 8003578:	b29b      	uxth	r3, r3
 800357a:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 800357c:	897b      	ldrh	r3, [r7, #10]
 800357e:	b29b      	uxth	r3, r3
 8003580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d109      	bne.n	800359c <hsl_to_rgb+0x9c>
 8003588:	89fb      	ldrh	r3, [r7, #14]
 800358a:	b29b      	uxth	r3, r3
 800358c:	7cfa      	ldrb	r2, [r7, #19]
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	fb02 f303 	mul.w	r3, r2, r3
 8003594:	121b      	asrs	r3, r3, #8
 8003596:	b2db      	uxtb	r3, r3
 8003598:	74bb      	strb	r3, [r7, #18]
 800359a:	e00a      	b.n	80035b2 <hsl_to_rgb+0xb2>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 800359c:	89fb      	ldrh	r3, [r7, #14]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80035a4:	7cfa      	ldrb	r2, [r7, #19]
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	fb02 f303 	mul.w	r3, r2, r3
 80035ac:	121b      	asrs	r3, r3, #8
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	74bb      	strb	r3, [r7, #18]

	m = l - (c >> 1);
 80035b2:	7cfb      	ldrb	r3, [r7, #19]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	797a      	ldrb	r2, [r7, #5]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	747b      	strb	r3, [r7, #17]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 80035c2:	897b      	ldrh	r3, [r7, #10]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	0a1b      	lsrs	r3, r3, #8
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d839      	bhi.n	8003642 <hsl_to_rgb+0x142>
 80035ce:	a201      	add	r2, pc, #4	; (adr r2, 80035d4 <hsl_to_rgb+0xd4>)
 80035d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d4:	080035e9 	.word	0x080035e9
 80035d8:	080035fb 	.word	0x080035fb
 80035dc:	0800360d 	.word	0x0800360d
 80035e0:	0800361f 	.word	0x0800361f
 80035e4:	08003631 	.word	0x08003631
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	75fb      	strb	r3, [r7, #23]
 80035ee:	7cbb      	ldrb	r3, [r7, #18]
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	75bb      	strb	r3, [r7, #22]
 80035f4:	2300      	movs	r3, #0
 80035f6:	757b      	strb	r3, [r7, #21]
 80035f8:	e02c      	b.n	8003654 <hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 80035fa:	7cbb      	ldrb	r3, [r7, #18]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	75fb      	strb	r3, [r7, #23]
 8003600:	7cfb      	ldrb	r3, [r7, #19]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	75bb      	strb	r3, [r7, #22]
 8003606:	2300      	movs	r3, #0
 8003608:	757b      	strb	r3, [r7, #21]
 800360a:	e023      	b.n	8003654 <hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 800360c:	2300      	movs	r3, #0
 800360e:	75fb      	strb	r3, [r7, #23]
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	75bb      	strb	r3, [r7, #22]
 8003616:	7cbb      	ldrb	r3, [r7, #18]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	757b      	strb	r3, [r7, #21]
 800361c:	e01a      	b.n	8003654 <hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 800361e:	2300      	movs	r3, #0
 8003620:	75fb      	strb	r3, [r7, #23]
 8003622:	7cbb      	ldrb	r3, [r7, #18]
 8003624:	b2db      	uxtb	r3, r3
 8003626:	75bb      	strb	r3, [r7, #22]
 8003628:	7cfb      	ldrb	r3, [r7, #19]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	757b      	strb	r3, [r7, #21]
 800362e:	e011      	b.n	8003654 <hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 8003630:	7cbb      	ldrb	r3, [r7, #18]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	75fb      	strb	r3, [r7, #23]
 8003636:	2300      	movs	r3, #0
 8003638:	75bb      	strb	r3, [r7, #22]
 800363a:	7cfb      	ldrb	r3, [r7, #19]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	757b      	strb	r3, [r7, #21]
 8003640:	e008      	b.n	8003654 <hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	75fb      	strb	r3, [r7, #23]
 8003648:	2300      	movs	r3, #0
 800364a:	75bb      	strb	r3, [r7, #22]
 800364c:	7cbb      	ldrb	r3, [r7, #18]
 800364e:	b2db      	uxtb	r3, r3
 8003650:	757b      	strb	r3, [r7, #21]
 8003652:	bf00      	nop
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 8003654:	7dfb      	ldrb	r3, [r7, #23]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	461a      	mov	r2, r3
 800365a:	7c7b      	ldrb	r3, [r7, #17]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	4413      	add	r3, r2
 8003660:	041a      	lsls	r2, r3, #16
 8003662:	7dbb      	ldrb	r3, [r7, #22]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	4619      	mov	r1, r3
 8003668:	7c7b      	ldrb	r3, [r7, #17]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	440b      	add	r3, r1
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	431a      	orrs	r2, r3
 8003672:	7d7b      	ldrb	r3, [r7, #21]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	4619      	mov	r1, r3
 8003678:	7c7b      	ldrb	r3, [r7, #17]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	440b      	add	r3, r1
 800367e:	4313      	orrs	r3, r2
}
 8003680:	4618      	mov	r0, r3
 8003682:	371c      	adds	r7, #28
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003690:	4b0e      	ldr	r3, [pc, #56]	; (80036cc <HAL_Init+0x40>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a0d      	ldr	r2, [pc, #52]	; (80036cc <HAL_Init+0x40>)
 8003696:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800369a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800369c:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <HAL_Init+0x40>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0a      	ldr	r2, [pc, #40]	; (80036cc <HAL_Init+0x40>)
 80036a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036a8:	4b08      	ldr	r3, [pc, #32]	; (80036cc <HAL_Init+0x40>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a07      	ldr	r2, [pc, #28]	; (80036cc <HAL_Init+0x40>)
 80036ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036b4:	2003      	movs	r0, #3
 80036b6:	f000 f94f 	bl	8003958 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036ba:	200f      	movs	r0, #15
 80036bc:	f000 f808 	bl	80036d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036c0:	f7ff f9da 	bl	8002a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40023c00 	.word	0x40023c00

080036d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036d8:	4b12      	ldr	r3, [pc, #72]	; (8003724 <HAL_InitTick+0x54>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	4b12      	ldr	r3, [pc, #72]	; (8003728 <HAL_InitTick+0x58>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	4619      	mov	r1, r3
 80036e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f967 	bl	80039c2 <HAL_SYSTICK_Config>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e00e      	b.n	800371c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b0f      	cmp	r3, #15
 8003702:	d80a      	bhi.n	800371a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003704:	2200      	movs	r2, #0
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	f04f 30ff 	mov.w	r0, #4294967295
 800370c:	f000 f92f 	bl	800396e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003710:	4a06      	ldr	r2, [pc, #24]	; (800372c <HAL_InitTick+0x5c>)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	e000      	b.n	800371c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
}
 800371c:	4618      	mov	r0, r3
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	20000090 	.word	0x20000090
 8003728:	20000098 	.word	0x20000098
 800372c:	20000094 	.word	0x20000094

08003730 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003734:	4b06      	ldr	r3, [pc, #24]	; (8003750 <HAL_IncTick+0x20>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	461a      	mov	r2, r3
 800373a:	4b06      	ldr	r3, [pc, #24]	; (8003754 <HAL_IncTick+0x24>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4413      	add	r3, r2
 8003740:	4a04      	ldr	r2, [pc, #16]	; (8003754 <HAL_IncTick+0x24>)
 8003742:	6013      	str	r3, [r2, #0]
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000098 	.word	0x20000098
 8003754:	20000638 	.word	0x20000638

08003758 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return uwTick;
 800375c:	4b03      	ldr	r3, [pc, #12]	; (800376c <HAL_GetTick+0x14>)
 800375e:	681b      	ldr	r3, [r3, #0]
}
 8003760:	4618      	mov	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	20000638 	.word	0x20000638

08003770 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003778:	f7ff ffee 	bl	8003758 <HAL_GetTick>
 800377c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003788:	d005      	beq.n	8003796 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800378a:	4b0a      	ldr	r3, [pc, #40]	; (80037b4 <HAL_Delay+0x44>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4413      	add	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003796:	bf00      	nop
 8003798:	f7ff ffde 	bl	8003758 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d8f7      	bhi.n	8003798 <HAL_Delay+0x28>
  {
  }
}
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20000098 	.word	0x20000098

080037b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037c8:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <__NVIC_SetPriorityGrouping+0x44>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037d4:	4013      	ands	r3, r2
 80037d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ea:	4a04      	ldr	r2, [pc, #16]	; (80037fc <__NVIC_SetPriorityGrouping+0x44>)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	60d3      	str	r3, [r2, #12]
}
 80037f0:	bf00      	nop
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000ed00 	.word	0xe000ed00

08003800 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003804:	4b04      	ldr	r3, [pc, #16]	; (8003818 <__NVIC_GetPriorityGrouping+0x18>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	0a1b      	lsrs	r3, r3, #8
 800380a:	f003 0307 	and.w	r3, r3, #7
}
 800380e:	4618      	mov	r0, r3
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382a:	2b00      	cmp	r3, #0
 800382c:	db0b      	blt.n	8003846 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	f003 021f 	and.w	r2, r3, #31
 8003834:	4907      	ldr	r1, [pc, #28]	; (8003854 <__NVIC_EnableIRQ+0x38>)
 8003836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383a:	095b      	lsrs	r3, r3, #5
 800383c:	2001      	movs	r0, #1
 800383e:	fa00 f202 	lsl.w	r2, r0, r2
 8003842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	e000e100 	.word	0xe000e100

08003858 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	6039      	str	r1, [r7, #0]
 8003862:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003868:	2b00      	cmp	r3, #0
 800386a:	db0a      	blt.n	8003882 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	490c      	ldr	r1, [pc, #48]	; (80038a4 <__NVIC_SetPriority+0x4c>)
 8003872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003876:	0112      	lsls	r2, r2, #4
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	440b      	add	r3, r1
 800387c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003880:	e00a      	b.n	8003898 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	b2da      	uxtb	r2, r3
 8003886:	4908      	ldr	r1, [pc, #32]	; (80038a8 <__NVIC_SetPriority+0x50>)
 8003888:	79fb      	ldrb	r3, [r7, #7]
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	3b04      	subs	r3, #4
 8003890:	0112      	lsls	r2, r2, #4
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	440b      	add	r3, r1
 8003896:	761a      	strb	r2, [r3, #24]
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000e100 	.word	0xe000e100
 80038a8:	e000ed00 	.word	0xe000ed00

080038ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b089      	sub	sp, #36	; 0x24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f1c3 0307 	rsb	r3, r3, #7
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	bf28      	it	cs
 80038ca:	2304      	movcs	r3, #4
 80038cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	3304      	adds	r3, #4
 80038d2:	2b06      	cmp	r3, #6
 80038d4:	d902      	bls.n	80038dc <NVIC_EncodePriority+0x30>
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	3b03      	subs	r3, #3
 80038da:	e000      	b.n	80038de <NVIC_EncodePriority+0x32>
 80038dc:	2300      	movs	r3, #0
 80038de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e0:	f04f 32ff 	mov.w	r2, #4294967295
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43da      	mvns	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	401a      	ands	r2, r3
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038f4:	f04f 31ff 	mov.w	r1, #4294967295
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	fa01 f303 	lsl.w	r3, r1, r3
 80038fe:	43d9      	mvns	r1, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003904:	4313      	orrs	r3, r2
         );
}
 8003906:	4618      	mov	r0, r3
 8003908:	3724      	adds	r7, #36	; 0x24
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
	...

08003914 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3b01      	subs	r3, #1
 8003920:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003924:	d301      	bcc.n	800392a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003926:	2301      	movs	r3, #1
 8003928:	e00f      	b.n	800394a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800392a:	4a0a      	ldr	r2, [pc, #40]	; (8003954 <SysTick_Config+0x40>)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3b01      	subs	r3, #1
 8003930:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003932:	210f      	movs	r1, #15
 8003934:	f04f 30ff 	mov.w	r0, #4294967295
 8003938:	f7ff ff8e 	bl	8003858 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <SysTick_Config+0x40>)
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003942:	4b04      	ldr	r3, [pc, #16]	; (8003954 <SysTick_Config+0x40>)
 8003944:	2207      	movs	r2, #7
 8003946:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	e000e010 	.word	0xe000e010

08003958 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7ff ff29 	bl	80037b8 <__NVIC_SetPriorityGrouping>
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800396e:	b580      	push	{r7, lr}
 8003970:	b086      	sub	sp, #24
 8003972:	af00      	add	r7, sp, #0
 8003974:	4603      	mov	r3, r0
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	607a      	str	r2, [r7, #4]
 800397a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003980:	f7ff ff3e 	bl	8003800 <__NVIC_GetPriorityGrouping>
 8003984:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	68b9      	ldr	r1, [r7, #8]
 800398a:	6978      	ldr	r0, [r7, #20]
 800398c:	f7ff ff8e 	bl	80038ac <NVIC_EncodePriority>
 8003990:	4602      	mov	r2, r0
 8003992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003996:	4611      	mov	r1, r2
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff ff5d 	bl	8003858 <__NVIC_SetPriority>
}
 800399e:	bf00      	nop
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b082      	sub	sp, #8
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	4603      	mov	r3, r0
 80039ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff ff31 	bl	800381c <__NVIC_EnableIRQ>
}
 80039ba:	bf00      	nop
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7ff ffa2 	bl	8003914 <SysTick_Config>
 80039d0:	4603      	mov	r3, r0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039e8:	f7ff feb6 	bl	8003758 <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e099      	b.n	8003b2c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0201 	bic.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a18:	e00f      	b.n	8003a3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a1a:	f7ff fe9d 	bl	8003758 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b05      	cmp	r3, #5
 8003a26:	d908      	bls.n	8003a3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2203      	movs	r2, #3
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e078      	b.n	8003b2c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e8      	bne.n	8003a1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	4b38      	ldr	r3, [pc, #224]	; (8003b34 <HAL_DMA_Init+0x158>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	2b04      	cmp	r3, #4
 8003a92:	d107      	bne.n	8003aa4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	f023 0307 	bic.w	r3, r3, #7
 8003aba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d117      	bne.n	8003afe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00e      	beq.n	8003afe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 fb01 	bl	80040e8 <DMA_CheckFifoParam>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2240      	movs	r2, #64	; 0x40
 8003af0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003afa:	2301      	movs	r3, #1
 8003afc:	e016      	b.n	8003b2c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fab8 	bl	800407c <DMA_CalcBaseAndBitshift>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b14:	223f      	movs	r2, #63	; 0x3f
 8003b16:	409a      	lsls	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	f010803f 	.word	0xf010803f

08003b38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_DMA_Start_IT+0x26>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e040      	b.n	8003be0 <HAL_DMA_Start_IT+0xa8>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d12f      	bne.n	8003bd2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2202      	movs	r2, #2
 8003b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	68b9      	ldr	r1, [r7, #8]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 fa4a 	bl	8004020 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b90:	223f      	movs	r2, #63	; 0x3f
 8003b92:	409a      	lsls	r2, r3
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f042 0216 	orr.w	r2, r2, #22
 8003ba6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d007      	beq.n	8003bc0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f042 0208 	orr.w	r2, r2, #8
 8003bbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	e005      	b.n	8003bde <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003bda:	2302      	movs	r3, #2
 8003bdc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003bf6:	f7ff fdaf 	bl	8003758 <HAL_GetTick>
 8003bfa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d008      	beq.n	8003c1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e052      	b.n	8003cc0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0216 	bic.w	r2, r2, #22
 8003c28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695a      	ldr	r2, [r3, #20]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d103      	bne.n	8003c4a <HAL_DMA_Abort+0x62>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d007      	beq.n	8003c5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0208 	bic.w	r2, r2, #8
 8003c58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0201 	bic.w	r2, r2, #1
 8003c68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6a:	e013      	b.n	8003c94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c6c:	f7ff fd74 	bl	8003758 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b05      	cmp	r3, #5
 8003c78:	d90c      	bls.n	8003c94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2203      	movs	r2, #3
 8003c84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e015      	b.n	8003cc0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1e4      	bne.n	8003c6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca6:	223f      	movs	r2, #63	; 0x3f
 8003ca8:	409a      	lsls	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d004      	beq.n	8003ce6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2280      	movs	r2, #128	; 0x80
 8003ce0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e00c      	b.n	8003d00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2205      	movs	r2, #5
 8003cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0201 	bic.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d18:	4b8e      	ldr	r3, [pc, #568]	; (8003f54 <HAL_DMA_IRQHandler+0x248>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a8e      	ldr	r2, [pc, #568]	; (8003f58 <HAL_DMA_IRQHandler+0x24c>)
 8003d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d22:	0a9b      	lsrs	r3, r3, #10
 8003d24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d36:	2208      	movs	r2, #8
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01a      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d013      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0204 	bic.w	r2, r2, #4
 8003d5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d64:	2208      	movs	r2, #8
 8003d66:	409a      	lsls	r2, r3
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d70:	f043 0201 	orr.w	r2, r3, #1
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d012      	beq.n	8003dae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	409a      	lsls	r2, r3
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	f043 0202 	orr.w	r2, r3, #2
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db2:	2204      	movs	r2, #4
 8003db4:	409a      	lsls	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d012      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00b      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd0:	2204      	movs	r2, #4
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ddc:	f043 0204 	orr.w	r2, r3, #4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	2210      	movs	r2, #16
 8003dea:	409a      	lsls	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4013      	ands	r3, r2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d043      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d03c      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	2210      	movs	r2, #16
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d018      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d108      	bne.n	8003e3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d024      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	4798      	blx	r3
 8003e3a:	e01f      	b.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d01b      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	4798      	blx	r3
 8003e4c:	e016      	b.n	8003e7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d107      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0208 	bic.w	r2, r2, #8
 8003e6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	2220      	movs	r2, #32
 8003e82:	409a      	lsls	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 808f 	beq.w	8003fac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8087 	beq.w	8003fac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	409a      	lsls	r2, r3
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b05      	cmp	r3, #5
 8003eb4:	d136      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0216 	bic.w	r2, r2, #22
 8003ec4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695a      	ldr	r2, [r3, #20]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ed4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d103      	bne.n	8003ee6 <HAL_DMA_IRQHandler+0x1da>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d007      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0208 	bic.w	r2, r2, #8
 8003ef4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efa:	223f      	movs	r2, #63	; 0x3f
 8003efc:	409a      	lsls	r2, r3
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d07e      	beq.n	8004018 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	4798      	blx	r3
        }
        return;
 8003f22:	e079      	b.n	8004018 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d01d      	beq.n	8003f6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10d      	bne.n	8003f5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d031      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	4798      	blx	r3
 8003f50:	e02c      	b.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
 8003f52:	bf00      	nop
 8003f54:	20000090 	.word	0x20000090
 8003f58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d023      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	4798      	blx	r3
 8003f6c:	e01e      	b.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10f      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0210 	bic.w	r2, r2, #16
 8003f8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d032      	beq.n	800401a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d022      	beq.n	8004006 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2205      	movs	r2, #5
 8003fc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	3301      	adds	r3, #1
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d307      	bcc.n	8003ff4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f2      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0x2cc>
 8003ff2:	e000      	b.n	8003ff6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ff4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	2b00      	cmp	r3, #0
 800400c:	d005      	beq.n	800401a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	4798      	blx	r3
 8004016:	e000      	b.n	800401a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004018:	bf00      	nop
    }
  }
}
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800403c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b40      	cmp	r3, #64	; 0x40
 800404c:	d108      	bne.n	8004060 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800405e:	e007      	b.n	8004070 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	60da      	str	r2, [r3, #12]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	b2db      	uxtb	r3, r3
 800408a:	3b10      	subs	r3, #16
 800408c:	4a14      	ldr	r2, [pc, #80]	; (80040e0 <DMA_CalcBaseAndBitshift+0x64>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	091b      	lsrs	r3, r3, #4
 8004094:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004096:	4a13      	ldr	r2, [pc, #76]	; (80040e4 <DMA_CalcBaseAndBitshift+0x68>)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4413      	add	r3, r2
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d909      	bls.n	80040be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040b2:	f023 0303 	bic.w	r3, r3, #3
 80040b6:	1d1a      	adds	r2, r3, #4
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	659a      	str	r2, [r3, #88]	; 0x58
 80040bc:	e007      	b.n	80040ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	aaaaaaab 	.word	0xaaaaaaab
 80040e4:	0800cf88 	.word	0x0800cf88

080040e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d11f      	bne.n	8004142 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b03      	cmp	r3, #3
 8004106:	d856      	bhi.n	80041b6 <DMA_CheckFifoParam+0xce>
 8004108:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <DMA_CheckFifoParam+0x28>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	08004121 	.word	0x08004121
 8004114:	08004133 	.word	0x08004133
 8004118:	08004121 	.word	0x08004121
 800411c:	080041b7 	.word	0x080041b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004124:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d046      	beq.n	80041ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004130:	e043      	b.n	80041ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004136:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800413a:	d140      	bne.n	80041be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004140:	e03d      	b.n	80041be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800414a:	d121      	bne.n	8004190 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d837      	bhi.n	80041c2 <DMA_CheckFifoParam+0xda>
 8004152:	a201      	add	r2, pc, #4	; (adr r2, 8004158 <DMA_CheckFifoParam+0x70>)
 8004154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004158:	08004169 	.word	0x08004169
 800415c:	0800416f 	.word	0x0800416f
 8004160:	08004169 	.word	0x08004169
 8004164:	08004181 	.word	0x08004181
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      break;
 800416c:	e030      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d025      	beq.n	80041c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417e:	e022      	b.n	80041c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004184:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004188:	d11f      	bne.n	80041ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800418e:	e01c      	b.n	80041ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d903      	bls.n	800419e <DMA_CheckFifoParam+0xb6>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2b03      	cmp	r3, #3
 800419a:	d003      	beq.n	80041a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800419c:	e018      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	73fb      	strb	r3, [r7, #15]
      break;
 80041a2:	e015      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00e      	beq.n	80041ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      break;
 80041b4:	e00b      	b.n	80041ce <DMA_CheckFifoParam+0xe6>
      break;
 80041b6:	bf00      	nop
 80041b8:	e00a      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041ba:	bf00      	nop
 80041bc:	e008      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041be:	bf00      	nop
 80041c0:	e006      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041c2:	bf00      	nop
 80041c4:	e004      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041c6:	bf00      	nop
 80041c8:	e002      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80041ca:	bf00      	nop
 80041cc:	e000      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041ce:	bf00      	nop
    }
  } 
  
  return status; 
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop

080041e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b089      	sub	sp, #36	; 0x24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
 80041fa:	e159      	b.n	80044b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041fc:	2201      	movs	r2, #1
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4013      	ands	r3, r2
 800420e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	429a      	cmp	r2, r3
 8004216:	f040 8148 	bne.w	80044aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	2b01      	cmp	r3, #1
 8004224:	d005      	beq.n	8004232 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800422e:	2b02      	cmp	r3, #2
 8004230:	d130      	bne.n	8004294 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	2203      	movs	r2, #3
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4013      	ands	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	fa02 f303 	lsl.w	r3, r2, r3
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	4313      	orrs	r3, r2
 800425a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004268:	2201      	movs	r2, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 0201 	and.w	r2, r3, #1
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	2b03      	cmp	r3, #3
 800429e:	d017      	beq.n	80042d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	2203      	movs	r2, #3
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	43db      	mvns	r3, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	4013      	ands	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	fa02 f303 	lsl.w	r3, r2, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d123      	bne.n	8004324 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	08da      	lsrs	r2, r3, #3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3208      	adds	r2, #8
 80042e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	220f      	movs	r2, #15
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4013      	ands	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	691a      	ldr	r2, [r3, #16]
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4313      	orrs	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	08da      	lsrs	r2, r3, #3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3208      	adds	r2, #8
 800431e:	69b9      	ldr	r1, [r7, #24]
 8004320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	2203      	movs	r2, #3
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	43db      	mvns	r3, r3
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	4013      	ands	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 0203 	and.w	r2, r3, #3
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	4313      	orrs	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80a2 	beq.w	80044aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	60fb      	str	r3, [r7, #12]
 800436a:	4b57      	ldr	r3, [pc, #348]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 800436c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436e:	4a56      	ldr	r2, [pc, #344]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 8004370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004374:	6453      	str	r3, [r2, #68]	; 0x44
 8004376:	4b54      	ldr	r3, [pc, #336]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004382:	4a52      	ldr	r2, [pc, #328]	; (80044cc <HAL_GPIO_Init+0x2ec>)
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	089b      	lsrs	r3, r3, #2
 8004388:	3302      	adds	r3, #2
 800438a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800438e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	220f      	movs	r2, #15
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	4013      	ands	r3, r2
 80043a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a49      	ldr	r2, [pc, #292]	; (80044d0 <HAL_GPIO_Init+0x2f0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d019      	beq.n	80043e2 <HAL_GPIO_Init+0x202>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a48      	ldr	r2, [pc, #288]	; (80044d4 <HAL_GPIO_Init+0x2f4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_GPIO_Init+0x1fe>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a47      	ldr	r2, [pc, #284]	; (80044d8 <HAL_GPIO_Init+0x2f8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00d      	beq.n	80043da <HAL_GPIO_Init+0x1fa>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a46      	ldr	r2, [pc, #280]	; (80044dc <HAL_GPIO_Init+0x2fc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <HAL_GPIO_Init+0x1f6>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a45      	ldr	r2, [pc, #276]	; (80044e0 <HAL_GPIO_Init+0x300>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d101      	bne.n	80043d2 <HAL_GPIO_Init+0x1f2>
 80043ce:	2304      	movs	r3, #4
 80043d0:	e008      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043d2:	2307      	movs	r3, #7
 80043d4:	e006      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043d6:	2303      	movs	r3, #3
 80043d8:	e004      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043da:	2302      	movs	r3, #2
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043e2:	2300      	movs	r3, #0
 80043e4:	69fa      	ldr	r2, [r7, #28]
 80043e6:	f002 0203 	and.w	r2, r2, #3
 80043ea:	0092      	lsls	r2, r2, #2
 80043ec:	4093      	lsls	r3, r2
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f4:	4935      	ldr	r1, [pc, #212]	; (80044cc <HAL_GPIO_Init+0x2ec>)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	3302      	adds	r3, #2
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004402:	4b38      	ldr	r3, [pc, #224]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004426:	4a2f      	ldr	r2, [pc, #188]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800442c:	4b2d      	ldr	r3, [pc, #180]	; (80044e4 <HAL_GPIO_Init+0x304>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004450:	4a24      	ldr	r2, [pc, #144]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004456:	4b23      	ldr	r3, [pc, #140]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	43db      	mvns	r3, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800447a:	4a1a      	ldr	r2, [pc, #104]	; (80044e4 <HAL_GPIO_Init+0x304>)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004480:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044a4:	4a0f      	ldr	r2, [pc, #60]	; (80044e4 <HAL_GPIO_Init+0x304>)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	3301      	adds	r3, #1
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b0f      	cmp	r3, #15
 80044b4:	f67f aea2 	bls.w	80041fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	3724      	adds	r7, #36	; 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800
 80044cc:	40013800 	.word	0x40013800
 80044d0:	40020000 	.word	0x40020000
 80044d4:	40020400 	.word	0x40020400
 80044d8:	40020800 	.word	0x40020800
 80044dc:	40020c00 	.word	0x40020c00
 80044e0:	40021000 	.word	0x40021000
 80044e4:	40013c00 	.word	0x40013c00

080044e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	460b      	mov	r3, r1
 80044f2:	807b      	strh	r3, [r7, #2]
 80044f4:	4613      	mov	r3, r2
 80044f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044f8:	787b      	ldrb	r3, [r7, #1]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044fe:	887a      	ldrh	r2, [r7, #2]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004504:	e003      	b.n	800450e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004506:	887b      	ldrh	r3, [r7, #2]
 8004508:	041a      	lsls	r2, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	619a      	str	r2, [r3, #24]
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e12b      	b.n	8004786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fe f8da 	bl	80026fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2224      	movs	r2, #36	; 0x24
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800456e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800457e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004580:	f001 fbbc 	bl	8005cfc <HAL_RCC_GetPCLK1Freq>
 8004584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	4a81      	ldr	r2, [pc, #516]	; (8004790 <HAL_I2C_Init+0x274>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d807      	bhi.n	80045a0 <HAL_I2C_Init+0x84>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4a80      	ldr	r2, [pc, #512]	; (8004794 <HAL_I2C_Init+0x278>)
 8004594:	4293      	cmp	r3, r2
 8004596:	bf94      	ite	ls
 8004598:	2301      	movls	r3, #1
 800459a:	2300      	movhi	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	e006      	b.n	80045ae <HAL_I2C_Init+0x92>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4a7d      	ldr	r2, [pc, #500]	; (8004798 <HAL_I2C_Init+0x27c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	bf94      	ite	ls
 80045a8:	2301      	movls	r3, #1
 80045aa:	2300      	movhi	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e0e7      	b.n	8004786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4a78      	ldr	r2, [pc, #480]	; (800479c <HAL_I2C_Init+0x280>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0c9b      	lsrs	r3, r3, #18
 80045c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4a6a      	ldr	r2, [pc, #424]	; (8004790 <HAL_I2C_Init+0x274>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d802      	bhi.n	80045f0 <HAL_I2C_Init+0xd4>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	3301      	adds	r3, #1
 80045ee:	e009      	b.n	8004604 <HAL_I2C_Init+0xe8>
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	4a69      	ldr	r2, [pc, #420]	; (80047a0 <HAL_I2C_Init+0x284>)
 80045fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004600:	099b      	lsrs	r3, r3, #6
 8004602:	3301      	adds	r3, #1
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	430b      	orrs	r3, r1
 800460a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	495c      	ldr	r1, [pc, #368]	; (8004790 <HAL_I2C_Init+0x274>)
 8004620:	428b      	cmp	r3, r1
 8004622:	d819      	bhi.n	8004658 <HAL_I2C_Init+0x13c>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	1e59      	subs	r1, r3, #1
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004632:	1c59      	adds	r1, r3, #1
 8004634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004638:	400b      	ands	r3, r1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_I2C_Init+0x138>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	1e59      	subs	r1, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fbb1 f3f3 	udiv	r3, r1, r3
 800464c:	3301      	adds	r3, #1
 800464e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004652:	e051      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 8004654:	2304      	movs	r3, #4
 8004656:	e04f      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d111      	bne.n	8004684 <HAL_I2C_Init+0x168>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	1e58      	subs	r0, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6859      	ldr	r1, [r3, #4]
 8004668:	460b      	mov	r3, r1
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	440b      	add	r3, r1
 800466e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004672:	3301      	adds	r3, #1
 8004674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004678:	2b00      	cmp	r3, #0
 800467a:	bf0c      	ite	eq
 800467c:	2301      	moveq	r3, #1
 800467e:	2300      	movne	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	e012      	b.n	80046aa <HAL_I2C_Init+0x18e>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	1e58      	subs	r0, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6859      	ldr	r1, [r3, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	0099      	lsls	r1, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	fbb0 f3f3 	udiv	r3, r0, r3
 800469a:	3301      	adds	r3, #1
 800469c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bf0c      	ite	eq
 80046a4:	2301      	moveq	r3, #1
 80046a6:	2300      	movne	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Init+0x196>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e022      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10e      	bne.n	80046d8 <HAL_I2C_Init+0x1bc>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1e58      	subs	r0, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6859      	ldr	r1, [r3, #4]
 80046c2:	460b      	mov	r3, r1
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	440b      	add	r3, r1
 80046c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80046cc:	3301      	adds	r3, #1
 80046ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046d6:	e00f      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	1e58      	subs	r0, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6859      	ldr	r1, [r3, #4]
 80046e0:	460b      	mov	r3, r1
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	0099      	lsls	r1, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ee:	3301      	adds	r3, #1
 80046f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	6809      	ldr	r1, [r1, #0]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	69da      	ldr	r2, [r3, #28]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	431a      	orrs	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6911      	ldr	r1, [r2, #16]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	68d2      	ldr	r2, [r2, #12]
 8004732:	4311      	orrs	r1, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	430b      	orrs	r3, r1
 800473a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	695a      	ldr	r2, [r3, #20]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	000186a0 	.word	0x000186a0
 8004794:	001e847f 	.word	0x001e847f
 8004798:	003d08ff 	.word	0x003d08ff
 800479c:	431bde83 	.word	0x431bde83
 80047a0:	10624dd3 	.word	0x10624dd3

080047a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	4608      	mov	r0, r1
 80047ae:	4611      	mov	r1, r2
 80047b0:	461a      	mov	r2, r3
 80047b2:	4603      	mov	r3, r0
 80047b4:	817b      	strh	r3, [r7, #10]
 80047b6:	460b      	mov	r3, r1
 80047b8:	813b      	strh	r3, [r7, #8]
 80047ba:	4613      	mov	r3, r2
 80047bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047be:	f7fe ffcb 	bl	8003758 <HAL_GetTick>
 80047c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b20      	cmp	r3, #32
 80047ce:	f040 80d9 	bne.w	8004984 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	2319      	movs	r3, #25
 80047d8:	2201      	movs	r2, #1
 80047da:	496d      	ldr	r1, [pc, #436]	; (8004990 <HAL_I2C_Mem_Write+0x1ec>)
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 fc7f 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
 80047ea:	e0cc      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <HAL_I2C_Mem_Write+0x56>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e0c5      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b01      	cmp	r3, #1
 800480e:	d007      	beq.n	8004820 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800482e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2221      	movs	r2, #33	; 0x21
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2240      	movs	r2, #64	; 0x40
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a3a      	ldr	r2, [r7, #32]
 800484a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004850:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4a4d      	ldr	r2, [pc, #308]	; (8004994 <HAL_I2C_Mem_Write+0x1f0>)
 8004860:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004862:	88f8      	ldrh	r0, [r7, #6]
 8004864:	893a      	ldrh	r2, [r7, #8]
 8004866:	8979      	ldrh	r1, [r7, #10]
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	9301      	str	r3, [sp, #4]
 800486c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	4603      	mov	r3, r0
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 fab6 	bl	8004de4 <I2C_RequestMemoryWrite>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d052      	beq.n	8004924 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e081      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fd00 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	2b04      	cmp	r3, #4
 8004898:	d107      	bne.n	80048aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e06b      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	781a      	ldrb	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b04      	cmp	r3, #4
 80048ea:	d11b      	bne.n	8004924 <HAL_I2C_Mem_Write+0x180>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d017      	beq.n	8004924 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	781a      	ldrb	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	1c5a      	adds	r2, r3, #1
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491a:	b29b      	uxth	r3, r3
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1aa      	bne.n	8004882 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 fcec 	bl	800530e <I2C_WaitOnBTFFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00d      	beq.n	8004958 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004940:	2b04      	cmp	r3, #4
 8004942:	d107      	bne.n	8004954 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004952:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e016      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	e000      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004984:	2302      	movs	r3, #2
  }
}
 8004986:	4618      	mov	r0, r3
 8004988:	3718      	adds	r7, #24
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	00100002 	.word	0x00100002
 8004994:	ffff0000 	.word	0xffff0000

08004998 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08c      	sub	sp, #48	; 0x30
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	4608      	mov	r0, r1
 80049a2:	4611      	mov	r1, r2
 80049a4:	461a      	mov	r2, r3
 80049a6:	4603      	mov	r3, r0
 80049a8:	817b      	strh	r3, [r7, #10]
 80049aa:	460b      	mov	r3, r1
 80049ac:	813b      	strh	r3, [r7, #8]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049b2:	f7fe fed1 	bl	8003758 <HAL_GetTick>
 80049b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b20      	cmp	r3, #32
 80049c2:	f040 8208 	bne.w	8004dd6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	2319      	movs	r3, #25
 80049cc:	2201      	movs	r2, #1
 80049ce:	497b      	ldr	r1, [pc, #492]	; (8004bbc <HAL_I2C_Mem_Read+0x224>)
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 fb85 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80049dc:	2302      	movs	r3, #2
 80049de:	e1fb      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d101      	bne.n	80049ee <HAL_I2C_Mem_Read+0x56>
 80049ea:	2302      	movs	r3, #2
 80049ec:	e1f4      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d007      	beq.n	8004a14 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2222      	movs	r2, #34	; 0x22
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2240      	movs	r2, #64	; 0x40
 8004a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004a44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4a5b      	ldr	r2, [pc, #364]	; (8004bc0 <HAL_I2C_Mem_Read+0x228>)
 8004a54:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a56:	88f8      	ldrh	r0, [r7, #6]
 8004a58:	893a      	ldrh	r2, [r7, #8]
 8004a5a:	8979      	ldrh	r1, [r7, #10]
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5e:	9301      	str	r3, [sp, #4]
 8004a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	4603      	mov	r3, r0
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 fa52 	bl	8004f10 <I2C_RequestMemoryRead>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e1b0      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d113      	bne.n	8004aa6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a7e:	2300      	movs	r3, #0
 8004a80:	623b      	str	r3, [r7, #32]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	623b      	str	r3, [r7, #32]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	623b      	str	r3, [r7, #32]
 8004a92:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	e184      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d11b      	bne.n	8004ae6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004abc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61fb      	str	r3, [r7, #28]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	61fb      	str	r3, [r7, #28]
 8004ad2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	e164      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d11b      	bne.n	8004b26 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004afc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61bb      	str	r3, [r7, #24]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	61bb      	str	r3, [r7, #24]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	61bb      	str	r3, [r7, #24]
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	e144      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b26:	2300      	movs	r3, #0
 8004b28:	617b      	str	r3, [r7, #20]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	617b      	str	r3, [r7, #20]
 8004b3a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004b3c:	e138      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b42:	2b03      	cmp	r3, #3
 8004b44:	f200 80f1 	bhi.w	8004d2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d123      	bne.n	8004b98 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 fc1b 	bl	8005390 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e139      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	691a      	ldr	r2, [r3, #16]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b76:	1c5a      	adds	r2, r3, #1
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b96:	e10b      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d14e      	bne.n	8004c3e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	4906      	ldr	r1, [pc, #24]	; (8004bc4 <HAL_I2C_Mem_Read+0x22c>)
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fa98 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d008      	beq.n	8004bc8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e10e      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
 8004bba:	bf00      	nop
 8004bbc:	00100002 	.word	0x00100002
 8004bc0:	ffff0000 	.word	0xffff0000
 8004bc4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	b2d2      	uxtb	r2, r2
 8004be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	1c5a      	adds	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c3c:	e0b8      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	2200      	movs	r2, #0
 8004c46:	4966      	ldr	r1, [pc, #408]	; (8004de0 <HAL_I2C_Mem_Read+0x448>)
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 fa49 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0bf      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	494f      	ldr	r1, [pc, #316]	; (8004de0 <HAL_I2C_Mem_Read+0x448>)
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fa1b 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e091      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	691a      	ldr	r2, [r3, #16]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	b2d2      	uxtb	r2, r2
 8004d02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d12:	3b01      	subs	r3, #1
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	3b01      	subs	r3, #1
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d28:	e042      	b.n	8004db0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fb2e 	bl	8005390 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e04c      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	b2d2      	uxtb	r2, r2
 8004d4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d118      	bne.n	8004db0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	3b01      	subs	r3, #1
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f47f aec2 	bne.w	8004b3e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	e000      	b.n	8004dd8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004dd6:	2302      	movs	r3, #2
  }
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3728      	adds	r7, #40	; 0x28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	00010004 	.word	0x00010004

08004de4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b088      	sub	sp, #32
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	4608      	mov	r0, r1
 8004dee:	4611      	mov	r1, r2
 8004df0:	461a      	mov	r2, r3
 8004df2:	4603      	mov	r3, r0
 8004df4:	817b      	strh	r3, [r7, #10]
 8004df6:	460b      	mov	r3, r1
 8004df8:	813b      	strh	r3, [r7, #8]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	6a3b      	ldr	r3, [r7, #32]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f000 f960 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00d      	beq.n	8004e42 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e34:	d103      	bne.n	8004e3e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e05f      	b.n	8004f02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e42:	897b      	ldrh	r3, [r7, #10]
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e54:	6a3a      	ldr	r2, [r7, #32]
 8004e56:	492d      	ldr	r1, [pc, #180]	; (8004f0c <I2C_RequestMemoryWrite+0x128>)
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 f998 	bl	800518e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e04c      	b.n	8004f02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e80:	6a39      	ldr	r1, [r7, #32]
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fa02 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00d      	beq.n	8004eaa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d107      	bne.n	8004ea6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ea4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e02b      	b.n	8004f02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eaa:	88fb      	ldrh	r3, [r7, #6]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d105      	bne.n	8004ebc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eb0:	893b      	ldrh	r3, [r7, #8]
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	611a      	str	r2, [r3, #16]
 8004eba:	e021      	b.n	8004f00 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ebc:	893b      	ldrh	r3, [r7, #8]
 8004ebe:	0a1b      	lsrs	r3, r3, #8
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ecc:	6a39      	ldr	r1, [r7, #32]
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 f9dc 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00d      	beq.n	8004ef6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d107      	bne.n	8004ef2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e005      	b.n	8004f02 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef6:	893b      	ldrh	r3, [r7, #8]
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	00010002 	.word	0x00010002

08004f10 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4603      	mov	r3, r0
 8004f20:	817b      	strh	r3, [r7, #10]
 8004f22:	460b      	mov	r3, r1
 8004f24:	813b      	strh	r3, [r7, #8]
 8004f26:	4613      	mov	r3, r2
 8004f28:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f38:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 f8c2 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00d      	beq.n	8004f7e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f70:	d103      	bne.n	8004f7a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f78:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e0aa      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f7e:	897b      	ldrh	r3, [r7, #10]
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	461a      	mov	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	6a3a      	ldr	r2, [r7, #32]
 8004f92:	4952      	ldr	r1, [pc, #328]	; (80050dc <I2C_RequestMemoryRead+0x1cc>)
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 f8fa 	bl	800518e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e097      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fbc:	6a39      	ldr	r1, [r7, #32]
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 f964 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00d      	beq.n	8004fe6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d107      	bne.n	8004fe2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fe0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e076      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d105      	bne.n	8004ff8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fec:	893b      	ldrh	r3, [r7, #8]
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	611a      	str	r2, [r3, #16]
 8004ff6:	e021      	b.n	800503c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ff8:	893b      	ldrh	r3, [r7, #8]
 8004ffa:	0a1b      	lsrs	r3, r3, #8
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	b2da      	uxtb	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005006:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005008:	6a39      	ldr	r1, [r7, #32]
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 f93e 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00d      	beq.n	8005032 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	2b04      	cmp	r3, #4
 800501c:	d107      	bne.n	800502e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800502c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e050      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005032:	893b      	ldrh	r3, [r7, #8]
 8005034:	b2da      	uxtb	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800503c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800503e:	6a39      	ldr	r1, [r7, #32]
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 f923 	bl	800528c <I2C_WaitOnTXEFlagUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00d      	beq.n	8005068 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005050:	2b04      	cmp	r3, #4
 8005052:	d107      	bne.n	8005064 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005062:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e035      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005076:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	6a3b      	ldr	r3, [r7, #32]
 800507e:	2200      	movs	r2, #0
 8005080:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 f82b 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00d      	beq.n	80050ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800509e:	d103      	bne.n	80050a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e013      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050ac:	897b      	ldrh	r3, [r7, #10]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	f043 0301 	orr.w	r3, r3, #1
 80050b4:	b2da      	uxtb	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	6a3a      	ldr	r2, [r7, #32]
 80050c0:	4906      	ldr	r1, [pc, #24]	; (80050dc <I2C_RequestMemoryRead+0x1cc>)
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f863 	bl	800518e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	00010002 	.word	0x00010002

080050e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	4613      	mov	r3, r2
 80050ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050f0:	e025      	b.n	800513e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f8:	d021      	beq.n	800513e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050fa:	f7fe fb2d 	bl	8003758 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	683a      	ldr	r2, [r7, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d302      	bcc.n	8005110 <I2C_WaitOnFlagUntilTimeout+0x30>
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d116      	bne.n	800513e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	f043 0220 	orr.w	r2, r3, #32
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e023      	b.n	8005186 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b01      	cmp	r3, #1
 8005146:	d10d      	bne.n	8005164 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	43da      	mvns	r2, r3
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	4013      	ands	r3, r2
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	bf0c      	ite	eq
 800515a:	2301      	moveq	r3, #1
 800515c:	2300      	movne	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	461a      	mov	r2, r3
 8005162:	e00c      	b.n	800517e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	43da      	mvns	r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4013      	ands	r3, r2
 8005170:	b29b      	uxth	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	bf0c      	ite	eq
 8005176:	2301      	moveq	r3, #1
 8005178:	2300      	movne	r3, #0
 800517a:	b2db      	uxtb	r3, r3
 800517c:	461a      	mov	r2, r3
 800517e:	79fb      	ldrb	r3, [r7, #7]
 8005180:	429a      	cmp	r2, r3
 8005182:	d0b6      	beq.n	80050f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b084      	sub	sp, #16
 8005192:	af00      	add	r7, sp, #0
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	607a      	str	r2, [r7, #4]
 800519a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800519c:	e051      	b.n	8005242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ac:	d123      	bne.n	80051f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051bc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051c6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	f043 0204 	orr.w	r2, r3, #4
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e046      	b.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d021      	beq.n	8005242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fe:	f7fe faab 	bl	8003758 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	429a      	cmp	r2, r3
 800520c:	d302      	bcc.n	8005214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d116      	bne.n	8005242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522e:	f043 0220 	orr.w	r2, r3, #32
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e020      	b.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	0c1b      	lsrs	r3, r3, #16
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d10c      	bne.n	8005266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	43da      	mvns	r2, r3
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4013      	ands	r3, r2
 8005258:	b29b      	uxth	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	bf14      	ite	ne
 800525e:	2301      	movne	r3, #1
 8005260:	2300      	moveq	r3, #0
 8005262:	b2db      	uxtb	r3, r3
 8005264:	e00b      	b.n	800527e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	43da      	mvns	r2, r3
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	4013      	ands	r3, r2
 8005272:	b29b      	uxth	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	bf14      	ite	ne
 8005278:	2301      	movne	r3, #1
 800527a:	2300      	moveq	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d18d      	bne.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005298:	e02d      	b.n	80052f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 f8ce 	bl	800543c <I2C_IsAcknowledgeFailed>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e02d      	b.n	8005306 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b0:	d021      	beq.n	80052f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052b2:	f7fe fa51 	bl	8003758 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d302      	bcc.n	80052c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d116      	bne.n	80052f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	f043 0220 	orr.w	r2, r3, #32
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e007      	b.n	8005306 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005300:	2b80      	cmp	r3, #128	; 0x80
 8005302:	d1ca      	bne.n	800529a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800530e:	b580      	push	{r7, lr}
 8005310:	b084      	sub	sp, #16
 8005312:	af00      	add	r7, sp, #0
 8005314:	60f8      	str	r0, [r7, #12]
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800531a:	e02d      	b.n	8005378 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f88d 	bl	800543c <I2C_IsAcknowledgeFailed>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e02d      	b.n	8005388 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005332:	d021      	beq.n	8005378 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005334:	f7fe fa10 	bl	8003758 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	429a      	cmp	r2, r3
 8005342:	d302      	bcc.n	800534a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d116      	bne.n	8005378 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005364:	f043 0220 	orr.w	r2, r3, #32
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e007      	b.n	8005388 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	2b04      	cmp	r3, #4
 8005384:	d1ca      	bne.n	800531c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800539c:	e042      	b.n	8005424 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	f003 0310 	and.w	r3, r3, #16
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d119      	bne.n	80053e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0210 	mvn.w	r2, #16
 80053b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e029      	b.n	8005434 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e0:	f7fe f9ba 	bl	8003758 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	68ba      	ldr	r2, [r7, #8]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d116      	bne.n	8005424 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005410:	f043 0220 	orr.w	r2, r3, #32
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e007      	b.n	8005434 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542e:	2b40      	cmp	r3, #64	; 0x40
 8005430:	d1b5      	bne.n	800539e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800544e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005452:	d11b      	bne.n	800548c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800545c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005478:	f043 0204 	orr.w	r2, r3, #4
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
	...

0800549c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e267      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d075      	beq.n	80055a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054ba:	4b88      	ldr	r3, [pc, #544]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f003 030c 	and.w	r3, r3, #12
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	d00c      	beq.n	80054e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054c6:	4b85      	ldr	r3, [pc, #532]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d112      	bne.n	80054f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054d2:	4b82      	ldr	r3, [pc, #520]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054de:	d10b      	bne.n	80054f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e0:	4b7e      	ldr	r3, [pc, #504]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d05b      	beq.n	80055a4 <HAL_RCC_OscConfig+0x108>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d157      	bne.n	80055a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e242      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005500:	d106      	bne.n	8005510 <HAL_RCC_OscConfig+0x74>
 8005502:	4b76      	ldr	r3, [pc, #472]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a75      	ldr	r2, [pc, #468]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800550c:	6013      	str	r3, [r2, #0]
 800550e:	e01d      	b.n	800554c <HAL_RCC_OscConfig+0xb0>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005518:	d10c      	bne.n	8005534 <HAL_RCC_OscConfig+0x98>
 800551a:	4b70      	ldr	r3, [pc, #448]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a6f      	ldr	r2, [pc, #444]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	4b6d      	ldr	r3, [pc, #436]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a6c      	ldr	r2, [pc, #432]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 800552c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	e00b      	b.n	800554c <HAL_RCC_OscConfig+0xb0>
 8005534:	4b69      	ldr	r3, [pc, #420]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a68      	ldr	r2, [pc, #416]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 800553a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	4b66      	ldr	r3, [pc, #408]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a65      	ldr	r2, [pc, #404]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800554a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d013      	beq.n	800557c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005554:	f7fe f900 	bl	8003758 <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800555c:	f7fe f8fc 	bl	8003758 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b64      	cmp	r3, #100	; 0x64
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e207      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800556e:	4b5b      	ldr	r3, [pc, #364]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0xc0>
 800557a:	e014      	b.n	80055a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800557c:	f7fe f8ec 	bl	8003758 <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005584:	f7fe f8e8 	bl	8003758 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b64      	cmp	r3, #100	; 0x64
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e1f3      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005596:	4b51      	ldr	r3, [pc, #324]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1f0      	bne.n	8005584 <HAL_RCC_OscConfig+0xe8>
 80055a2:	e000      	b.n	80055a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d063      	beq.n	800567a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055b2:	4b4a      	ldr	r3, [pc, #296]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f003 030c 	and.w	r3, r3, #12
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00b      	beq.n	80055d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055be:	4b47      	ldr	r3, [pc, #284]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055c6:	2b08      	cmp	r3, #8
 80055c8:	d11c      	bne.n	8005604 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ca:	4b44      	ldr	r3, [pc, #272]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d116      	bne.n	8005604 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055d6:	4b41      	ldr	r3, [pc, #260]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d005      	beq.n	80055ee <HAL_RCC_OscConfig+0x152>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e1c7      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055ee:	4b3b      	ldr	r3, [pc, #236]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	00db      	lsls	r3, r3, #3
 80055fc:	4937      	ldr	r1, [pc, #220]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005602:	e03a      	b.n	800567a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d020      	beq.n	800564e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800560c:	4b34      	ldr	r3, [pc, #208]	; (80056e0 <HAL_RCC_OscConfig+0x244>)
 800560e:	2201      	movs	r2, #1
 8005610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005612:	f7fe f8a1 	bl	8003758 <HAL_GetTick>
 8005616:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005618:	e008      	b.n	800562c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800561a:	f7fe f89d 	bl	8003758 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	2b02      	cmp	r3, #2
 8005626:	d901      	bls.n	800562c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e1a8      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800562c:	4b2b      	ldr	r3, [pc, #172]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d0f0      	beq.n	800561a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005638:	4b28      	ldr	r3, [pc, #160]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	4925      	ldr	r1, [pc, #148]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005648:	4313      	orrs	r3, r2
 800564a:	600b      	str	r3, [r1, #0]
 800564c:	e015      	b.n	800567a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800564e:	4b24      	ldr	r3, [pc, #144]	; (80056e0 <HAL_RCC_OscConfig+0x244>)
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005654:	f7fe f880 	bl	8003758 <HAL_GetTick>
 8005658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800565a:	e008      	b.n	800566e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800565c:	f7fe f87c 	bl	8003758 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d901      	bls.n	800566e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e187      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800566e:	4b1b      	ldr	r3, [pc, #108]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f0      	bne.n	800565c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0308 	and.w	r3, r3, #8
 8005682:	2b00      	cmp	r3, #0
 8005684:	d036      	beq.n	80056f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d016      	beq.n	80056bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800568e:	4b15      	ldr	r3, [pc, #84]	; (80056e4 <HAL_RCC_OscConfig+0x248>)
 8005690:	2201      	movs	r2, #1
 8005692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005694:	f7fe f860 	bl	8003758 <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800569c:	f7fe f85c 	bl	8003758 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e167      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ae:	4b0b      	ldr	r3, [pc, #44]	; (80056dc <HAL_RCC_OscConfig+0x240>)
 80056b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0f0      	beq.n	800569c <HAL_RCC_OscConfig+0x200>
 80056ba:	e01b      	b.n	80056f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056bc:	4b09      	ldr	r3, [pc, #36]	; (80056e4 <HAL_RCC_OscConfig+0x248>)
 80056be:	2200      	movs	r2, #0
 80056c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056c2:	f7fe f849 	bl	8003758 <HAL_GetTick>
 80056c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056c8:	e00e      	b.n	80056e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056ca:	f7fe f845 	bl	8003758 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d907      	bls.n	80056e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e150      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
 80056dc:	40023800 	.word	0x40023800
 80056e0:	42470000 	.word	0x42470000
 80056e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056e8:	4b88      	ldr	r3, [pc, #544]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80056ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1ea      	bne.n	80056ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 8097 	beq.w	8005830 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005702:	2300      	movs	r3, #0
 8005704:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005706:	4b81      	ldr	r3, [pc, #516]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10f      	bne.n	8005732 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005712:	2300      	movs	r3, #0
 8005714:	60bb      	str	r3, [r7, #8]
 8005716:	4b7d      	ldr	r3, [pc, #500]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571a:	4a7c      	ldr	r2, [pc, #496]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800571c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005720:	6413      	str	r3, [r2, #64]	; 0x40
 8005722:	4b7a      	ldr	r3, [pc, #488]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800572a:	60bb      	str	r3, [r7, #8]
 800572c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800572e:	2301      	movs	r3, #1
 8005730:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005732:	4b77      	ldr	r3, [pc, #476]	; (8005910 <HAL_RCC_OscConfig+0x474>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573a:	2b00      	cmp	r3, #0
 800573c:	d118      	bne.n	8005770 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800573e:	4b74      	ldr	r3, [pc, #464]	; (8005910 <HAL_RCC_OscConfig+0x474>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a73      	ldr	r2, [pc, #460]	; (8005910 <HAL_RCC_OscConfig+0x474>)
 8005744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800574a:	f7fe f805 	bl	8003758 <HAL_GetTick>
 800574e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005750:	e008      	b.n	8005764 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005752:	f7fe f801 	bl	8003758 <HAL_GetTick>
 8005756:	4602      	mov	r2, r0
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	2b02      	cmp	r3, #2
 800575e:	d901      	bls.n	8005764 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e10c      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005764:	4b6a      	ldr	r3, [pc, #424]	; (8005910 <HAL_RCC_OscConfig+0x474>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d0f0      	beq.n	8005752 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d106      	bne.n	8005786 <HAL_RCC_OscConfig+0x2ea>
 8005778:	4b64      	ldr	r3, [pc, #400]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800577a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800577c:	4a63      	ldr	r2, [pc, #396]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800577e:	f043 0301 	orr.w	r3, r3, #1
 8005782:	6713      	str	r3, [r2, #112]	; 0x70
 8005784:	e01c      	b.n	80057c0 <HAL_RCC_OscConfig+0x324>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	2b05      	cmp	r3, #5
 800578c:	d10c      	bne.n	80057a8 <HAL_RCC_OscConfig+0x30c>
 800578e:	4b5f      	ldr	r3, [pc, #380]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005792:	4a5e      	ldr	r2, [pc, #376]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005794:	f043 0304 	orr.w	r3, r3, #4
 8005798:	6713      	str	r3, [r2, #112]	; 0x70
 800579a:	4b5c      	ldr	r3, [pc, #368]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579e:	4a5b      	ldr	r2, [pc, #364]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057a0:	f043 0301 	orr.w	r3, r3, #1
 80057a4:	6713      	str	r3, [r2, #112]	; 0x70
 80057a6:	e00b      	b.n	80057c0 <HAL_RCC_OscConfig+0x324>
 80057a8:	4b58      	ldr	r3, [pc, #352]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ac:	4a57      	ldr	r2, [pc, #348]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057ae:	f023 0301 	bic.w	r3, r3, #1
 80057b2:	6713      	str	r3, [r2, #112]	; 0x70
 80057b4:	4b55      	ldr	r3, [pc, #340]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057b8:	4a54      	ldr	r2, [pc, #336]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057ba:	f023 0304 	bic.w	r3, r3, #4
 80057be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d015      	beq.n	80057f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c8:	f7fd ffc6 	bl	8003758 <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ce:	e00a      	b.n	80057e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057d0:	f7fd ffc2 	bl	8003758 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	f241 3288 	movw	r2, #5000	; 0x1388
 80057de:	4293      	cmp	r3, r2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e0cb      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057e6:	4b49      	ldr	r3, [pc, #292]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80057e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0ee      	beq.n	80057d0 <HAL_RCC_OscConfig+0x334>
 80057f2:	e014      	b.n	800581e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057f4:	f7fd ffb0 	bl	8003758 <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057fa:	e00a      	b.n	8005812 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057fc:	f7fd ffac 	bl	8003758 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	f241 3288 	movw	r2, #5000	; 0x1388
 800580a:	4293      	cmp	r3, r2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e0b5      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005812:	4b3e      	ldr	r3, [pc, #248]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1ee      	bne.n	80057fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800581e:	7dfb      	ldrb	r3, [r7, #23]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d105      	bne.n	8005830 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005824:	4b39      	ldr	r3, [pc, #228]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005828:	4a38      	ldr	r2, [pc, #224]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800582a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800582e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 80a1 	beq.w	800597c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800583a:	4b34      	ldr	r3, [pc, #208]	; (800590c <HAL_RCC_OscConfig+0x470>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f003 030c 	and.w	r3, r3, #12
 8005842:	2b08      	cmp	r3, #8
 8005844:	d05c      	beq.n	8005900 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d141      	bne.n	80058d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800584e:	4b31      	ldr	r3, [pc, #196]	; (8005914 <HAL_RCC_OscConfig+0x478>)
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005854:	f7fd ff80 	bl	8003758 <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800585c:	f7fd ff7c 	bl	8003758 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e087      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586e:	4b27      	ldr	r3, [pc, #156]	; (800590c <HAL_RCC_OscConfig+0x470>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1f0      	bne.n	800585c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	69da      	ldr	r2, [r3, #28]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005888:	019b      	lsls	r3, r3, #6
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005890:	085b      	lsrs	r3, r3, #1
 8005892:	3b01      	subs	r3, #1
 8005894:	041b      	lsls	r3, r3, #16
 8005896:	431a      	orrs	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	061b      	lsls	r3, r3, #24
 800589e:	491b      	ldr	r1, [pc, #108]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058a4:	4b1b      	ldr	r3, [pc, #108]	; (8005914 <HAL_RCC_OscConfig+0x478>)
 80058a6:	2201      	movs	r2, #1
 80058a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058aa:	f7fd ff55 	bl	8003758 <HAL_GetTick>
 80058ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b0:	e008      	b.n	80058c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058b2:	f7fd ff51 	bl	8003758 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e05c      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058c4:	4b11      	ldr	r3, [pc, #68]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0f0      	beq.n	80058b2 <HAL_RCC_OscConfig+0x416>
 80058d0:	e054      	b.n	800597c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058d2:	4b10      	ldr	r3, [pc, #64]	; (8005914 <HAL_RCC_OscConfig+0x478>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d8:	f7fd ff3e 	bl	8003758 <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058e0:	f7fd ff3a 	bl	8003758 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e045      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f2:	4b06      	ldr	r3, [pc, #24]	; (800590c <HAL_RCC_OscConfig+0x470>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f0      	bne.n	80058e0 <HAL_RCC_OscConfig+0x444>
 80058fe:	e03d      	b.n	800597c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d107      	bne.n	8005918 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e038      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
 800590c:	40023800 	.word	0x40023800
 8005910:	40007000 	.word	0x40007000
 8005914:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005918:	4b1b      	ldr	r3, [pc, #108]	; (8005988 <HAL_RCC_OscConfig+0x4ec>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d028      	beq.n	8005978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005930:	429a      	cmp	r2, r3
 8005932:	d121      	bne.n	8005978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800593e:	429a      	cmp	r2, r3
 8005940:	d11a      	bne.n	8005978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005948:	4013      	ands	r3, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800594e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005950:	4293      	cmp	r3, r2
 8005952:	d111      	bne.n	8005978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	085b      	lsrs	r3, r3, #1
 8005960:	3b01      	subs	r3, #1
 8005962:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005964:	429a      	cmp	r2, r3
 8005966:	d107      	bne.n	8005978 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005972:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005974:	429a      	cmp	r2, r3
 8005976:	d001      	beq.n	800597c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40023800 	.word	0x40023800

0800598c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d101      	bne.n	80059a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e0cc      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059a0:	4b68      	ldr	r3, [pc, #416]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0307 	and.w	r3, r3, #7
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d90c      	bls.n	80059c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ae:	4b65      	ldr	r3, [pc, #404]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	b2d2      	uxtb	r2, r2
 80059b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059b6:	4b63      	ldr	r3, [pc, #396]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0307 	and.w	r3, r3, #7
 80059be:	683a      	ldr	r2, [r7, #0]
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d001      	beq.n	80059c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e0b8      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d020      	beq.n	8005a16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0304 	and.w	r3, r3, #4
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059e0:	4b59      	ldr	r3, [pc, #356]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	4a58      	ldr	r2, [pc, #352]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 80059e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0308 	and.w	r3, r3, #8
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d005      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059f8:	4b53      	ldr	r3, [pc, #332]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	4a52      	ldr	r2, [pc, #328]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 80059fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a04:	4b50      	ldr	r3, [pc, #320]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	494d      	ldr	r1, [pc, #308]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d044      	beq.n	8005aac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d107      	bne.n	8005a3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a2a:	4b47      	ldr	r3, [pc, #284]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d119      	bne.n	8005a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e07f      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d003      	beq.n	8005a4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a46:	2b03      	cmp	r3, #3
 8005a48:	d107      	bne.n	8005a5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a4a:	4b3f      	ldr	r3, [pc, #252]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d109      	bne.n	8005a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e06f      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a5a:	4b3b      	ldr	r3, [pc, #236]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e067      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a6a:	4b37      	ldr	r3, [pc, #220]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f023 0203 	bic.w	r2, r3, #3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	4934      	ldr	r1, [pc, #208]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a7c:	f7fd fe6c 	bl	8003758 <HAL_GetTick>
 8005a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a82:	e00a      	b.n	8005a9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a84:	f7fd fe68 	bl	8003758 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d901      	bls.n	8005a9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e04f      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a9a:	4b2b      	ldr	r3, [pc, #172]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 020c 	and.w	r2, r3, #12
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d1eb      	bne.n	8005a84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005aac:	4b25      	ldr	r3, [pc, #148]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	683a      	ldr	r2, [r7, #0]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d20c      	bcs.n	8005ad4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aba:	4b22      	ldr	r3, [pc, #136]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ac2:	4b20      	ldr	r3, [pc, #128]	; (8005b44 <HAL_RCC_ClockConfig+0x1b8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	683a      	ldr	r2, [r7, #0]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d001      	beq.n	8005ad4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e032      	b.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ae0:	4b19      	ldr	r3, [pc, #100]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	4916      	ldr	r1, [pc, #88]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0308 	and.w	r3, r3, #8
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d009      	beq.n	8005b12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005afe:	4b12      	ldr	r3, [pc, #72]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	490e      	ldr	r1, [pc, #56]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b12:	f000 f821 	bl	8005b58 <HAL_RCC_GetSysClockFreq>
 8005b16:	4602      	mov	r2, r0
 8005b18:	4b0b      	ldr	r3, [pc, #44]	; (8005b48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	091b      	lsrs	r3, r3, #4
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	490a      	ldr	r1, [pc, #40]	; (8005b4c <HAL_RCC_ClockConfig+0x1c0>)
 8005b24:	5ccb      	ldrb	r3, [r1, r3]
 8005b26:	fa22 f303 	lsr.w	r3, r2, r3
 8005b2a:	4a09      	ldr	r2, [pc, #36]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 8005b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b2e:	4b09      	ldr	r3, [pc, #36]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7fd fdcc 	bl	80036d0 <HAL_InitTick>

  return HAL_OK;
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	40023c00 	.word	0x40023c00
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	0800cf70 	.word	0x0800cf70
 8005b50:	20000090 	.word	0x20000090
 8005b54:	20000094 	.word	0x20000094

08005b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b5c:	b090      	sub	sp, #64	; 0x40
 8005b5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	637b      	str	r3, [r7, #52]	; 0x34
 8005b64:	2300      	movs	r3, #0
 8005b66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b68:	2300      	movs	r3, #0
 8005b6a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b70:	4b59      	ldr	r3, [pc, #356]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f003 030c 	and.w	r3, r3, #12
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d00d      	beq.n	8005b98 <HAL_RCC_GetSysClockFreq+0x40>
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	f200 80a1 	bhi.w	8005cc4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d002      	beq.n	8005b8c <HAL_RCC_GetSysClockFreq+0x34>
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d003      	beq.n	8005b92 <HAL_RCC_GetSysClockFreq+0x3a>
 8005b8a:	e09b      	b.n	8005cc4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b8c:	4b53      	ldr	r3, [pc, #332]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x184>)
 8005b8e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005b90:	e09b      	b.n	8005cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b92:	4b53      	ldr	r3, [pc, #332]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b94:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b96:	e098      	b.n	8005cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b98:	4b4f      	ldr	r3, [pc, #316]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ba0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ba2:	4b4d      	ldr	r3, [pc, #308]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d028      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bae:	4b4a      	ldr	r3, [pc, #296]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	099b      	lsrs	r3, r3, #6
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	623b      	str	r3, [r7, #32]
 8005bb8:	627a      	str	r2, [r7, #36]	; 0x24
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	4b47      	ldr	r3, [pc, #284]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bc4:	fb03 f201 	mul.w	r2, r3, r1
 8005bc8:	2300      	movs	r3, #0
 8005bca:	fb00 f303 	mul.w	r3, r0, r3
 8005bce:	4413      	add	r3, r2
 8005bd0:	4a43      	ldr	r2, [pc, #268]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bd2:	fba0 1202 	umull	r1, r2, r0, r2
 8005bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bd8:	460a      	mov	r2, r1
 8005bda:	62ba      	str	r2, [r7, #40]	; 0x28
 8005bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bde:	4413      	add	r3, r2
 8005be0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005be4:	2200      	movs	r2, #0
 8005be6:	61bb      	str	r3, [r7, #24]
 8005be8:	61fa      	str	r2, [r7, #28]
 8005bea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005bf2:	f7fa fff1 	bl	8000bd8 <__aeabi_uldivmod>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bfe:	e053      	b.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c00:	4b35      	ldr	r3, [pc, #212]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	099b      	lsrs	r3, r3, #6
 8005c06:	2200      	movs	r2, #0
 8005c08:	613b      	str	r3, [r7, #16]
 8005c0a:	617a      	str	r2, [r7, #20]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005c12:	f04f 0b00 	mov.w	fp, #0
 8005c16:	4652      	mov	r2, sl
 8005c18:	465b      	mov	r3, fp
 8005c1a:	f04f 0000 	mov.w	r0, #0
 8005c1e:	f04f 0100 	mov.w	r1, #0
 8005c22:	0159      	lsls	r1, r3, #5
 8005c24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c28:	0150      	lsls	r0, r2, #5
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	ebb2 080a 	subs.w	r8, r2, sl
 8005c32:	eb63 090b 	sbc.w	r9, r3, fp
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005c42:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005c46:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005c4a:	ebb2 0408 	subs.w	r4, r2, r8
 8005c4e:	eb63 0509 	sbc.w	r5, r3, r9
 8005c52:	f04f 0200 	mov.w	r2, #0
 8005c56:	f04f 0300 	mov.w	r3, #0
 8005c5a:	00eb      	lsls	r3, r5, #3
 8005c5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c60:	00e2      	lsls	r2, r4, #3
 8005c62:	4614      	mov	r4, r2
 8005c64:	461d      	mov	r5, r3
 8005c66:	eb14 030a 	adds.w	r3, r4, sl
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	eb45 030b 	adc.w	r3, r5, fp
 8005c70:	607b      	str	r3, [r7, #4]
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	f04f 0300 	mov.w	r3, #0
 8005c7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c7e:	4629      	mov	r1, r5
 8005c80:	028b      	lsls	r3, r1, #10
 8005c82:	4621      	mov	r1, r4
 8005c84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c88:	4621      	mov	r1, r4
 8005c8a:	028a      	lsls	r2, r1, #10
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c92:	2200      	movs	r2, #0
 8005c94:	60bb      	str	r3, [r7, #8]
 8005c96:	60fa      	str	r2, [r7, #12]
 8005c98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c9c:	f7fa ff9c 	bl	8000bd8 <__aeabi_uldivmod>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ca8:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	0c1b      	lsrs	r3, r3, #16
 8005cae:	f003 0303 	and.w	r3, r3, #3
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	005b      	lsls	r3, r3, #1
 8005cb6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005cb8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005cc2:	e002      	b.n	8005cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cc4:	4b05      	ldr	r3, [pc, #20]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x184>)
 8005cc6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3740      	adds	r7, #64	; 0x40
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40023800 	.word	0x40023800
 8005cdc:	00f42400 	.word	0x00f42400
 8005ce0:	017d7840 	.word	0x017d7840

08005ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ce8:	4b03      	ldr	r3, [pc, #12]	; (8005cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005cea:	681b      	ldr	r3, [r3, #0]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	20000090 	.word	0x20000090

08005cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d00:	f7ff fff0 	bl	8005ce4 <HAL_RCC_GetHCLKFreq>
 8005d04:	4602      	mov	r2, r0
 8005d06:	4b05      	ldr	r3, [pc, #20]	; (8005d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	0a9b      	lsrs	r3, r3, #10
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	4903      	ldr	r1, [pc, #12]	; (8005d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d12:	5ccb      	ldrb	r3, [r1, r3]
 8005d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	40023800 	.word	0x40023800
 8005d20:	0800cf80 	.word	0x0800cf80

08005d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d28:	f7ff ffdc 	bl	8005ce4 <HAL_RCC_GetHCLKFreq>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	4b05      	ldr	r3, [pc, #20]	; (8005d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	0b5b      	lsrs	r3, r3, #13
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	4903      	ldr	r1, [pc, #12]	; (8005d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d3a:	5ccb      	ldrb	r3, [r1, r3]
 8005d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40023800 	.word	0x40023800
 8005d48:	0800cf80 	.word	0x0800cf80

08005d4c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d105      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d038      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d74:	4b68      	ldr	r3, [pc, #416]	; (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d7a:	f7fd fced 	bl	8003758 <HAL_GetTick>
 8005d7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d80:	e008      	b.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005d82:	f7fd fce9 	bl	8003758 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e0bd      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d94:	4b61      	ldr	r3, [pc, #388]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1f0      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	019b      	lsls	r3, r3, #6
 8005daa:	431a      	orrs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	071b      	lsls	r3, r3, #28
 8005db2:	495a      	ldr	r1, [pc, #360]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005dba:	4b57      	ldr	r3, [pc, #348]	; (8005f18 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005dc0:	f7fd fcca 	bl	8003758 <HAL_GetTick>
 8005dc4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005dc6:	e008      	b.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005dc8:	f7fd fcc6 	bl	8003758 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e09a      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005dda:	4b50      	ldr	r3, [pc, #320]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0f0      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 8083 	beq.w	8005efa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005df4:	2300      	movs	r3, #0
 8005df6:	60fb      	str	r3, [r7, #12]
 8005df8:	4b48      	ldr	r3, [pc, #288]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	4a47      	ldr	r2, [pc, #284]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e02:	6413      	str	r3, [r2, #64]	; 0x40
 8005e04:	4b45      	ldr	r3, [pc, #276]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005e10:	4b43      	ldr	r3, [pc, #268]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a42      	ldr	r2, [pc, #264]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e1a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e1c:	f7fd fc9c 	bl	8003758 <HAL_GetTick>
 8005e20:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005e22:	e008      	b.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005e24:	f7fd fc98 	bl	8003758 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e06c      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005e36:	4b3a      	ldr	r3, [pc, #232]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f0      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e42:	4b36      	ldr	r3, [pc, #216]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e4a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d02f      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d028      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e60:	4b2e      	ldr	r3, [pc, #184]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e68:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e6a:	4b2e      	ldr	r3, [pc, #184]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e70:	4b2c      	ldr	r3, [pc, #176]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005e76:	4a29      	ldr	r2, [pc, #164]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e7c:	4b27      	ldr	r3, [pc, #156]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d114      	bne.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005e88:	f7fd fc66 	bl	8003758 <HAL_GetTick>
 8005e8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e8e:	e00a      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e90:	f7fd fc62 	bl	8003758 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d901      	bls.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e034      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ea6:	4b1d      	ldr	r3, [pc, #116]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eaa:	f003 0302 	and.w	r3, r3, #2
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d0ee      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ebe:	d10d      	bne.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005ec0:	4b16      	ldr	r3, [pc, #88]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ed4:	4911      	ldr	r1, [pc, #68]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	608b      	str	r3, [r1, #8]
 8005eda:	e005      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005edc:	4b0f      	ldr	r3, [pc, #60]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	4a0e      	ldr	r2, [pc, #56]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ee2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005ee6:	6093      	str	r3, [r2, #8]
 8005ee8:	4b0c      	ldr	r3, [pc, #48]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ef4:	4909      	ldr	r1, [pc, #36]	; (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0308 	and.w	r3, r3, #8
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	7d1a      	ldrb	r2, [r3, #20]
 8005f0a:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005f0c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	42470068 	.word	0x42470068
 8005f1c:	40023800 	.word	0x40023800
 8005f20:	40007000 	.word	0x40007000
 8005f24:	42470e40 	.word	0x42470e40
 8005f28:	424711e0 	.word	0x424711e0

08005f2c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e066      	b.n	8006010 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	7f5b      	ldrb	r3, [r3, #29]
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d105      	bne.n	8005f58 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fc fce6 	bl	8002924 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	22ca      	movs	r2, #202	; 0xca
 8005f64:	625a      	str	r2, [r3, #36]	; 0x24
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2253      	movs	r2, #83	; 0x53
 8005f6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 fa45 	bl	80063fe <RTC_EnterInitMode>
 8005f74:	4603      	mov	r3, r0
 8005f76:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d12c      	bne.n	8005fd8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	6812      	ldr	r2, [r2, #0]
 8005f88:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f90:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6899      	ldr	r1, [r3, #8]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	431a      	orrs	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	431a      	orrs	r2, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	68d2      	ldr	r2, [r2, #12]
 8005fb8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6919      	ldr	r1, [r3, #16]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	041a      	lsls	r2, r3, #16
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fa4c 	bl	800646c <RTC_ExitInitMode>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005fd8:	7bfb      	ldrb	r3, [r7, #15]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d113      	bne.n	8006006 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fec:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	699a      	ldr	r2, [r3, #24]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	22ff      	movs	r2, #255	; 0xff
 800600c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800600e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006018:	b590      	push	{r4, r7, lr}
 800601a:	b087      	sub	sp, #28
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006024:	2300      	movs	r3, #0
 8006026:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	7f1b      	ldrb	r3, [r3, #28]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_RTC_SetTime+0x1c>
 8006030:	2302      	movs	r3, #2
 8006032:	e087      	b.n	8006144 <HAL_RTC_SetTime+0x12c>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2201      	movs	r2, #1
 8006038:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2202      	movs	r2, #2
 800603e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d126      	bne.n	8006094 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006050:	2b00      	cmp	r3, #0
 8006052:	d102      	bne.n	800605a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2200      	movs	r2, #0
 8006058:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	4618      	mov	r0, r3
 8006060:	f000 fa29 	bl	80064b6 <RTC_ByteToBcd2>
 8006064:	4603      	mov	r3, r0
 8006066:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	785b      	ldrb	r3, [r3, #1]
 800606c:	4618      	mov	r0, r3
 800606e:	f000 fa22 	bl	80064b6 <RTC_ByteToBcd2>
 8006072:	4603      	mov	r3, r0
 8006074:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006076:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	789b      	ldrb	r3, [r3, #2]
 800607c:	4618      	mov	r0, r3
 800607e:	f000 fa1a 	bl	80064b6 <RTC_ByteToBcd2>
 8006082:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006084:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	78db      	ldrb	r3, [r3, #3]
 800608c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800608e:	4313      	orrs	r3, r2
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	e018      	b.n	80060c6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d102      	bne.n	80060a8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2200      	movs	r2, #0
 80060a6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	785b      	ldrb	r3, [r3, #1]
 80060b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80060b4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80060ba:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	78db      	ldrb	r3, [r3, #3]
 80060c0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80060c2:	4313      	orrs	r3, r2
 80060c4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	22ca      	movs	r2, #202	; 0xca
 80060cc:	625a      	str	r2, [r3, #36]	; 0x24
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2253      	movs	r2, #83	; 0x53
 80060d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 f991 	bl	80063fe <RTC_EnterInitMode>
 80060dc:	4603      	mov	r3, r0
 80060de:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80060e0:	7cfb      	ldrb	r3, [r7, #19]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d120      	bne.n	8006128 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80060f0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80060f4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006104:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	6899      	ldr	r1, [r3, #8]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	68da      	ldr	r2, [r3, #12]
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	431a      	orrs	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f000 f9a4 	bl	800646c <RTC_ExitInitMode>
 8006124:	4603      	mov	r3, r0
 8006126:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006128:	7cfb      	ldrb	r3, [r7, #19]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d102      	bne.n	8006134 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2201      	movs	r2, #1
 8006132:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	22ff      	movs	r2, #255	; 0xff
 800613a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	771a      	strb	r2, [r3, #28]

  return status;
 8006142:	7cfb      	ldrb	r3, [r7, #19]
}
 8006144:	4618      	mov	r0, r3
 8006146:	371c      	adds	r7, #28
 8006148:	46bd      	mov	sp, r7
 800614a:	bd90      	pop	{r4, r7, pc}

0800614c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800617e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006182:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	0c1b      	lsrs	r3, r3, #16
 8006188:	b2db      	uxtb	r3, r3
 800618a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800618e:	b2da      	uxtb	r2, r3
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	0a1b      	lsrs	r3, r3, #8
 8006198:	b2db      	uxtb	r3, r3
 800619a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	0d9b      	lsrs	r3, r3, #22
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	b2da      	uxtb	r2, r3
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d11a      	bne.n	80061fe <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	4618      	mov	r0, r3
 80061ce:	f000 f98f 	bl	80064f0 <RTC_Bcd2ToByte>
 80061d2:	4603      	mov	r3, r0
 80061d4:	461a      	mov	r2, r3
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	785b      	ldrb	r3, [r3, #1]
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 f986 	bl	80064f0 <RTC_Bcd2ToByte>
 80061e4:	4603      	mov	r3, r0
 80061e6:	461a      	mov	r2, r3
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	789b      	ldrb	r3, [r3, #2]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f000 f97d 	bl	80064f0 <RTC_Bcd2ToByte>
 80061f6:	4603      	mov	r3, r0
 80061f8:	461a      	mov	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3718      	adds	r7, #24
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006208:	b590      	push	{r4, r7, lr}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	7f1b      	ldrb	r3, [r3, #28]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_RTC_SetDate+0x1c>
 8006220:	2302      	movs	r3, #2
 8006222:	e071      	b.n	8006308 <HAL_RTC_SetDate+0x100>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2202      	movs	r2, #2
 800622e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10e      	bne.n	8006254 <HAL_RTC_SetDate+0x4c>
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	785b      	ldrb	r3, [r3, #1]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d008      	beq.n	8006254 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	785b      	ldrb	r3, [r3, #1]
 8006246:	f023 0310 	bic.w	r3, r3, #16
 800624a:	b2db      	uxtb	r3, r3
 800624c:	330a      	adds	r3, #10
 800624e:	b2da      	uxtb	r2, r3
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d11c      	bne.n	8006294 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	78db      	ldrb	r3, [r3, #3]
 800625e:	4618      	mov	r0, r3
 8006260:	f000 f929 	bl	80064b6 <RTC_ByteToBcd2>
 8006264:	4603      	mov	r3, r0
 8006266:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	785b      	ldrb	r3, [r3, #1]
 800626c:	4618      	mov	r0, r3
 800626e:	f000 f922 	bl	80064b6 <RTC_ByteToBcd2>
 8006272:	4603      	mov	r3, r0
 8006274:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006276:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	789b      	ldrb	r3, [r3, #2]
 800627c:	4618      	mov	r0, r3
 800627e:	f000 f91a 	bl	80064b6 <RTC_ByteToBcd2>
 8006282:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006284:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]
 8006292:	e00e      	b.n	80062b2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	78db      	ldrb	r3, [r3, #3]
 8006298:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	785b      	ldrb	r3, [r3, #1]
 800629e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80062a0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80062a2:	68ba      	ldr	r2, [r7, #8]
 80062a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80062a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	22ca      	movs	r2, #202	; 0xca
 80062b8:	625a      	str	r2, [r3, #36]	; 0x24
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2253      	movs	r2, #83	; 0x53
 80062c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f89b 	bl	80063fe <RTC_EnterInitMode>
 80062c8:	4603      	mov	r3, r0
 80062ca:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80062cc:	7cfb      	ldrb	r3, [r7, #19]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10c      	bne.n	80062ec <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80062dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 f8c2 	bl	800646c <RTC_ExitInitMode>
 80062e8:	4603      	mov	r3, r0
 80062ea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80062ec:	7cfb      	ldrb	r3, [r7, #19]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d102      	bne.n	80062f8 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2201      	movs	r2, #1
 80062f6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	22ff      	movs	r2, #255	; 0xff
 80062fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	771a      	strb	r2, [r3, #28]

  return status;
 8006306:	7cfb      	ldrb	r3, [r7, #19]
}
 8006308:	4618      	mov	r0, r3
 800630a:	371c      	adds	r7, #28
 800630c:	46bd      	mov	sp, r7
 800630e:	bd90      	pop	{r4, r7, pc}

08006310 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800631c:	2300      	movs	r3, #0
 800631e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800632a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800632e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	0c1b      	lsrs	r3, r3, #16
 8006334:	b2da      	uxtb	r2, r3
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	0a1b      	lsrs	r3, r3, #8
 800633e:	b2db      	uxtb	r3, r3
 8006340:	f003 031f 	and.w	r3, r3, #31
 8006344:	b2da      	uxtb	r2, r3
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006352:	b2da      	uxtb	r2, r3
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	0b5b      	lsrs	r3, r3, #13
 800635c:	b2db      	uxtb	r3, r3
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	b2da      	uxtb	r2, r3
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d11a      	bne.n	80063a4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	78db      	ldrb	r3, [r3, #3]
 8006372:	4618      	mov	r0, r3
 8006374:	f000 f8bc 	bl	80064f0 <RTC_Bcd2ToByte>
 8006378:	4603      	mov	r3, r0
 800637a:	461a      	mov	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	785b      	ldrb	r3, [r3, #1]
 8006384:	4618      	mov	r0, r3
 8006386:	f000 f8b3 	bl	80064f0 <RTC_Bcd2ToByte>
 800638a:	4603      	mov	r3, r0
 800638c:	461a      	mov	r2, r3
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	789b      	ldrb	r3, [r3, #2]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 f8aa 	bl	80064f0 <RTC_Bcd2ToByte>
 800639c:	4603      	mov	r3, r0
 800639e:	461a      	mov	r2, r3
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b084      	sub	sp, #16
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063b6:	2300      	movs	r3, #0
 80063b8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68da      	ldr	r2, [r3, #12]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80063c8:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063ca:	f7fd f9c5 	bl	8003758 <HAL_GetTick>
 80063ce:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80063d0:	e009      	b.n	80063e6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80063d2:	f7fd f9c1 	bl	8003758 <HAL_GetTick>
 80063d6:	4602      	mov	r2, r0
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	1ad3      	subs	r3, r2, r3
 80063dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063e0:	d901      	bls.n	80063e6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e007      	b.n	80063f6 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f003 0320 	and.w	r3, r3, #32
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d0ee      	beq.n	80063d2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b084      	sub	sp, #16
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d122      	bne.n	8006462 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800642a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800642c:	f7fd f994 	bl	8003758 <HAL_GetTick>
 8006430:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006432:	e00c      	b.n	800644e <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006434:	f7fd f990 	bl	8003758 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006442:	d904      	bls.n	800644e <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2204      	movs	r2, #4
 8006448:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006458:	2b00      	cmp	r3, #0
 800645a:	d102      	bne.n	8006462 <RTC_EnterInitMode+0x64>
 800645c:	7bfb      	ldrb	r3, [r7, #15]
 800645e:	2b01      	cmp	r3, #1
 8006460:	d1e8      	bne.n	8006434 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006462:	7bfb      	ldrb	r3, [r7, #15]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006474:	2300      	movs	r3, #0
 8006476:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006486:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f003 0320 	and.w	r3, r3, #32
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10a      	bne.n	80064ac <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7ff ff89 	bl	80063ae <HAL_RTC_WaitForSynchro>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d004      	beq.n	80064ac <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2204      	movs	r2, #4
 80064a6:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80064ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	4603      	mov	r3, r0
 80064be:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80064c4:	e005      	b.n	80064d2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	3301      	adds	r3, #1
 80064ca:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80064cc:	79fb      	ldrb	r3, [r7, #7]
 80064ce:	3b0a      	subs	r3, #10
 80064d0:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	2b09      	cmp	r3, #9
 80064d6:	d8f6      	bhi.n	80064c6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
 80064da:	011b      	lsls	r3, r3, #4
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	79fb      	ldrb	r3, [r7, #7]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	b2db      	uxtb	r3, r3
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3714      	adds	r7, #20
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	4603      	mov	r3, r0
 80064f8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80064fe:	79fb      	ldrb	r3, [r7, #7]
 8006500:	091b      	lsrs	r3, r3, #4
 8006502:	b2db      	uxtb	r3, r3
 8006504:	461a      	mov	r2, r3
 8006506:	0092      	lsls	r2, r2, #2
 8006508:	4413      	add	r3, r2
 800650a:	005b      	lsls	r3, r3, #1
 800650c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	f003 030f 	and.w	r3, r3, #15
 8006514:	b2da      	uxtb	r2, r3
 8006516:	7bfb      	ldrb	r3, [r7, #15]
 8006518:	4413      	add	r3, r2
 800651a:	b2db      	uxtb	r3, r3
}
 800651c:	4618      	mov	r0, r3
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e07b      	b.n	8006632 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	2b00      	cmp	r3, #0
 8006540:	d108      	bne.n	8006554 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800654a:	d009      	beq.n	8006560 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	61da      	str	r2, [r3, #28]
 8006552:	e005      	b.n	8006560 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d106      	bne.n	8006580 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7fc fa34 	bl	80029e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2202      	movs	r2, #2
 8006584:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006596:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065b2:	431a      	orrs	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	431a      	orrs	r2, r3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	695b      	ldr	r3, [r3, #20]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065d0:	431a      	orrs	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065da:	431a      	orrs	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e4:	ea42 0103 	orr.w	r1, r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	0c1b      	lsrs	r3, r3, #16
 80065fe:	f003 0104 	and.w	r1, r3, #4
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006606:	f003 0210 	and.w	r2, r3, #16
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	430a      	orrs	r2, r1
 8006610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3708      	adds	r7, #8
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800663a:	b580      	push	{r7, lr}
 800663c:	b082      	sub	sp, #8
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e041      	b.n	80066d0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7fc fbe7 	bl	8002e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2202      	movs	r2, #2
 800666a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	3304      	adds	r3, #4
 8006676:	4619      	mov	r1, r3
 8006678:	4610      	mov	r0, r2
 800667a:	f000 fd61 	bl	8007140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e041      	b.n	800676e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f839 	bl	8006776 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	3304      	adds	r3, #4
 8006714:	4619      	mov	r1, r3
 8006716:	4610      	mov	r0, r2
 8006718:	f000 fd12 	bl	8007140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800677e:	bf00      	nop
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
	...

0800678c <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b086      	sub	sp, #24
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
 8006798:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d109      	bne.n	80067b8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	bf0c      	ite	eq
 80067b0:	2301      	moveq	r3, #1
 80067b2:	2300      	movne	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	e022      	b.n	80067fe <HAL_TIM_PWM_Start_DMA+0x72>
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d109      	bne.n	80067d2 <HAL_TIM_PWM_Start_DMA+0x46>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	bf0c      	ite	eq
 80067ca:	2301      	moveq	r3, #1
 80067cc:	2300      	movne	r3, #0
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	e015      	b.n	80067fe <HAL_TIM_PWM_Start_DMA+0x72>
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	2b08      	cmp	r3, #8
 80067d6:	d109      	bne.n	80067ec <HAL_TIM_PWM_Start_DMA+0x60>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	bf0c      	ite	eq
 80067e4:	2301      	moveq	r3, #1
 80067e6:	2300      	movne	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	e008      	b.n	80067fe <HAL_TIM_PWM_Start_DMA+0x72>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	bf0c      	ite	eq
 80067f8:	2301      	moveq	r3, #1
 80067fa:	2300      	movne	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d001      	beq.n	8006806 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8006802:	2302      	movs	r3, #2
 8006804:	e15d      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d109      	bne.n	8006820 <HAL_TIM_PWM_Start_DMA+0x94>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	bf0c      	ite	eq
 8006818:	2301      	moveq	r3, #1
 800681a:	2300      	movne	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	e022      	b.n	8006866 <HAL_TIM_PWM_Start_DMA+0xda>
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b04      	cmp	r3, #4
 8006824:	d109      	bne.n	800683a <HAL_TIM_PWM_Start_DMA+0xae>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800682c:	b2db      	uxtb	r3, r3
 800682e:	2b01      	cmp	r3, #1
 8006830:	bf0c      	ite	eq
 8006832:	2301      	moveq	r3, #1
 8006834:	2300      	movne	r3, #0
 8006836:	b2db      	uxtb	r3, r3
 8006838:	e015      	b.n	8006866 <HAL_TIM_PWM_Start_DMA+0xda>
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	2b08      	cmp	r3, #8
 800683e:	d109      	bne.n	8006854 <HAL_TIM_PWM_Start_DMA+0xc8>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006846:	b2db      	uxtb	r3, r3
 8006848:	2b01      	cmp	r3, #1
 800684a:	bf0c      	ite	eq
 800684c:	2301      	moveq	r3, #1
 800684e:	2300      	movne	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	e008      	b.n	8006866 <HAL_TIM_PWM_Start_DMA+0xda>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b01      	cmp	r3, #1
 800685e:	bf0c      	ite	eq
 8006860:	2301      	moveq	r3, #1
 8006862:	2300      	movne	r3, #0
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d024      	beq.n	80068b4 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d104      	bne.n	800687a <HAL_TIM_PWM_Start_DMA+0xee>
 8006870:	887b      	ldrh	r3, [r7, #2]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e123      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d104      	bne.n	800688a <HAL_TIM_PWM_Start_DMA+0xfe>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006888:	e016      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	2b04      	cmp	r3, #4
 800688e:	d104      	bne.n	800689a <HAL_TIM_PWM_Start_DMA+0x10e>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006898:	e00e      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b08      	cmp	r3, #8
 800689e:	d104      	bne.n	80068aa <HAL_TIM_PWM_Start_DMA+0x11e>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068a8:	e006      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2202      	movs	r2, #2
 80068ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068b2:	e001      	b.n	80068b8 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e104      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2b0c      	cmp	r3, #12
 80068bc:	f200 80ae 	bhi.w	8006a1c <HAL_TIM_PWM_Start_DMA+0x290>
 80068c0:	a201      	add	r2, pc, #4	; (adr r2, 80068c8 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80068c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c6:	bf00      	nop
 80068c8:	080068fd 	.word	0x080068fd
 80068cc:	08006a1d 	.word	0x08006a1d
 80068d0:	08006a1d 	.word	0x08006a1d
 80068d4:	08006a1d 	.word	0x08006a1d
 80068d8:	08006945 	.word	0x08006945
 80068dc:	08006a1d 	.word	0x08006a1d
 80068e0:	08006a1d 	.word	0x08006a1d
 80068e4:	08006a1d 	.word	0x08006a1d
 80068e8:	0800698d 	.word	0x0800698d
 80068ec:	08006a1d 	.word	0x08006a1d
 80068f0:	08006a1d 	.word	0x08006a1d
 80068f4:	08006a1d 	.word	0x08006a1d
 80068f8:	080069d5 	.word	0x080069d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	4a72      	ldr	r2, [pc, #456]	; (8006acc <HAL_TIM_PWM_Start_DMA+0x340>)
 8006902:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006908:	4a71      	ldr	r2, [pc, #452]	; (8006ad0 <HAL_TIM_PWM_Start_DMA+0x344>)
 800690a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006910:	4a70      	ldr	r2, [pc, #448]	; (8006ad4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006912:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006918:	6879      	ldr	r1, [r7, #4]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3334      	adds	r3, #52	; 0x34
 8006920:	461a      	mov	r2, r3
 8006922:	887b      	ldrh	r3, [r7, #2]
 8006924:	f7fd f908 	bl	8003b38 <HAL_DMA_Start_IT>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e0c7      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68da      	ldr	r2, [r3, #12]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006940:	60da      	str	r2, [r3, #12]
      break;
 8006942:	e06e      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006948:	4a60      	ldr	r2, [pc, #384]	; (8006acc <HAL_TIM_PWM_Start_DMA+0x340>)
 800694a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006950:	4a5f      	ldr	r2, [pc, #380]	; (8006ad0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006952:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006958:	4a5e      	ldr	r2, [pc, #376]	; (8006ad4 <HAL_TIM_PWM_Start_DMA+0x348>)
 800695a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3338      	adds	r3, #56	; 0x38
 8006968:	461a      	mov	r2, r3
 800696a:	887b      	ldrh	r3, [r7, #2]
 800696c:	f7fd f8e4 	bl	8003b38 <HAL_DMA_Start_IT>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e0a3      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68da      	ldr	r2, [r3, #12]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006988:	60da      	str	r2, [r3, #12]
      break;
 800698a:	e04a      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006990:	4a4e      	ldr	r2, [pc, #312]	; (8006acc <HAL_TIM_PWM_Start_DMA+0x340>)
 8006992:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006998:	4a4d      	ldr	r2, [pc, #308]	; (8006ad0 <HAL_TIM_PWM_Start_DMA+0x344>)
 800699a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a0:	4a4c      	ldr	r2, [pc, #304]	; (8006ad4 <HAL_TIM_PWM_Start_DMA+0x348>)
 80069a2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	333c      	adds	r3, #60	; 0x3c
 80069b0:	461a      	mov	r2, r3
 80069b2:	887b      	ldrh	r3, [r7, #2]
 80069b4:	f7fd f8c0 	bl	8003b38 <HAL_DMA_Start_IT>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e07f      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069d0:	60da      	str	r2, [r3, #12]
      break;
 80069d2:	e026      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d8:	4a3c      	ldr	r2, [pc, #240]	; (8006acc <HAL_TIM_PWM_Start_DMA+0x340>)
 80069da:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e0:	4a3b      	ldr	r2, [pc, #236]	; (8006ad0 <HAL_TIM_PWM_Start_DMA+0x344>)
 80069e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e8:	4a3a      	ldr	r2, [pc, #232]	; (8006ad4 <HAL_TIM_PWM_Start_DMA+0x348>)
 80069ea:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3340      	adds	r3, #64	; 0x40
 80069f8:	461a      	mov	r2, r3
 80069fa:	887b      	ldrh	r3, [r7, #2]
 80069fc:	f7fd f89c 	bl	8003b38 <HAL_DMA_Start_IT>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e05b      	b.n	8006ac2 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a18:	60da      	str	r2, [r3, #12]
      break;
 8006a1a:	e002      	b.n	8006a22 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a20:	bf00      	nop
  }

  if (status == HAL_OK)
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d14b      	bne.n	8006ac0 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	68b9      	ldr	r1, [r7, #8]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 fe2b 	bl	800768c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a27      	ldr	r2, [pc, #156]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d107      	bne.n	8006a50 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a4e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a20      	ldr	r2, [pc, #128]	; (8006ad8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d018      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x300>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a62:	d013      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x300>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a1c      	ldr	r2, [pc, #112]	; (8006adc <HAL_TIM_PWM_Start_DMA+0x350>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00e      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x300>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a1b      	ldr	r2, [pc, #108]	; (8006ae0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d009      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x300>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a19      	ldr	r2, [pc, #100]	; (8006ae4 <HAL_TIM_PWM_Start_DMA+0x358>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d004      	beq.n	8006a8c <HAL_TIM_PWM_Start_DMA+0x300>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a18      	ldr	r2, [pc, #96]	; (8006ae8 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d111      	bne.n	8006ab0 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	2b06      	cmp	r3, #6
 8006a9c:	d010      	beq.n	8006ac0 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f042 0201 	orr.w	r2, r2, #1
 8006aac:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aae:	e007      	b.n	8006ac0 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0201 	orr.w	r2, r2, #1
 8006abe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006ac0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3718      	adds	r7, #24
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	08007031 	.word	0x08007031
 8006ad0:	080070d9 	.word	0x080070d9
 8006ad4:	08006f9f 	.word	0x08006f9f
 8006ad8:	40010000 	.word	0x40010000
 8006adc:	40000400 	.word	0x40000400
 8006ae0:	40000800 	.word	0x40000800
 8006ae4:	40000c00 	.word	0x40000c00
 8006ae8:	40014000 	.word	0x40014000

08006aec <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006af6:	2300      	movs	r3, #0
 8006af8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b0c      	cmp	r3, #12
 8006afe:	d855      	bhi.n	8006bac <HAL_TIM_PWM_Stop_DMA+0xc0>
 8006b00:	a201      	add	r2, pc, #4	; (adr r2, 8006b08 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8006b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b06:	bf00      	nop
 8006b08:	08006b3d 	.word	0x08006b3d
 8006b0c:	08006bad 	.word	0x08006bad
 8006b10:	08006bad 	.word	0x08006bad
 8006b14:	08006bad 	.word	0x08006bad
 8006b18:	08006b59 	.word	0x08006b59
 8006b1c:	08006bad 	.word	0x08006bad
 8006b20:	08006bad 	.word	0x08006bad
 8006b24:	08006bad 	.word	0x08006bad
 8006b28:	08006b75 	.word	0x08006b75
 8006b2c:	08006bad 	.word	0x08006bad
 8006b30:	08006bad 	.word	0x08006bad
 8006b34:	08006bad 	.word	0x08006bad
 8006b38:	08006b91 	.word	0x08006b91
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006b4a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7fd f8b9 	bl	8003cc8 <HAL_DMA_Abort_IT>
      break;
 8006b56:	e02c      	b.n	8006bb2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b66:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7fd f8ab 	bl	8003cc8 <HAL_DMA_Abort_IT>
      break;
 8006b72:	e01e      	b.n	8006bb2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b82:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7fd f89d 	bl	8003cc8 <HAL_DMA_Abort_IT>
      break;
 8006b8e:	e010      	b.n	8006bb2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68da      	ldr	r2, [r3, #12]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b9e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7fd f88f 	bl	8003cc8 <HAL_DMA_Abort_IT>
      break;
 8006baa:	e002      	b.n	8006bb2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006bb2:	7bfb      	ldrb	r3, [r7, #15]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d157      	bne.n	8006c68 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fd63 	bl	800768c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a2a      	ldr	r2, [pc, #168]	; (8006c74 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d117      	bne.n	8006c00 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6a1a      	ldr	r2, [r3, #32]
 8006bd6:	f241 1311 	movw	r3, #4369	; 0x1111
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d10f      	bne.n	8006c00 <HAL_TIM_PWM_Stop_DMA+0x114>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6a1a      	ldr	r2, [r3, #32]
 8006be6:	f240 4344 	movw	r3, #1092	; 0x444
 8006bea:	4013      	ands	r3, r2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d107      	bne.n	8006c00 <HAL_TIM_PWM_Stop_DMA+0x114>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006bfe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6a1a      	ldr	r2, [r3, #32]
 8006c06:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10f      	bne.n	8006c30 <HAL_TIM_PWM_Stop_DMA+0x144>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6a1a      	ldr	r2, [r3, #32]
 8006c16:	f240 4344 	movw	r3, #1092	; 0x444
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d107      	bne.n	8006c30 <HAL_TIM_PWM_Stop_DMA+0x144>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0201 	bic.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d104      	bne.n	8006c40 <HAL_TIM_PWM_Stop_DMA+0x154>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c3e:	e013      	b.n	8006c68 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	2b04      	cmp	r3, #4
 8006c44:	d104      	bne.n	8006c50 <HAL_TIM_PWM_Stop_DMA+0x164>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c4e:	e00b      	b.n	8006c68 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	2b08      	cmp	r3, #8
 8006c54:	d104      	bne.n	8006c60 <HAL_TIM_PWM_Stop_DMA+0x174>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c5e:	e003      	b.n	8006c68 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	40010000 	.word	0x40010000

08006c78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c84:	2300      	movs	r3, #0
 8006c86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006c92:	2302      	movs	r3, #2
 8006c94:	e0ae      	b.n	8006df4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b0c      	cmp	r3, #12
 8006ca2:	f200 809f 	bhi.w	8006de4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006ca6:	a201      	add	r2, pc, #4	; (adr r2, 8006cac <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cac:	08006ce1 	.word	0x08006ce1
 8006cb0:	08006de5 	.word	0x08006de5
 8006cb4:	08006de5 	.word	0x08006de5
 8006cb8:	08006de5 	.word	0x08006de5
 8006cbc:	08006d21 	.word	0x08006d21
 8006cc0:	08006de5 	.word	0x08006de5
 8006cc4:	08006de5 	.word	0x08006de5
 8006cc8:	08006de5 	.word	0x08006de5
 8006ccc:	08006d63 	.word	0x08006d63
 8006cd0:	08006de5 	.word	0x08006de5
 8006cd4:	08006de5 	.word	0x08006de5
 8006cd8:	08006de5 	.word	0x08006de5
 8006cdc:	08006da3 	.word	0x08006da3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68b9      	ldr	r1, [r7, #8]
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f000 faaa 	bl	8007240 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699a      	ldr	r2, [r3, #24]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0208 	orr.w	r2, r2, #8
 8006cfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	699a      	ldr	r2, [r3, #24]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 0204 	bic.w	r2, r2, #4
 8006d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	6999      	ldr	r1, [r3, #24]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	691a      	ldr	r2, [r3, #16]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	619a      	str	r2, [r3, #24]
      break;
 8006d1e:	e064      	b.n	8006dea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68b9      	ldr	r1, [r7, #8]
 8006d26:	4618      	mov	r0, r3
 8006d28:	f000 faf0 	bl	800730c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	699a      	ldr	r2, [r3, #24]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699a      	ldr	r2, [r3, #24]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6999      	ldr	r1, [r3, #24]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	021a      	lsls	r2, r3, #8
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	619a      	str	r2, [r3, #24]
      break;
 8006d60:	e043      	b.n	8006dea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fb3b 	bl	80073e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	69da      	ldr	r2, [r3, #28]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f042 0208 	orr.w	r2, r2, #8
 8006d7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	69da      	ldr	r2, [r3, #28]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0204 	bic.w	r2, r2, #4
 8006d8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	69d9      	ldr	r1, [r3, #28]
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	61da      	str	r2, [r3, #28]
      break;
 8006da0:	e023      	b.n	8006dea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 fb85 	bl	80074b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69da      	ldr	r2, [r3, #28]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69da      	ldr	r2, [r3, #28]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	69d9      	ldr	r1, [r3, #28]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	021a      	lsls	r2, r3, #8
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	61da      	str	r2, [r3, #28]
      break;
 8006de2:	e002      	b.n	8006dea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	75fb      	strb	r3, [r7, #23]
      break;
 8006de8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d101      	bne.n	8006e18 <HAL_TIM_ConfigClockSource+0x1c>
 8006e14:	2302      	movs	r3, #2
 8006e16:	e0b4      	b.n	8006f82 <HAL_TIM_ConfigClockSource+0x186>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2202      	movs	r2, #2
 8006e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e50:	d03e      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0xd4>
 8006e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e56:	f200 8087 	bhi.w	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e5e:	f000 8086 	beq.w	8006f6e <HAL_TIM_ConfigClockSource+0x172>
 8006e62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e66:	d87f      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e68:	2b70      	cmp	r3, #112	; 0x70
 8006e6a:	d01a      	beq.n	8006ea2 <HAL_TIM_ConfigClockSource+0xa6>
 8006e6c:	2b70      	cmp	r3, #112	; 0x70
 8006e6e:	d87b      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e70:	2b60      	cmp	r3, #96	; 0x60
 8006e72:	d050      	beq.n	8006f16 <HAL_TIM_ConfigClockSource+0x11a>
 8006e74:	2b60      	cmp	r3, #96	; 0x60
 8006e76:	d877      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e78:	2b50      	cmp	r3, #80	; 0x50
 8006e7a:	d03c      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0xfa>
 8006e7c:	2b50      	cmp	r3, #80	; 0x50
 8006e7e:	d873      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e80:	2b40      	cmp	r3, #64	; 0x40
 8006e82:	d058      	beq.n	8006f36 <HAL_TIM_ConfigClockSource+0x13a>
 8006e84:	2b40      	cmp	r3, #64	; 0x40
 8006e86:	d86f      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e88:	2b30      	cmp	r3, #48	; 0x30
 8006e8a:	d064      	beq.n	8006f56 <HAL_TIM_ConfigClockSource+0x15a>
 8006e8c:	2b30      	cmp	r3, #48	; 0x30
 8006e8e:	d86b      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e90:	2b20      	cmp	r3, #32
 8006e92:	d060      	beq.n	8006f56 <HAL_TIM_ConfigClockSource+0x15a>
 8006e94:	2b20      	cmp	r3, #32
 8006e96:	d867      	bhi.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d05c      	beq.n	8006f56 <HAL_TIM_ConfigClockSource+0x15a>
 8006e9c:	2b10      	cmp	r3, #16
 8006e9e:	d05a      	beq.n	8006f56 <HAL_TIM_ConfigClockSource+0x15a>
 8006ea0:	e062      	b.n	8006f68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6818      	ldr	r0, [r3, #0]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	6899      	ldr	r1, [r3, #8]
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	f000 fbcb 	bl	800764c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ec4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	609a      	str	r2, [r3, #8]
      break;
 8006ece:	e04f      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6818      	ldr	r0, [r3, #0]
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	6899      	ldr	r1, [r3, #8]
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	f000 fbb4 	bl	800764c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689a      	ldr	r2, [r3, #8]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ef2:	609a      	str	r2, [r3, #8]
      break;
 8006ef4:	e03c      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6818      	ldr	r0, [r3, #0]
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	6859      	ldr	r1, [r3, #4]
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f000 fb28 	bl	8007558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2150      	movs	r1, #80	; 0x50
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fb81 	bl	8007616 <TIM_ITRx_SetConfig>
      break;
 8006f14:	e02c      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6818      	ldr	r0, [r3, #0]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	6859      	ldr	r1, [r3, #4]
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	461a      	mov	r2, r3
 8006f24:	f000 fb47 	bl	80075b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2160      	movs	r1, #96	; 0x60
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fb71 	bl	8007616 <TIM_ITRx_SetConfig>
      break;
 8006f34:	e01c      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6818      	ldr	r0, [r3, #0]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	6859      	ldr	r1, [r3, #4]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	461a      	mov	r2, r3
 8006f44:	f000 fb08 	bl	8007558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2140      	movs	r1, #64	; 0x40
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f000 fb61 	bl	8007616 <TIM_ITRx_SetConfig>
      break;
 8006f54:	e00c      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4610      	mov	r0, r2
 8006f62:	f000 fb58 	bl	8007616 <TIM_ITRx_SetConfig>
      break;
 8006f66:	e003      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f6c:	e000      	b.n	8006f70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006f6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006faa:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d107      	bne.n	8006fc6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fc4:	e02a      	b.n	800701c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d107      	bne.n	8006fe0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fde:	e01d      	b.n	800701c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d107      	bne.n	8006ffa <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2204      	movs	r2, #4
 8006fee:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ff8:	e010      	b.n	800701c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	429a      	cmp	r2, r3
 8007002:	d107      	bne.n	8007014 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2208      	movs	r2, #8
 8007008:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2201      	movs	r2, #1
 800700e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007012:	e003      	b.n	800701c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f7ff ffb4 	bl	8006f8a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	771a      	strb	r2, [r3, #28]
}
 8007028:	bf00      	nop
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	429a      	cmp	r2, r3
 8007046:	d10b      	bne.n	8007060 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2201      	movs	r2, #1
 800704c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d136      	bne.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800705e:	e031      	b.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	429a      	cmp	r2, r3
 8007068:	d10b      	bne.n	8007082 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2202      	movs	r2, #2
 800706e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d125      	bne.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007080:	e020      	b.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	429a      	cmp	r2, r3
 800708a:	d10b      	bne.n	80070a4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2204      	movs	r2, #4
 8007090:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d114      	bne.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070a2:	e00f      	b.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d10a      	bne.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2208      	movs	r2, #8
 80070b2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d103      	bne.n	80070c4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7fc f991 	bl	80033ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	771a      	strb	r2, [r3, #28]
}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d103      	bne.n	80070f8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2201      	movs	r2, #1
 80070f4:	771a      	strb	r2, [r3, #28]
 80070f6:	e019      	b.n	800712c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d103      	bne.n	800710a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2202      	movs	r2, #2
 8007106:	771a      	strb	r2, [r3, #28]
 8007108:	e010      	b.n	800712c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	429a      	cmp	r2, r3
 8007112:	d103      	bne.n	800711c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2204      	movs	r2, #4
 8007118:	771a      	strb	r2, [r3, #28]
 800711a:	e007      	b.n	800712c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	429a      	cmp	r2, r3
 8007124:	d102      	bne.n	800712c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2208      	movs	r2, #8
 800712a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f7fc f8dd 	bl	80032ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	771a      	strb	r2, [r3, #28]
}
 8007138:	bf00      	nop
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a34      	ldr	r2, [pc, #208]	; (8007224 <TIM_Base_SetConfig+0xe4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d00f      	beq.n	8007178 <TIM_Base_SetConfig+0x38>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800715e:	d00b      	beq.n	8007178 <TIM_Base_SetConfig+0x38>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a31      	ldr	r2, [pc, #196]	; (8007228 <TIM_Base_SetConfig+0xe8>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d007      	beq.n	8007178 <TIM_Base_SetConfig+0x38>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a30      	ldr	r2, [pc, #192]	; (800722c <TIM_Base_SetConfig+0xec>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d003      	beq.n	8007178 <TIM_Base_SetConfig+0x38>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a2f      	ldr	r2, [pc, #188]	; (8007230 <TIM_Base_SetConfig+0xf0>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d108      	bne.n	800718a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800717e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a25      	ldr	r2, [pc, #148]	; (8007224 <TIM_Base_SetConfig+0xe4>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d01b      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007198:	d017      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a22      	ldr	r2, [pc, #136]	; (8007228 <TIM_Base_SetConfig+0xe8>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d013      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a21      	ldr	r2, [pc, #132]	; (800722c <TIM_Base_SetConfig+0xec>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d00f      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a20      	ldr	r2, [pc, #128]	; (8007230 <TIM_Base_SetConfig+0xf0>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d00b      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a1f      	ldr	r2, [pc, #124]	; (8007234 <TIM_Base_SetConfig+0xf4>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d007      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a1e      	ldr	r2, [pc, #120]	; (8007238 <TIM_Base_SetConfig+0xf8>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d003      	beq.n	80071ca <TIM_Base_SetConfig+0x8a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a1d      	ldr	r2, [pc, #116]	; (800723c <TIM_Base_SetConfig+0xfc>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d108      	bne.n	80071dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4313      	orrs	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689a      	ldr	r2, [r3, #8]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a08      	ldr	r2, [pc, #32]	; (8007224 <TIM_Base_SetConfig+0xe4>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d103      	bne.n	8007210 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	691a      	ldr	r2, [r3, #16]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	615a      	str	r2, [r3, #20]
}
 8007216:	bf00      	nop
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	40010000 	.word	0x40010000
 8007228:	40000400 	.word	0x40000400
 800722c:	40000800 	.word	0x40000800
 8007230:	40000c00 	.word	0x40000c00
 8007234:	40014000 	.word	0x40014000
 8007238:	40014400 	.word	0x40014400
 800723c:	40014800 	.word	0x40014800

08007240 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	f023 0201 	bic.w	r2, r3, #1
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	4313      	orrs	r3, r2
 8007280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f023 0302 	bic.w	r3, r3, #2
 8007288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	697a      	ldr	r2, [r7, #20]
 8007290:	4313      	orrs	r3, r2
 8007292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a1c      	ldr	r2, [pc, #112]	; (8007308 <TIM_OC1_SetConfig+0xc8>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d10c      	bne.n	80072b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	f023 0308 	bic.w	r3, r3, #8
 80072a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	697a      	ldr	r2, [r7, #20]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f023 0304 	bic.w	r3, r3, #4
 80072b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a13      	ldr	r2, [pc, #76]	; (8007308 <TIM_OC1_SetConfig+0xc8>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d111      	bne.n	80072e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	695b      	ldr	r3, [r3, #20]
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	699b      	ldr	r3, [r3, #24]
 80072dc:	693a      	ldr	r2, [r7, #16]
 80072de:	4313      	orrs	r3, r2
 80072e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	685a      	ldr	r2, [r3, #4]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	621a      	str	r2, [r3, #32]
}
 80072fc:	bf00      	nop
 80072fe:	371c      	adds	r7, #28
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	40010000 	.word	0x40010000

0800730c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	f023 0210 	bic.w	r2, r3, #16
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f023 0320 	bic.w	r3, r3, #32
 8007356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a1e      	ldr	r2, [pc, #120]	; (80073e0 <TIM_OC2_SetConfig+0xd4>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d10d      	bne.n	8007388 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	4313      	orrs	r3, r2
 800737e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007386:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a15      	ldr	r2, [pc, #84]	; (80073e0 <TIM_OC2_SetConfig+0xd4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d113      	bne.n	80073b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007396:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800739e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	695b      	ldr	r3, [r3, #20]
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	693a      	ldr	r2, [r7, #16]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	621a      	str	r2, [r3, #32]
}
 80073d2:	bf00      	nop
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr
 80073de:	bf00      	nop
 80073e0:	40010000 	.word	0x40010000

080073e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b087      	sub	sp, #28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0303 	bic.w	r3, r3, #3
 800741a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800742c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	021b      	lsls	r3, r3, #8
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	4313      	orrs	r3, r2
 8007438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a1d      	ldr	r2, [pc, #116]	; (80074b4 <TIM_OC3_SetConfig+0xd0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d10d      	bne.n	800745e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007448:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	021b      	lsls	r3, r3, #8
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	4313      	orrs	r3, r2
 8007454:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800745c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a14      	ldr	r2, [pc, #80]	; (80074b4 <TIM_OC3_SetConfig+0xd0>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d113      	bne.n	800748e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800746c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	695b      	ldr	r3, [r3, #20]
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	4313      	orrs	r3, r2
 8007480:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	4313      	orrs	r3, r2
 800748c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68fa      	ldr	r2, [r7, #12]
 8007498:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	621a      	str	r2, [r3, #32]
}
 80074a8:	bf00      	nop
 80074aa:	371c      	adds	r7, #28
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr
 80074b4:	40010000 	.word	0x40010000

080074b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	031b      	lsls	r3, r3, #12
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	4313      	orrs	r3, r2
 800750e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a10      	ldr	r2, [pc, #64]	; (8007554 <TIM_OC4_SetConfig+0x9c>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d109      	bne.n	800752c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800751e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	019b      	lsls	r3, r3, #6
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	693a      	ldr	r2, [r7, #16]
 8007544:	621a      	str	r2, [r3, #32]
}
 8007546:	bf00      	nop
 8007548:	371c      	adds	r7, #28
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	40010000 	.word	0x40010000

08007558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007558:	b480      	push	{r7}
 800755a:	b087      	sub	sp, #28
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6a1b      	ldr	r3, [r3, #32]
 8007568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	f023 0201 	bic.w	r2, r3, #1
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	011b      	lsls	r3, r3, #4
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	4313      	orrs	r3, r2
 800758c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	f023 030a 	bic.w	r3, r3, #10
 8007594:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007596:	697a      	ldr	r2, [r7, #20]
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	4313      	orrs	r3, r2
 800759c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	693a      	ldr	r2, [r7, #16]
 80075a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	697a      	ldr	r2, [r7, #20]
 80075a8:	621a      	str	r2, [r3, #32]
}
 80075aa:	bf00      	nop
 80075ac:	371c      	adds	r7, #28
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b087      	sub	sp, #28
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	60f8      	str	r0, [r7, #12]
 80075be:	60b9      	str	r1, [r7, #8]
 80075c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	f023 0210 	bic.w	r2, r3, #16
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	699b      	ldr	r3, [r3, #24]
 80075d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6a1b      	ldr	r3, [r3, #32]
 80075d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	031b      	lsls	r3, r3, #12
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	011b      	lsls	r3, r3, #4
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	621a      	str	r2, [r3, #32]
}
 800760a:	bf00      	nop
 800760c:	371c      	adds	r7, #28
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr

08007616 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007616:	b480      	push	{r7}
 8007618:	b085      	sub	sp, #20
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
 800761e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800762c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4313      	orrs	r3, r2
 8007634:	f043 0307 	orr.w	r3, r3, #7
 8007638:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	609a      	str	r2, [r3, #8]
}
 8007640:	bf00      	nop
 8007642:	3714      	adds	r7, #20
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800764c:	b480      	push	{r7}
 800764e:	b087      	sub	sp, #28
 8007650:	af00      	add	r7, sp, #0
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	60b9      	str	r1, [r7, #8]
 8007656:	607a      	str	r2, [r7, #4]
 8007658:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007666:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	021a      	lsls	r2, r3, #8
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	431a      	orrs	r2, r3
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	4313      	orrs	r3, r2
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	4313      	orrs	r3, r2
 8007678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	609a      	str	r2, [r3, #8]
}
 8007680:	bf00      	nop
 8007682:	371c      	adds	r7, #28
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	f003 031f 	and.w	r3, r3, #31
 800769e:	2201      	movs	r2, #1
 80076a0:	fa02 f303 	lsl.w	r3, r2, r3
 80076a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6a1a      	ldr	r2, [r3, #32]
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	43db      	mvns	r3, r3
 80076ae:	401a      	ands	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6a1a      	ldr	r2, [r3, #32]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	f003 031f 	and.w	r3, r3, #31
 80076be:	6879      	ldr	r1, [r7, #4]
 80076c0:	fa01 f303 	lsl.w	r3, r1, r3
 80076c4:	431a      	orrs	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	621a      	str	r2, [r3, #32]
}
 80076ca:	bf00      	nop
 80076cc:	371c      	adds	r7, #28
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
	...

080076d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d101      	bne.n	80076f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076ec:	2302      	movs	r3, #2
 80076ee:	e050      	b.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2202      	movs	r2, #2
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007716:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4313      	orrs	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a1c      	ldr	r2, [pc, #112]	; (80077a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d018      	beq.n	8007766 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800773c:	d013      	beq.n	8007766 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a18      	ldr	r2, [pc, #96]	; (80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00e      	beq.n	8007766 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a16      	ldr	r2, [pc, #88]	; (80077a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d009      	beq.n	8007766 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a15      	ldr	r2, [pc, #84]	; (80077ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d004      	beq.n	8007766 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a13      	ldr	r2, [pc, #76]	; (80077b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d10c      	bne.n	8007780 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800776c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	68ba      	ldr	r2, [r7, #8]
 8007774:	4313      	orrs	r3, r2
 8007776:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3714      	adds	r7, #20
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	40010000 	.word	0x40010000
 80077a4:	40000400 	.word	0x40000400
 80077a8:	40000800 	.word	0x40000800
 80077ac:	40000c00 	.word	0x40000c00
 80077b0:	40014000 	.word	0x40014000

080077b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d101      	bne.n	80077d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80077cc:	2302      	movs	r3, #2
 80077ce:	e03d      	b.n	800784c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	4313      	orrs	r3, r2
 8007800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4313      	orrs	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	4313      	orrs	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	4313      	orrs	r3, r2
 800782a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	69db      	ldr	r3, [r3, #28]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e03f      	b.n	80078ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007870:	b2db      	uxtb	r3, r3
 8007872:	2b00      	cmp	r3, #0
 8007874:	d106      	bne.n	8007884 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7fb fb90 	bl	8002fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2224      	movs	r2, #36	; 0x24
 8007888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800789a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 fddf 	bl	8008460 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	691a      	ldr	r2, [r3, #16]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	695a      	ldr	r2, [r3, #20]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68da      	ldr	r2, [r3, #12]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2220      	movs	r2, #32
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2220      	movs	r2, #32
 80078e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b08a      	sub	sp, #40	; 0x28
 80078f6:	af02      	add	r7, sp, #8
 80078f8:	60f8      	str	r0, [r7, #12]
 80078fa:	60b9      	str	r1, [r7, #8]
 80078fc:	603b      	str	r3, [r7, #0]
 80078fe:	4613      	mov	r3, r2
 8007900:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b20      	cmp	r3, #32
 8007910:	d17c      	bne.n	8007a0c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_UART_Transmit+0x2c>
 8007918:	88fb      	ldrh	r3, [r7, #6]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d101      	bne.n	8007922 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e075      	b.n	8007a0e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <HAL_UART_Transmit+0x3e>
 800792c:	2302      	movs	r3, #2
 800792e:	e06e      	b.n	8007a0e <HAL_UART_Transmit+0x11c>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2221      	movs	r2, #33	; 0x21
 8007942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007946:	f7fb ff07 	bl	8003758 <HAL_GetTick>
 800794a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	88fa      	ldrh	r2, [r7, #6]
 8007950:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	88fa      	ldrh	r2, [r7, #6]
 8007956:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007960:	d108      	bne.n	8007974 <HAL_UART_Transmit+0x82>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d104      	bne.n	8007974 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800796a:	2300      	movs	r3, #0
 800796c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	61bb      	str	r3, [r7, #24]
 8007972:	e003      	b.n	800797c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007978:	2300      	movs	r3, #0
 800797a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007984:	e02a      	b.n	80079dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2200      	movs	r2, #0
 800798e:	2180      	movs	r1, #128	; 0x80
 8007990:	68f8      	ldr	r0, [r7, #12]
 8007992:	f000 fb1f 	bl	8007fd4 <UART_WaitOnFlagUntilTimeout>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e036      	b.n	8007a0e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10b      	bne.n	80079be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	881b      	ldrh	r3, [r3, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	3302      	adds	r3, #2
 80079ba:	61bb      	str	r3, [r7, #24]
 80079bc:	e007      	b.n	80079ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	781a      	ldrb	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	3301      	adds	r3, #1
 80079cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	3b01      	subs	r3, #1
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1cf      	bne.n	8007986 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	2200      	movs	r2, #0
 80079ee:	2140      	movs	r1, #64	; 0x40
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 faef 	bl	8007fd4 <UART_WaitOnFlagUntilTimeout>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d001      	beq.n	8007a00 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e006      	b.n	8007a0e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2220      	movs	r2, #32
 8007a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	e000      	b.n	8007a0e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007a0c:	2302      	movs	r3, #2
  }
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3720      	adds	r7, #32
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b084      	sub	sp, #16
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	60f8      	str	r0, [r7, #12]
 8007a1e:	60b9      	str	r1, [r7, #8]
 8007a20:	4613      	mov	r3, r2
 8007a22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b20      	cmp	r3, #32
 8007a2e:	d11d      	bne.n	8007a6c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d002      	beq.n	8007a3c <HAL_UART_Receive_IT+0x26>
 8007a36:	88fb      	ldrh	r3, [r7, #6]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d101      	bne.n	8007a40 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e016      	b.n	8007a6e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d101      	bne.n	8007a4e <HAL_UART_Receive_IT+0x38>
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	e00f      	b.n	8007a6e <HAL_UART_Receive_IT+0x58>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007a5c:	88fb      	ldrh	r3, [r7, #6]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	68b9      	ldr	r1, [r7, #8]
 8007a62:	68f8      	ldr	r0, [r7, #12]
 8007a64:	f000 fb24 	bl	80080b0 <UART_Start_Receive_IT>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	e000      	b.n	8007a6e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007a6c:	2302      	movs	r3, #2
  }
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3710      	adds	r7, #16
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b0ba      	sub	sp, #232	; 0xe8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aae:	f003 030f 	and.w	r3, r3, #15
 8007ab2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10f      	bne.n	8007ade <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d009      	beq.n	8007ade <HAL_UART_IRQHandler+0x66>
 8007aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ace:	f003 0320 	and.w	r3, r3, #32
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d003      	beq.n	8007ade <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fc07 	bl	80082ea <UART_Receive_IT>
      return;
 8007adc:	e256      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ade:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 80de 	beq.w	8007ca4 <HAL_UART_IRQHandler+0x22c>
 8007ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d106      	bne.n	8007b02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 80d1 	beq.w	8007ca4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00b      	beq.n	8007b26 <HAL_UART_IRQHandler+0xae>
 8007b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d005      	beq.n	8007b26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1e:	f043 0201 	orr.w	r2, r3, #1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b2a:	f003 0304 	and.w	r3, r3, #4
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00b      	beq.n	8007b4a <HAL_UART_IRQHandler+0xd2>
 8007b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d005      	beq.n	8007b4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b42:	f043 0202 	orr.w	r2, r3, #2
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b4e:	f003 0302 	and.w	r3, r3, #2
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00b      	beq.n	8007b6e <HAL_UART_IRQHandler+0xf6>
 8007b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d005      	beq.n	8007b6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b66:	f043 0204 	orr.w	r2, r3, #4
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b72:	f003 0308 	and.w	r3, r3, #8
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d011      	beq.n	8007b9e <HAL_UART_IRQHandler+0x126>
 8007b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d105      	bne.n	8007b92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d005      	beq.n	8007b9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b96:	f043 0208 	orr.w	r2, r3, #8
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 81ed 	beq.w	8007f82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bac:	f003 0320 	and.w	r3, r3, #32
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d008      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x14e>
 8007bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bb8:	f003 0320 	and.w	r3, r3, #32
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 fb92 	bl	80082ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	695b      	ldr	r3, [r3, #20]
 8007bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd0:	2b40      	cmp	r3, #64	; 0x40
 8007bd2:	bf0c      	ite	eq
 8007bd4:	2301      	moveq	r3, #1
 8007bd6:	2300      	movne	r3, #0
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be2:	f003 0308 	and.w	r3, r3, #8
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <HAL_UART_IRQHandler+0x17a>
 8007bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d04f      	beq.n	8007c92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 fa9a 	bl	800812c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c02:	2b40      	cmp	r3, #64	; 0x40
 8007c04:	d141      	bne.n	8007c8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3314      	adds	r3, #20
 8007c0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007c14:	e853 3f00 	ldrex	r3, [r3]
 8007c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007c1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3314      	adds	r3, #20
 8007c2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007c32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007c36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007c3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007c4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1d9      	bne.n	8007c06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d013      	beq.n	8007c82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5e:	4a7d      	ldr	r2, [pc, #500]	; (8007e54 <HAL_UART_IRQHandler+0x3dc>)
 8007c60:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7fc f82e 	bl	8003cc8 <HAL_DMA_Abort_IT>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d016      	beq.n	8007ca0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c80:	e00e      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 f990 	bl	8007fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c88:	e00a      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f98c 	bl	8007fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c90:	e006      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f988 	bl	8007fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007c9e:	e170      	b.n	8007f82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca0:	bf00      	nop
    return;
 8007ca2:	e16e      	b.n	8007f82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	f040 814a 	bne.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cb2:	f003 0310 	and.w	r3, r3, #16
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f000 8143 	beq.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cc0:	f003 0310 	and.w	r3, r3, #16
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 813c 	beq.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60bb      	str	r3, [r7, #8]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	60bb      	str	r3, [r7, #8]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	60bb      	str	r3, [r7, #8]
 8007cde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cea:	2b40      	cmp	r3, #64	; 0x40
 8007cec:	f040 80b4 	bne.w	8007e58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007cfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8140 	beq.w	8007f86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	f080 8139 	bcs.w	8007f86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d20:	69db      	ldr	r3, [r3, #28]
 8007d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d26:	f000 8088 	beq.w	8007e3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	330c      	adds	r3, #12
 8007d30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007d40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	330c      	adds	r3, #12
 8007d52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007d56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007d62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007d6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1d9      	bne.n	8007d2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	3314      	adds	r3, #20
 8007d7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007d86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d88:	f023 0301 	bic.w	r3, r3, #1
 8007d8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3314      	adds	r3, #20
 8007d96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007da2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007da6:	e841 2300 	strex	r3, r2, [r1]
 8007daa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1e1      	bne.n	8007d76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3314      	adds	r3, #20
 8007db8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007dbc:	e853 3f00 	ldrex	r3, [r3]
 8007dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	3314      	adds	r3, #20
 8007dd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007dd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007dd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007ddc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007dde:	e841 2300 	strex	r3, r2, [r1]
 8007de2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007de4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1e3      	bne.n	8007db2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2220      	movs	r2, #32
 8007dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	330c      	adds	r3, #12
 8007dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e02:	e853 3f00 	ldrex	r3, [r3]
 8007e06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007e08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e0a:	f023 0310 	bic.w	r3, r3, #16
 8007e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	330c      	adds	r3, #12
 8007e18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007e1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007e1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e24:	e841 2300 	strex	r3, r2, [r1]
 8007e28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1e3      	bne.n	8007df8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fb fed7 	bl	8003be8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f8b6 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e50:	e099      	b.n	8007f86 <HAL_UART_IRQHandler+0x50e>
 8007e52:	bf00      	nop
 8007e54:	080081f3 	.word	0x080081f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	f000 808b 	beq.w	8007f8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 8086 	beq.w	8007f8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	330c      	adds	r3, #12
 8007e84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e88:	e853 3f00 	ldrex	r3, [r3]
 8007e8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	330c      	adds	r3, #12
 8007e9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007ea2:	647a      	str	r2, [r7, #68]	; 0x44
 8007ea4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ea8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007eaa:	e841 2300 	strex	r3, r2, [r1]
 8007eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1e3      	bne.n	8007e7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3314      	adds	r3, #20
 8007ebc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	e853 3f00 	ldrex	r3, [r3]
 8007ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8007ec6:	6a3b      	ldr	r3, [r7, #32]
 8007ec8:	f023 0301 	bic.w	r3, r3, #1
 8007ecc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3314      	adds	r3, #20
 8007ed6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007eda:	633a      	str	r2, [r7, #48]	; 0x30
 8007edc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ede:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ee2:	e841 2300 	strex	r3, r2, [r1]
 8007ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1e3      	bne.n	8007eb6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	330c      	adds	r3, #12
 8007f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0310 	bic.w	r3, r3, #16
 8007f12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007f20:	61fa      	str	r2, [r7, #28]
 8007f22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	69b9      	ldr	r1, [r7, #24]
 8007f26:	69fa      	ldr	r2, [r7, #28]
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e3      	bne.n	8007efc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f38:	4619      	mov	r1, r3
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f83e 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f40:	e023      	b.n	8007f8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d009      	beq.n	8007f62 <HAL_UART_IRQHandler+0x4ea>
 8007f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f95d 	bl	800821a <UART_Transmit_IT>
    return;
 8007f60:	e014      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00e      	beq.n	8007f8c <HAL_UART_IRQHandler+0x514>
 8007f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d008      	beq.n	8007f8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 f99d 	bl	80082ba <UART_EndTransmit_IT>
    return;
 8007f80:	e004      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
    return;
 8007f82:	bf00      	nop
 8007f84:	e002      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
      return;
 8007f86:	bf00      	nop
 8007f88:	e000      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
      return;
 8007f8a:	bf00      	nop
  }
}
 8007f8c:	37e8      	adds	r7, #232	; 0xe8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop

08007f94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b090      	sub	sp, #64	; 0x40
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fe4:	e050      	b.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fec:	d04c      	beq.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d007      	beq.n	8008004 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ff4:	f7fb fbb0 	bl	8003758 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008000:	429a      	cmp	r2, r3
 8008002:	d241      	bcs.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	330c      	adds	r3, #12
 800800a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008016:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800801a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	330c      	adds	r3, #12
 8008022:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008024:	637a      	str	r2, [r7, #52]	; 0x34
 8008026:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800802a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e5      	bne.n	8008004 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	3314      	adds	r3, #20
 800803e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	e853 3f00 	ldrex	r3, [r3]
 8008046:	613b      	str	r3, [r7, #16]
   return(result);
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	f023 0301 	bic.w	r3, r3, #1
 800804e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	3314      	adds	r3, #20
 8008056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008058:	623a      	str	r2, [r7, #32]
 800805a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	69f9      	ldr	r1, [r7, #28]
 800805e:	6a3a      	ldr	r2, [r7, #32]
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	61bb      	str	r3, [r7, #24]
   return(result);
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e5      	bne.n	8008038 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2220      	movs	r2, #32
 8008078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e00f      	b.n	80080a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	4013      	ands	r3, r2
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	429a      	cmp	r2, r3
 8008096:	bf0c      	ite	eq
 8008098:	2301      	moveq	r3, #1
 800809a:	2300      	movne	r3, #0
 800809c:	b2db      	uxtb	r3, r3
 800809e:	461a      	mov	r2, r3
 80080a0:	79fb      	ldrb	r3, [r7, #7]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d09f      	beq.n	8007fe6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3740      	adds	r7, #64	; 0x40
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	4613      	mov	r3, r2
 80080bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	88fa      	ldrh	r2, [r7, #6]
 80080c8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	88fa      	ldrh	r2, [r7, #6]
 80080ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2222      	movs	r2, #34	; 0x22
 80080da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d007      	beq.n	80080fe <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080fc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	695a      	ldr	r2, [r3, #20]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f042 0201 	orr.w	r2, r2, #1
 800810c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68da      	ldr	r2, [r3, #12]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f042 0220 	orr.w	r2, r2, #32
 800811c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3714      	adds	r7, #20
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800812c:	b480      	push	{r7}
 800812e:	b095      	sub	sp, #84	; 0x54
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	330c      	adds	r3, #12
 800813a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008146:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800814a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	330c      	adds	r3, #12
 8008152:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008154:	643a      	str	r2, [r7, #64]	; 0x40
 8008156:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800815a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e5      	bne.n	8008134 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3314      	adds	r3, #20
 800816e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	61fb      	str	r3, [r7, #28]
   return(result);
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	f023 0301 	bic.w	r3, r3, #1
 800817e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	3314      	adds	r3, #20
 8008186:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008188:	62fa      	str	r2, [r7, #44]	; 0x2c
 800818a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800818e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e5      	bne.n	8008168 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d119      	bne.n	80081d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	330c      	adds	r3, #12
 80081aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	e853 3f00 	ldrex	r3, [r3]
 80081b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	f023 0310 	bic.w	r3, r3, #16
 80081ba:	647b      	str	r3, [r7, #68]	; 0x44
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	330c      	adds	r3, #12
 80081c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081c4:	61ba      	str	r2, [r7, #24]
 80081c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c8:	6979      	ldr	r1, [r7, #20]
 80081ca:	69ba      	ldr	r2, [r7, #24]
 80081cc:	e841 2300 	strex	r3, r2, [r1]
 80081d0:	613b      	str	r3, [r7, #16]
   return(result);
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1e5      	bne.n	80081a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2220      	movs	r2, #32
 80081dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80081e6:	bf00      	nop
 80081e8:	3754      	adds	r7, #84	; 0x54
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr

080081f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b084      	sub	sp, #16
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2200      	movs	r2, #0
 800820a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f7ff fecb 	bl	8007fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008212:	bf00      	nop
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800821a:	b480      	push	{r7}
 800821c:	b085      	sub	sp, #20
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b21      	cmp	r3, #33	; 0x21
 800822c:	d13e      	bne.n	80082ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008236:	d114      	bne.n	8008262 <UART_Transmit_IT+0x48>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d110      	bne.n	8008262 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008254:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	1c9a      	adds	r2, r3, #2
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	621a      	str	r2, [r3, #32]
 8008260:	e008      	b.n	8008274 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	1c59      	adds	r1, r3, #1
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	6211      	str	r1, [r2, #32]
 800826c:	781a      	ldrb	r2, [r3, #0]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008278:	b29b      	uxth	r3, r3
 800827a:	3b01      	subs	r3, #1
 800827c:	b29b      	uxth	r3, r3
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	4619      	mov	r1, r3
 8008282:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10f      	bne.n	80082a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68da      	ldr	r2, [r3, #12]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008296:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68da      	ldr	r2, [r3, #12]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	e000      	b.n	80082ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80082ac:	2302      	movs	r3, #2
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3714      	adds	r7, #20
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b082      	sub	sp, #8
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2220      	movs	r2, #32
 80082d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7ff fe5a 	bl	8007f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3708      	adds	r7, #8
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b08c      	sub	sp, #48	; 0x30
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b22      	cmp	r3, #34	; 0x22
 80082fc:	f040 80ab 	bne.w	8008456 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008308:	d117      	bne.n	800833a <UART_Receive_IT+0x50>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d113      	bne.n	800833a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008312:	2300      	movs	r3, #0
 8008314:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	b29b      	uxth	r3, r3
 8008324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008328:	b29a      	uxth	r2, r3
 800832a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008332:	1c9a      	adds	r2, r3, #2
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	629a      	str	r2, [r3, #40]	; 0x28
 8008338:	e026      	b.n	8008388 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008340:	2300      	movs	r3, #0
 8008342:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800834c:	d007      	beq.n	800835e <UART_Receive_IT+0x74>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10a      	bne.n	800836c <UART_Receive_IT+0x82>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d106      	bne.n	800836c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	b2da      	uxtb	r2, r3
 8008366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008368:	701a      	strb	r2, [r3, #0]
 800836a:	e008      	b.n	800837e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	b2db      	uxtb	r3, r3
 8008374:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008378:	b2da      	uxtb	r2, r3
 800837a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800837c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800838c:	b29b      	uxth	r3, r3
 800838e:	3b01      	subs	r3, #1
 8008390:	b29b      	uxth	r3, r3
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	4619      	mov	r1, r3
 8008396:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008398:	2b00      	cmp	r3, #0
 800839a:	d15a      	bne.n	8008452 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68da      	ldr	r2, [r3, #12]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f022 0220 	bic.w	r2, r2, #32
 80083aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	695a      	ldr	r2, [r3, #20]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f022 0201 	bic.w	r2, r2, #1
 80083ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d135      	bne.n	8008448 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	330c      	adds	r3, #12
 80083e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	e853 3f00 	ldrex	r3, [r3]
 80083f0:	613b      	str	r3, [r7, #16]
   return(result);
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	f023 0310 	bic.w	r3, r3, #16
 80083f8:	627b      	str	r3, [r7, #36]	; 0x24
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	330c      	adds	r3, #12
 8008400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008402:	623a      	str	r2, [r7, #32]
 8008404:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008406:	69f9      	ldr	r1, [r7, #28]
 8008408:	6a3a      	ldr	r2, [r7, #32]
 800840a:	e841 2300 	strex	r3, r2, [r1]
 800840e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1e5      	bne.n	80083e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f003 0310 	and.w	r3, r3, #16
 8008420:	2b10      	cmp	r3, #16
 8008422:	d10a      	bne.n	800843a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008424:	2300      	movs	r3, #0
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	60fb      	str	r3, [r7, #12]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	60fb      	str	r3, [r7, #12]
 8008438:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7ff fdbb 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
 8008446:	e002      	b.n	800844e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f7f9 fb23 	bl	8001a94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	e002      	b.n	8008458 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008452:	2300      	movs	r3, #0
 8008454:	e000      	b.n	8008458 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008456:	2302      	movs	r3, #2
  }
}
 8008458:	4618      	mov	r0, r3
 800845a:	3730      	adds	r7, #48	; 0x30
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008464:	b0c0      	sub	sp, #256	; 0x100
 8008466:	af00      	add	r7, sp, #0
 8008468:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800846c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800847c:	68d9      	ldr	r1, [r3, #12]
 800847e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	ea40 0301 	orr.w	r3, r0, r1
 8008488:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800848a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800848e:	689a      	ldr	r2, [r3, #8]
 8008490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	431a      	orrs	r2, r3
 8008498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800849c:	695b      	ldr	r3, [r3, #20]
 800849e:	431a      	orrs	r2, r3
 80084a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80084ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80084b8:	f021 010c 	bic.w	r1, r1, #12
 80084bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80084c6:	430b      	orrs	r3, r1
 80084c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80084d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084da:	6999      	ldr	r1, [r3, #24]
 80084dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	ea40 0301 	orr.w	r3, r0, r1
 80084e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80084e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	4b8f      	ldr	r3, [pc, #572]	; (800872c <UART_SetConfig+0x2cc>)
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d005      	beq.n	8008500 <UART_SetConfig+0xa0>
 80084f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	4b8d      	ldr	r3, [pc, #564]	; (8008730 <UART_SetConfig+0x2d0>)
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d104      	bne.n	800850a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008500:	f7fd fc10 	bl	8005d24 <HAL_RCC_GetPCLK2Freq>
 8008504:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008508:	e003      	b.n	8008512 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800850a:	f7fd fbf7 	bl	8005cfc <HAL_RCC_GetPCLK1Freq>
 800850e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008516:	69db      	ldr	r3, [r3, #28]
 8008518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800851c:	f040 810c 	bne.w	8008738 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008520:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008524:	2200      	movs	r2, #0
 8008526:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800852a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800852e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008532:	4622      	mov	r2, r4
 8008534:	462b      	mov	r3, r5
 8008536:	1891      	adds	r1, r2, r2
 8008538:	65b9      	str	r1, [r7, #88]	; 0x58
 800853a:	415b      	adcs	r3, r3
 800853c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800853e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008542:	4621      	mov	r1, r4
 8008544:	eb12 0801 	adds.w	r8, r2, r1
 8008548:	4629      	mov	r1, r5
 800854a:	eb43 0901 	adc.w	r9, r3, r1
 800854e:	f04f 0200 	mov.w	r2, #0
 8008552:	f04f 0300 	mov.w	r3, #0
 8008556:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800855a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800855e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008562:	4690      	mov	r8, r2
 8008564:	4699      	mov	r9, r3
 8008566:	4623      	mov	r3, r4
 8008568:	eb18 0303 	adds.w	r3, r8, r3
 800856c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008570:	462b      	mov	r3, r5
 8008572:	eb49 0303 	adc.w	r3, r9, r3
 8008576:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800857a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008586:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800858a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800858e:	460b      	mov	r3, r1
 8008590:	18db      	adds	r3, r3, r3
 8008592:	653b      	str	r3, [r7, #80]	; 0x50
 8008594:	4613      	mov	r3, r2
 8008596:	eb42 0303 	adc.w	r3, r2, r3
 800859a:	657b      	str	r3, [r7, #84]	; 0x54
 800859c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80085a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80085a4:	f7f8 fb18 	bl	8000bd8 <__aeabi_uldivmod>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4b61      	ldr	r3, [pc, #388]	; (8008734 <UART_SetConfig+0x2d4>)
 80085ae:	fba3 2302 	umull	r2, r3, r3, r2
 80085b2:	095b      	lsrs	r3, r3, #5
 80085b4:	011c      	lsls	r4, r3, #4
 80085b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085ba:	2200      	movs	r2, #0
 80085bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80085c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80085c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80085c8:	4642      	mov	r2, r8
 80085ca:	464b      	mov	r3, r9
 80085cc:	1891      	adds	r1, r2, r2
 80085ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80085d0:	415b      	adcs	r3, r3
 80085d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80085d8:	4641      	mov	r1, r8
 80085da:	eb12 0a01 	adds.w	sl, r2, r1
 80085de:	4649      	mov	r1, r9
 80085e0:	eb43 0b01 	adc.w	fp, r3, r1
 80085e4:	f04f 0200 	mov.w	r2, #0
 80085e8:	f04f 0300 	mov.w	r3, #0
 80085ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80085f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085f8:	4692      	mov	sl, r2
 80085fa:	469b      	mov	fp, r3
 80085fc:	4643      	mov	r3, r8
 80085fe:	eb1a 0303 	adds.w	r3, sl, r3
 8008602:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008606:	464b      	mov	r3, r9
 8008608:	eb4b 0303 	adc.w	r3, fp, r3
 800860c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800861c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008620:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008624:	460b      	mov	r3, r1
 8008626:	18db      	adds	r3, r3, r3
 8008628:	643b      	str	r3, [r7, #64]	; 0x40
 800862a:	4613      	mov	r3, r2
 800862c:	eb42 0303 	adc.w	r3, r2, r3
 8008630:	647b      	str	r3, [r7, #68]	; 0x44
 8008632:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008636:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800863a:	f7f8 facd 	bl	8000bd8 <__aeabi_uldivmod>
 800863e:	4602      	mov	r2, r0
 8008640:	460b      	mov	r3, r1
 8008642:	4611      	mov	r1, r2
 8008644:	4b3b      	ldr	r3, [pc, #236]	; (8008734 <UART_SetConfig+0x2d4>)
 8008646:	fba3 2301 	umull	r2, r3, r3, r1
 800864a:	095b      	lsrs	r3, r3, #5
 800864c:	2264      	movs	r2, #100	; 0x64
 800864e:	fb02 f303 	mul.w	r3, r2, r3
 8008652:	1acb      	subs	r3, r1, r3
 8008654:	00db      	lsls	r3, r3, #3
 8008656:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800865a:	4b36      	ldr	r3, [pc, #216]	; (8008734 <UART_SetConfig+0x2d4>)
 800865c:	fba3 2302 	umull	r2, r3, r3, r2
 8008660:	095b      	lsrs	r3, r3, #5
 8008662:	005b      	lsls	r3, r3, #1
 8008664:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008668:	441c      	add	r4, r3
 800866a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800866e:	2200      	movs	r2, #0
 8008670:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008674:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008678:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800867c:	4642      	mov	r2, r8
 800867e:	464b      	mov	r3, r9
 8008680:	1891      	adds	r1, r2, r2
 8008682:	63b9      	str	r1, [r7, #56]	; 0x38
 8008684:	415b      	adcs	r3, r3
 8008686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008688:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800868c:	4641      	mov	r1, r8
 800868e:	1851      	adds	r1, r2, r1
 8008690:	6339      	str	r1, [r7, #48]	; 0x30
 8008692:	4649      	mov	r1, r9
 8008694:	414b      	adcs	r3, r1
 8008696:	637b      	str	r3, [r7, #52]	; 0x34
 8008698:	f04f 0200 	mov.w	r2, #0
 800869c:	f04f 0300 	mov.w	r3, #0
 80086a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80086a4:	4659      	mov	r1, fp
 80086a6:	00cb      	lsls	r3, r1, #3
 80086a8:	4651      	mov	r1, sl
 80086aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086ae:	4651      	mov	r1, sl
 80086b0:	00ca      	lsls	r2, r1, #3
 80086b2:	4610      	mov	r0, r2
 80086b4:	4619      	mov	r1, r3
 80086b6:	4603      	mov	r3, r0
 80086b8:	4642      	mov	r2, r8
 80086ba:	189b      	adds	r3, r3, r2
 80086bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086c0:	464b      	mov	r3, r9
 80086c2:	460a      	mov	r2, r1
 80086c4:	eb42 0303 	adc.w	r3, r2, r3
 80086c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80086cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80086d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80086dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80086e0:	460b      	mov	r3, r1
 80086e2:	18db      	adds	r3, r3, r3
 80086e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80086e6:	4613      	mov	r3, r2
 80086e8:	eb42 0303 	adc.w	r3, r2, r3
 80086ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80086f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80086f6:	f7f8 fa6f 	bl	8000bd8 <__aeabi_uldivmod>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	4b0d      	ldr	r3, [pc, #52]	; (8008734 <UART_SetConfig+0x2d4>)
 8008700:	fba3 1302 	umull	r1, r3, r3, r2
 8008704:	095b      	lsrs	r3, r3, #5
 8008706:	2164      	movs	r1, #100	; 0x64
 8008708:	fb01 f303 	mul.w	r3, r1, r3
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	00db      	lsls	r3, r3, #3
 8008710:	3332      	adds	r3, #50	; 0x32
 8008712:	4a08      	ldr	r2, [pc, #32]	; (8008734 <UART_SetConfig+0x2d4>)
 8008714:	fba2 2303 	umull	r2, r3, r2, r3
 8008718:	095b      	lsrs	r3, r3, #5
 800871a:	f003 0207 	and.w	r2, r3, #7
 800871e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4422      	add	r2, r4
 8008726:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008728:	e105      	b.n	8008936 <UART_SetConfig+0x4d6>
 800872a:	bf00      	nop
 800872c:	40011000 	.word	0x40011000
 8008730:	40011400 	.word	0x40011400
 8008734:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008738:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800873c:	2200      	movs	r2, #0
 800873e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008742:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008746:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800874a:	4642      	mov	r2, r8
 800874c:	464b      	mov	r3, r9
 800874e:	1891      	adds	r1, r2, r2
 8008750:	6239      	str	r1, [r7, #32]
 8008752:	415b      	adcs	r3, r3
 8008754:	627b      	str	r3, [r7, #36]	; 0x24
 8008756:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800875a:	4641      	mov	r1, r8
 800875c:	1854      	adds	r4, r2, r1
 800875e:	4649      	mov	r1, r9
 8008760:	eb43 0501 	adc.w	r5, r3, r1
 8008764:	f04f 0200 	mov.w	r2, #0
 8008768:	f04f 0300 	mov.w	r3, #0
 800876c:	00eb      	lsls	r3, r5, #3
 800876e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008772:	00e2      	lsls	r2, r4, #3
 8008774:	4614      	mov	r4, r2
 8008776:	461d      	mov	r5, r3
 8008778:	4643      	mov	r3, r8
 800877a:	18e3      	adds	r3, r4, r3
 800877c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008780:	464b      	mov	r3, r9
 8008782:	eb45 0303 	adc.w	r3, r5, r3
 8008786:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800878a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008796:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800879a:	f04f 0200 	mov.w	r2, #0
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80087a6:	4629      	mov	r1, r5
 80087a8:	008b      	lsls	r3, r1, #2
 80087aa:	4621      	mov	r1, r4
 80087ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087b0:	4621      	mov	r1, r4
 80087b2:	008a      	lsls	r2, r1, #2
 80087b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80087b8:	f7f8 fa0e 	bl	8000bd8 <__aeabi_uldivmod>
 80087bc:	4602      	mov	r2, r0
 80087be:	460b      	mov	r3, r1
 80087c0:	4b60      	ldr	r3, [pc, #384]	; (8008944 <UART_SetConfig+0x4e4>)
 80087c2:	fba3 2302 	umull	r2, r3, r3, r2
 80087c6:	095b      	lsrs	r3, r3, #5
 80087c8:	011c      	lsls	r4, r3, #4
 80087ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087ce:	2200      	movs	r2, #0
 80087d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80087d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80087d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80087dc:	4642      	mov	r2, r8
 80087de:	464b      	mov	r3, r9
 80087e0:	1891      	adds	r1, r2, r2
 80087e2:	61b9      	str	r1, [r7, #24]
 80087e4:	415b      	adcs	r3, r3
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087ec:	4641      	mov	r1, r8
 80087ee:	1851      	adds	r1, r2, r1
 80087f0:	6139      	str	r1, [r7, #16]
 80087f2:	4649      	mov	r1, r9
 80087f4:	414b      	adcs	r3, r1
 80087f6:	617b      	str	r3, [r7, #20]
 80087f8:	f04f 0200 	mov.w	r2, #0
 80087fc:	f04f 0300 	mov.w	r3, #0
 8008800:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008804:	4659      	mov	r1, fp
 8008806:	00cb      	lsls	r3, r1, #3
 8008808:	4651      	mov	r1, sl
 800880a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800880e:	4651      	mov	r1, sl
 8008810:	00ca      	lsls	r2, r1, #3
 8008812:	4610      	mov	r0, r2
 8008814:	4619      	mov	r1, r3
 8008816:	4603      	mov	r3, r0
 8008818:	4642      	mov	r2, r8
 800881a:	189b      	adds	r3, r3, r2
 800881c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008820:	464b      	mov	r3, r9
 8008822:	460a      	mov	r2, r1
 8008824:	eb42 0303 	adc.w	r3, r2, r3
 8008828:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800882c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	67bb      	str	r3, [r7, #120]	; 0x78
 8008836:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008838:	f04f 0200 	mov.w	r2, #0
 800883c:	f04f 0300 	mov.w	r3, #0
 8008840:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008844:	4649      	mov	r1, r9
 8008846:	008b      	lsls	r3, r1, #2
 8008848:	4641      	mov	r1, r8
 800884a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800884e:	4641      	mov	r1, r8
 8008850:	008a      	lsls	r2, r1, #2
 8008852:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008856:	f7f8 f9bf 	bl	8000bd8 <__aeabi_uldivmod>
 800885a:	4602      	mov	r2, r0
 800885c:	460b      	mov	r3, r1
 800885e:	4b39      	ldr	r3, [pc, #228]	; (8008944 <UART_SetConfig+0x4e4>)
 8008860:	fba3 1302 	umull	r1, r3, r3, r2
 8008864:	095b      	lsrs	r3, r3, #5
 8008866:	2164      	movs	r1, #100	; 0x64
 8008868:	fb01 f303 	mul.w	r3, r1, r3
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	3332      	adds	r3, #50	; 0x32
 8008872:	4a34      	ldr	r2, [pc, #208]	; (8008944 <UART_SetConfig+0x4e4>)
 8008874:	fba2 2303 	umull	r2, r3, r2, r3
 8008878:	095b      	lsrs	r3, r3, #5
 800887a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800887e:	441c      	add	r4, r3
 8008880:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008884:	2200      	movs	r2, #0
 8008886:	673b      	str	r3, [r7, #112]	; 0x70
 8008888:	677a      	str	r2, [r7, #116]	; 0x74
 800888a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800888e:	4642      	mov	r2, r8
 8008890:	464b      	mov	r3, r9
 8008892:	1891      	adds	r1, r2, r2
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	415b      	adcs	r3, r3
 8008898:	60fb      	str	r3, [r7, #12]
 800889a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800889e:	4641      	mov	r1, r8
 80088a0:	1851      	adds	r1, r2, r1
 80088a2:	6039      	str	r1, [r7, #0]
 80088a4:	4649      	mov	r1, r9
 80088a6:	414b      	adcs	r3, r1
 80088a8:	607b      	str	r3, [r7, #4]
 80088aa:	f04f 0200 	mov.w	r2, #0
 80088ae:	f04f 0300 	mov.w	r3, #0
 80088b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80088b6:	4659      	mov	r1, fp
 80088b8:	00cb      	lsls	r3, r1, #3
 80088ba:	4651      	mov	r1, sl
 80088bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088c0:	4651      	mov	r1, sl
 80088c2:	00ca      	lsls	r2, r1, #3
 80088c4:	4610      	mov	r0, r2
 80088c6:	4619      	mov	r1, r3
 80088c8:	4603      	mov	r3, r0
 80088ca:	4642      	mov	r2, r8
 80088cc:	189b      	adds	r3, r3, r2
 80088ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80088d0:	464b      	mov	r3, r9
 80088d2:	460a      	mov	r2, r1
 80088d4:	eb42 0303 	adc.w	r3, r2, r3
 80088d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80088da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	663b      	str	r3, [r7, #96]	; 0x60
 80088e4:	667a      	str	r2, [r7, #100]	; 0x64
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	f04f 0300 	mov.w	r3, #0
 80088ee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80088f2:	4649      	mov	r1, r9
 80088f4:	008b      	lsls	r3, r1, #2
 80088f6:	4641      	mov	r1, r8
 80088f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088fc:	4641      	mov	r1, r8
 80088fe:	008a      	lsls	r2, r1, #2
 8008900:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008904:	f7f8 f968 	bl	8000bd8 <__aeabi_uldivmod>
 8008908:	4602      	mov	r2, r0
 800890a:	460b      	mov	r3, r1
 800890c:	4b0d      	ldr	r3, [pc, #52]	; (8008944 <UART_SetConfig+0x4e4>)
 800890e:	fba3 1302 	umull	r1, r3, r3, r2
 8008912:	095b      	lsrs	r3, r3, #5
 8008914:	2164      	movs	r1, #100	; 0x64
 8008916:	fb01 f303 	mul.w	r3, r1, r3
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	011b      	lsls	r3, r3, #4
 800891e:	3332      	adds	r3, #50	; 0x32
 8008920:	4a08      	ldr	r2, [pc, #32]	; (8008944 <UART_SetConfig+0x4e4>)
 8008922:	fba2 2303 	umull	r2, r3, r2, r3
 8008926:	095b      	lsrs	r3, r3, #5
 8008928:	f003 020f 	and.w	r2, r3, #15
 800892c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4422      	add	r2, r4
 8008934:	609a      	str	r2, [r3, #8]
}
 8008936:	bf00      	nop
 8008938:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800893c:	46bd      	mov	sp, r7
 800893e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008942:	bf00      	nop
 8008944:	51eb851f 	.word	0x51eb851f

08008948 <atoi>:
 8008948:	220a      	movs	r2, #10
 800894a:	2100      	movs	r1, #0
 800894c:	f000 beda 	b.w	8009704 <strtol>

08008950 <__errno>:
 8008950:	4b01      	ldr	r3, [pc, #4]	; (8008958 <__errno+0x8>)
 8008952:	6818      	ldr	r0, [r3, #0]
 8008954:	4770      	bx	lr
 8008956:	bf00      	nop
 8008958:	2000009c 	.word	0x2000009c

0800895c <__libc_init_array>:
 800895c:	b570      	push	{r4, r5, r6, lr}
 800895e:	4d0d      	ldr	r5, [pc, #52]	; (8008994 <__libc_init_array+0x38>)
 8008960:	4c0d      	ldr	r4, [pc, #52]	; (8008998 <__libc_init_array+0x3c>)
 8008962:	1b64      	subs	r4, r4, r5
 8008964:	10a4      	asrs	r4, r4, #2
 8008966:	2600      	movs	r6, #0
 8008968:	42a6      	cmp	r6, r4
 800896a:	d109      	bne.n	8008980 <__libc_init_array+0x24>
 800896c:	4d0b      	ldr	r5, [pc, #44]	; (800899c <__libc_init_array+0x40>)
 800896e:	4c0c      	ldr	r4, [pc, #48]	; (80089a0 <__libc_init_array+0x44>)
 8008970:	f003 ff4e 	bl	800c810 <_init>
 8008974:	1b64      	subs	r4, r4, r5
 8008976:	10a4      	asrs	r4, r4, #2
 8008978:	2600      	movs	r6, #0
 800897a:	42a6      	cmp	r6, r4
 800897c:	d105      	bne.n	800898a <__libc_init_array+0x2e>
 800897e:	bd70      	pop	{r4, r5, r6, pc}
 8008980:	f855 3b04 	ldr.w	r3, [r5], #4
 8008984:	4798      	blx	r3
 8008986:	3601      	adds	r6, #1
 8008988:	e7ee      	b.n	8008968 <__libc_init_array+0xc>
 800898a:	f855 3b04 	ldr.w	r3, [r5], #4
 800898e:	4798      	blx	r3
 8008990:	3601      	adds	r6, #1
 8008992:	e7f2      	b.n	800897a <__libc_init_array+0x1e>
 8008994:	0800d400 	.word	0x0800d400
 8008998:	0800d400 	.word	0x0800d400
 800899c:	0800d400 	.word	0x0800d400
 80089a0:	0800d404 	.word	0x0800d404

080089a4 <malloc>:
 80089a4:	4b02      	ldr	r3, [pc, #8]	; (80089b0 <malloc+0xc>)
 80089a6:	4601      	mov	r1, r0
 80089a8:	6818      	ldr	r0, [r3, #0]
 80089aa:	f000 b87f 	b.w	8008aac <_malloc_r>
 80089ae:	bf00      	nop
 80089b0:	2000009c 	.word	0x2000009c

080089b4 <free>:
 80089b4:	4b02      	ldr	r3, [pc, #8]	; (80089c0 <free+0xc>)
 80089b6:	4601      	mov	r1, r0
 80089b8:	6818      	ldr	r0, [r3, #0]
 80089ba:	f000 b80b 	b.w	80089d4 <_free_r>
 80089be:	bf00      	nop
 80089c0:	2000009c 	.word	0x2000009c

080089c4 <memset>:
 80089c4:	4402      	add	r2, r0
 80089c6:	4603      	mov	r3, r0
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d100      	bne.n	80089ce <memset+0xa>
 80089cc:	4770      	bx	lr
 80089ce:	f803 1b01 	strb.w	r1, [r3], #1
 80089d2:	e7f9      	b.n	80089c8 <memset+0x4>

080089d4 <_free_r>:
 80089d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089d6:	2900      	cmp	r1, #0
 80089d8:	d044      	beq.n	8008a64 <_free_r+0x90>
 80089da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089de:	9001      	str	r0, [sp, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f1a1 0404 	sub.w	r4, r1, #4
 80089e6:	bfb8      	it	lt
 80089e8:	18e4      	addlt	r4, r4, r3
 80089ea:	f001 fd57 	bl	800a49c <__malloc_lock>
 80089ee:	4a1e      	ldr	r2, [pc, #120]	; (8008a68 <_free_r+0x94>)
 80089f0:	9801      	ldr	r0, [sp, #4]
 80089f2:	6813      	ldr	r3, [r2, #0]
 80089f4:	b933      	cbnz	r3, 8008a04 <_free_r+0x30>
 80089f6:	6063      	str	r3, [r4, #4]
 80089f8:	6014      	str	r4, [r2, #0]
 80089fa:	b003      	add	sp, #12
 80089fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a00:	f001 bd52 	b.w	800a4a8 <__malloc_unlock>
 8008a04:	42a3      	cmp	r3, r4
 8008a06:	d908      	bls.n	8008a1a <_free_r+0x46>
 8008a08:	6825      	ldr	r5, [r4, #0]
 8008a0a:	1961      	adds	r1, r4, r5
 8008a0c:	428b      	cmp	r3, r1
 8008a0e:	bf01      	itttt	eq
 8008a10:	6819      	ldreq	r1, [r3, #0]
 8008a12:	685b      	ldreq	r3, [r3, #4]
 8008a14:	1949      	addeq	r1, r1, r5
 8008a16:	6021      	streq	r1, [r4, #0]
 8008a18:	e7ed      	b.n	80089f6 <_free_r+0x22>
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	b10b      	cbz	r3, 8008a24 <_free_r+0x50>
 8008a20:	42a3      	cmp	r3, r4
 8008a22:	d9fa      	bls.n	8008a1a <_free_r+0x46>
 8008a24:	6811      	ldr	r1, [r2, #0]
 8008a26:	1855      	adds	r5, r2, r1
 8008a28:	42a5      	cmp	r5, r4
 8008a2a:	d10b      	bne.n	8008a44 <_free_r+0x70>
 8008a2c:	6824      	ldr	r4, [r4, #0]
 8008a2e:	4421      	add	r1, r4
 8008a30:	1854      	adds	r4, r2, r1
 8008a32:	42a3      	cmp	r3, r4
 8008a34:	6011      	str	r1, [r2, #0]
 8008a36:	d1e0      	bne.n	80089fa <_free_r+0x26>
 8008a38:	681c      	ldr	r4, [r3, #0]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	6053      	str	r3, [r2, #4]
 8008a3e:	4421      	add	r1, r4
 8008a40:	6011      	str	r1, [r2, #0]
 8008a42:	e7da      	b.n	80089fa <_free_r+0x26>
 8008a44:	d902      	bls.n	8008a4c <_free_r+0x78>
 8008a46:	230c      	movs	r3, #12
 8008a48:	6003      	str	r3, [r0, #0]
 8008a4a:	e7d6      	b.n	80089fa <_free_r+0x26>
 8008a4c:	6825      	ldr	r5, [r4, #0]
 8008a4e:	1961      	adds	r1, r4, r5
 8008a50:	428b      	cmp	r3, r1
 8008a52:	bf04      	itt	eq
 8008a54:	6819      	ldreq	r1, [r3, #0]
 8008a56:	685b      	ldreq	r3, [r3, #4]
 8008a58:	6063      	str	r3, [r4, #4]
 8008a5a:	bf04      	itt	eq
 8008a5c:	1949      	addeq	r1, r1, r5
 8008a5e:	6021      	streq	r1, [r4, #0]
 8008a60:	6054      	str	r4, [r2, #4]
 8008a62:	e7ca      	b.n	80089fa <_free_r+0x26>
 8008a64:	b003      	add	sp, #12
 8008a66:	bd30      	pop	{r4, r5, pc}
 8008a68:	2000063c 	.word	0x2000063c

08008a6c <sbrk_aligned>:
 8008a6c:	b570      	push	{r4, r5, r6, lr}
 8008a6e:	4e0e      	ldr	r6, [pc, #56]	; (8008aa8 <sbrk_aligned+0x3c>)
 8008a70:	460c      	mov	r4, r1
 8008a72:	6831      	ldr	r1, [r6, #0]
 8008a74:	4605      	mov	r5, r0
 8008a76:	b911      	cbnz	r1, 8008a7e <sbrk_aligned+0x12>
 8008a78:	f000 fcf6 	bl	8009468 <_sbrk_r>
 8008a7c:	6030      	str	r0, [r6, #0]
 8008a7e:	4621      	mov	r1, r4
 8008a80:	4628      	mov	r0, r5
 8008a82:	f000 fcf1 	bl	8009468 <_sbrk_r>
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	d00a      	beq.n	8008aa0 <sbrk_aligned+0x34>
 8008a8a:	1cc4      	adds	r4, r0, #3
 8008a8c:	f024 0403 	bic.w	r4, r4, #3
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	d007      	beq.n	8008aa4 <sbrk_aligned+0x38>
 8008a94:	1a21      	subs	r1, r4, r0
 8008a96:	4628      	mov	r0, r5
 8008a98:	f000 fce6 	bl	8009468 <_sbrk_r>
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	d101      	bne.n	8008aa4 <sbrk_aligned+0x38>
 8008aa0:	f04f 34ff 	mov.w	r4, #4294967295
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	20000640 	.word	0x20000640

08008aac <_malloc_r>:
 8008aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab0:	1ccd      	adds	r5, r1, #3
 8008ab2:	f025 0503 	bic.w	r5, r5, #3
 8008ab6:	3508      	adds	r5, #8
 8008ab8:	2d0c      	cmp	r5, #12
 8008aba:	bf38      	it	cc
 8008abc:	250c      	movcc	r5, #12
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	db01      	blt.n	8008ac8 <_malloc_r+0x1c>
 8008ac4:	42a9      	cmp	r1, r5
 8008ac6:	d905      	bls.n	8008ad4 <_malloc_r+0x28>
 8008ac8:	230c      	movs	r3, #12
 8008aca:	603b      	str	r3, [r7, #0]
 8008acc:	2600      	movs	r6, #0
 8008ace:	4630      	mov	r0, r6
 8008ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad4:	4e2e      	ldr	r6, [pc, #184]	; (8008b90 <_malloc_r+0xe4>)
 8008ad6:	f001 fce1 	bl	800a49c <__malloc_lock>
 8008ada:	6833      	ldr	r3, [r6, #0]
 8008adc:	461c      	mov	r4, r3
 8008ade:	bb34      	cbnz	r4, 8008b2e <_malloc_r+0x82>
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4638      	mov	r0, r7
 8008ae4:	f7ff ffc2 	bl	8008a6c <sbrk_aligned>
 8008ae8:	1c43      	adds	r3, r0, #1
 8008aea:	4604      	mov	r4, r0
 8008aec:	d14d      	bne.n	8008b8a <_malloc_r+0xde>
 8008aee:	6834      	ldr	r4, [r6, #0]
 8008af0:	4626      	mov	r6, r4
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	d140      	bne.n	8008b78 <_malloc_r+0xcc>
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	4631      	mov	r1, r6
 8008afa:	4638      	mov	r0, r7
 8008afc:	eb04 0803 	add.w	r8, r4, r3
 8008b00:	f000 fcb2 	bl	8009468 <_sbrk_r>
 8008b04:	4580      	cmp	r8, r0
 8008b06:	d13a      	bne.n	8008b7e <_malloc_r+0xd2>
 8008b08:	6821      	ldr	r1, [r4, #0]
 8008b0a:	3503      	adds	r5, #3
 8008b0c:	1a6d      	subs	r5, r5, r1
 8008b0e:	f025 0503 	bic.w	r5, r5, #3
 8008b12:	3508      	adds	r5, #8
 8008b14:	2d0c      	cmp	r5, #12
 8008b16:	bf38      	it	cc
 8008b18:	250c      	movcc	r5, #12
 8008b1a:	4629      	mov	r1, r5
 8008b1c:	4638      	mov	r0, r7
 8008b1e:	f7ff ffa5 	bl	8008a6c <sbrk_aligned>
 8008b22:	3001      	adds	r0, #1
 8008b24:	d02b      	beq.n	8008b7e <_malloc_r+0xd2>
 8008b26:	6823      	ldr	r3, [r4, #0]
 8008b28:	442b      	add	r3, r5
 8008b2a:	6023      	str	r3, [r4, #0]
 8008b2c:	e00e      	b.n	8008b4c <_malloc_r+0xa0>
 8008b2e:	6822      	ldr	r2, [r4, #0]
 8008b30:	1b52      	subs	r2, r2, r5
 8008b32:	d41e      	bmi.n	8008b72 <_malloc_r+0xc6>
 8008b34:	2a0b      	cmp	r2, #11
 8008b36:	d916      	bls.n	8008b66 <_malloc_r+0xba>
 8008b38:	1961      	adds	r1, r4, r5
 8008b3a:	42a3      	cmp	r3, r4
 8008b3c:	6025      	str	r5, [r4, #0]
 8008b3e:	bf18      	it	ne
 8008b40:	6059      	strne	r1, [r3, #4]
 8008b42:	6863      	ldr	r3, [r4, #4]
 8008b44:	bf08      	it	eq
 8008b46:	6031      	streq	r1, [r6, #0]
 8008b48:	5162      	str	r2, [r4, r5]
 8008b4a:	604b      	str	r3, [r1, #4]
 8008b4c:	4638      	mov	r0, r7
 8008b4e:	f104 060b 	add.w	r6, r4, #11
 8008b52:	f001 fca9 	bl	800a4a8 <__malloc_unlock>
 8008b56:	f026 0607 	bic.w	r6, r6, #7
 8008b5a:	1d23      	adds	r3, r4, #4
 8008b5c:	1af2      	subs	r2, r6, r3
 8008b5e:	d0b6      	beq.n	8008ace <_malloc_r+0x22>
 8008b60:	1b9b      	subs	r3, r3, r6
 8008b62:	50a3      	str	r3, [r4, r2]
 8008b64:	e7b3      	b.n	8008ace <_malloc_r+0x22>
 8008b66:	6862      	ldr	r2, [r4, #4]
 8008b68:	42a3      	cmp	r3, r4
 8008b6a:	bf0c      	ite	eq
 8008b6c:	6032      	streq	r2, [r6, #0]
 8008b6e:	605a      	strne	r2, [r3, #4]
 8008b70:	e7ec      	b.n	8008b4c <_malloc_r+0xa0>
 8008b72:	4623      	mov	r3, r4
 8008b74:	6864      	ldr	r4, [r4, #4]
 8008b76:	e7b2      	b.n	8008ade <_malloc_r+0x32>
 8008b78:	4634      	mov	r4, r6
 8008b7a:	6876      	ldr	r6, [r6, #4]
 8008b7c:	e7b9      	b.n	8008af2 <_malloc_r+0x46>
 8008b7e:	230c      	movs	r3, #12
 8008b80:	603b      	str	r3, [r7, #0]
 8008b82:	4638      	mov	r0, r7
 8008b84:	f001 fc90 	bl	800a4a8 <__malloc_unlock>
 8008b88:	e7a1      	b.n	8008ace <_malloc_r+0x22>
 8008b8a:	6025      	str	r5, [r4, #0]
 8008b8c:	e7de      	b.n	8008b4c <_malloc_r+0xa0>
 8008b8e:	bf00      	nop
 8008b90:	2000063c 	.word	0x2000063c

08008b94 <__cvt>:
 8008b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b98:	ec55 4b10 	vmov	r4, r5, d0
 8008b9c:	2d00      	cmp	r5, #0
 8008b9e:	460e      	mov	r6, r1
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	462b      	mov	r3, r5
 8008ba4:	bfbb      	ittet	lt
 8008ba6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008baa:	461d      	movlt	r5, r3
 8008bac:	2300      	movge	r3, #0
 8008bae:	232d      	movlt	r3, #45	; 0x2d
 8008bb0:	700b      	strb	r3, [r1, #0]
 8008bb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008bb8:	4691      	mov	r9, r2
 8008bba:	f023 0820 	bic.w	r8, r3, #32
 8008bbe:	bfbc      	itt	lt
 8008bc0:	4622      	movlt	r2, r4
 8008bc2:	4614      	movlt	r4, r2
 8008bc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008bc8:	d005      	beq.n	8008bd6 <__cvt+0x42>
 8008bca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008bce:	d100      	bne.n	8008bd2 <__cvt+0x3e>
 8008bd0:	3601      	adds	r6, #1
 8008bd2:	2102      	movs	r1, #2
 8008bd4:	e000      	b.n	8008bd8 <__cvt+0x44>
 8008bd6:	2103      	movs	r1, #3
 8008bd8:	ab03      	add	r3, sp, #12
 8008bda:	9301      	str	r3, [sp, #4]
 8008bdc:	ab02      	add	r3, sp, #8
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	ec45 4b10 	vmov	d0, r4, r5
 8008be4:	4653      	mov	r3, sl
 8008be6:	4632      	mov	r2, r6
 8008be8:	f000 fe46 	bl	8009878 <_dtoa_r>
 8008bec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008bf0:	4607      	mov	r7, r0
 8008bf2:	d102      	bne.n	8008bfa <__cvt+0x66>
 8008bf4:	f019 0f01 	tst.w	r9, #1
 8008bf8:	d022      	beq.n	8008c40 <__cvt+0xac>
 8008bfa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008bfe:	eb07 0906 	add.w	r9, r7, r6
 8008c02:	d110      	bne.n	8008c26 <__cvt+0x92>
 8008c04:	783b      	ldrb	r3, [r7, #0]
 8008c06:	2b30      	cmp	r3, #48	; 0x30
 8008c08:	d10a      	bne.n	8008c20 <__cvt+0x8c>
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	4620      	mov	r0, r4
 8008c10:	4629      	mov	r1, r5
 8008c12:	f7f7 ff71 	bl	8000af8 <__aeabi_dcmpeq>
 8008c16:	b918      	cbnz	r0, 8008c20 <__cvt+0x8c>
 8008c18:	f1c6 0601 	rsb	r6, r6, #1
 8008c1c:	f8ca 6000 	str.w	r6, [sl]
 8008c20:	f8da 3000 	ldr.w	r3, [sl]
 8008c24:	4499      	add	r9, r3
 8008c26:	2200      	movs	r2, #0
 8008c28:	2300      	movs	r3, #0
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	4629      	mov	r1, r5
 8008c2e:	f7f7 ff63 	bl	8000af8 <__aeabi_dcmpeq>
 8008c32:	b108      	cbz	r0, 8008c38 <__cvt+0xa4>
 8008c34:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c38:	2230      	movs	r2, #48	; 0x30
 8008c3a:	9b03      	ldr	r3, [sp, #12]
 8008c3c:	454b      	cmp	r3, r9
 8008c3e:	d307      	bcc.n	8008c50 <__cvt+0xbc>
 8008c40:	9b03      	ldr	r3, [sp, #12]
 8008c42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c44:	1bdb      	subs	r3, r3, r7
 8008c46:	4638      	mov	r0, r7
 8008c48:	6013      	str	r3, [r2, #0]
 8008c4a:	b004      	add	sp, #16
 8008c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c50:	1c59      	adds	r1, r3, #1
 8008c52:	9103      	str	r1, [sp, #12]
 8008c54:	701a      	strb	r2, [r3, #0]
 8008c56:	e7f0      	b.n	8008c3a <__cvt+0xa6>

08008c58 <__exponent>:
 8008c58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2900      	cmp	r1, #0
 8008c5e:	bfb8      	it	lt
 8008c60:	4249      	neglt	r1, r1
 8008c62:	f803 2b02 	strb.w	r2, [r3], #2
 8008c66:	bfb4      	ite	lt
 8008c68:	222d      	movlt	r2, #45	; 0x2d
 8008c6a:	222b      	movge	r2, #43	; 0x2b
 8008c6c:	2909      	cmp	r1, #9
 8008c6e:	7042      	strb	r2, [r0, #1]
 8008c70:	dd2a      	ble.n	8008cc8 <__exponent+0x70>
 8008c72:	f10d 0407 	add.w	r4, sp, #7
 8008c76:	46a4      	mov	ip, r4
 8008c78:	270a      	movs	r7, #10
 8008c7a:	46a6      	mov	lr, r4
 8008c7c:	460a      	mov	r2, r1
 8008c7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008c82:	fb07 1516 	mls	r5, r7, r6, r1
 8008c86:	3530      	adds	r5, #48	; 0x30
 8008c88:	2a63      	cmp	r2, #99	; 0x63
 8008c8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8008c8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008c92:	4631      	mov	r1, r6
 8008c94:	dcf1      	bgt.n	8008c7a <__exponent+0x22>
 8008c96:	3130      	adds	r1, #48	; 0x30
 8008c98:	f1ae 0502 	sub.w	r5, lr, #2
 8008c9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008ca0:	1c44      	adds	r4, r0, #1
 8008ca2:	4629      	mov	r1, r5
 8008ca4:	4561      	cmp	r1, ip
 8008ca6:	d30a      	bcc.n	8008cbe <__exponent+0x66>
 8008ca8:	f10d 0209 	add.w	r2, sp, #9
 8008cac:	eba2 020e 	sub.w	r2, r2, lr
 8008cb0:	4565      	cmp	r5, ip
 8008cb2:	bf88      	it	hi
 8008cb4:	2200      	movhi	r2, #0
 8008cb6:	4413      	add	r3, r2
 8008cb8:	1a18      	subs	r0, r3, r0
 8008cba:	b003      	add	sp, #12
 8008cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cc2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008cc6:	e7ed      	b.n	8008ca4 <__exponent+0x4c>
 8008cc8:	2330      	movs	r3, #48	; 0x30
 8008cca:	3130      	adds	r1, #48	; 0x30
 8008ccc:	7083      	strb	r3, [r0, #2]
 8008cce:	70c1      	strb	r1, [r0, #3]
 8008cd0:	1d03      	adds	r3, r0, #4
 8008cd2:	e7f1      	b.n	8008cb8 <__exponent+0x60>

08008cd4 <_printf_float>:
 8008cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd8:	ed2d 8b02 	vpush	{d8}
 8008cdc:	b08d      	sub	sp, #52	; 0x34
 8008cde:	460c      	mov	r4, r1
 8008ce0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008ce4:	4616      	mov	r6, r2
 8008ce6:	461f      	mov	r7, r3
 8008ce8:	4605      	mov	r5, r0
 8008cea:	f001 fbb3 	bl	800a454 <_localeconv_r>
 8008cee:	f8d0 a000 	ldr.w	sl, [r0]
 8008cf2:	4650      	mov	r0, sl
 8008cf4:	f7f7 fa7e 	bl	80001f4 <strlen>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	930a      	str	r3, [sp, #40]	; 0x28
 8008cfc:	6823      	ldr	r3, [r4, #0]
 8008cfe:	9305      	str	r3, [sp, #20]
 8008d00:	f8d8 3000 	ldr.w	r3, [r8]
 8008d04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008d08:	3307      	adds	r3, #7
 8008d0a:	f023 0307 	bic.w	r3, r3, #7
 8008d0e:	f103 0208 	add.w	r2, r3, #8
 8008d12:	f8c8 2000 	str.w	r2, [r8]
 8008d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008d1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008d22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d26:	9307      	str	r3, [sp, #28]
 8008d28:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d2c:	ee08 0a10 	vmov	s16, r0
 8008d30:	4b9f      	ldr	r3, [pc, #636]	; (8008fb0 <_printf_float+0x2dc>)
 8008d32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d36:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3a:	f7f7 ff0f 	bl	8000b5c <__aeabi_dcmpun>
 8008d3e:	bb88      	cbnz	r0, 8008da4 <_printf_float+0xd0>
 8008d40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d44:	4b9a      	ldr	r3, [pc, #616]	; (8008fb0 <_printf_float+0x2dc>)
 8008d46:	f04f 32ff 	mov.w	r2, #4294967295
 8008d4a:	f7f7 fee9 	bl	8000b20 <__aeabi_dcmple>
 8008d4e:	bb48      	cbnz	r0, 8008da4 <_printf_float+0xd0>
 8008d50:	2200      	movs	r2, #0
 8008d52:	2300      	movs	r3, #0
 8008d54:	4640      	mov	r0, r8
 8008d56:	4649      	mov	r1, r9
 8008d58:	f7f7 fed8 	bl	8000b0c <__aeabi_dcmplt>
 8008d5c:	b110      	cbz	r0, 8008d64 <_printf_float+0x90>
 8008d5e:	232d      	movs	r3, #45	; 0x2d
 8008d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d64:	4b93      	ldr	r3, [pc, #588]	; (8008fb4 <_printf_float+0x2e0>)
 8008d66:	4894      	ldr	r0, [pc, #592]	; (8008fb8 <_printf_float+0x2e4>)
 8008d68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008d6c:	bf94      	ite	ls
 8008d6e:	4698      	movls	r8, r3
 8008d70:	4680      	movhi	r8, r0
 8008d72:	2303      	movs	r3, #3
 8008d74:	6123      	str	r3, [r4, #16]
 8008d76:	9b05      	ldr	r3, [sp, #20]
 8008d78:	f023 0204 	bic.w	r2, r3, #4
 8008d7c:	6022      	str	r2, [r4, #0]
 8008d7e:	f04f 0900 	mov.w	r9, #0
 8008d82:	9700      	str	r7, [sp, #0]
 8008d84:	4633      	mov	r3, r6
 8008d86:	aa0b      	add	r2, sp, #44	; 0x2c
 8008d88:	4621      	mov	r1, r4
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	f000 f9d8 	bl	8009140 <_printf_common>
 8008d90:	3001      	adds	r0, #1
 8008d92:	f040 8090 	bne.w	8008eb6 <_printf_float+0x1e2>
 8008d96:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9a:	b00d      	add	sp, #52	; 0x34
 8008d9c:	ecbd 8b02 	vpop	{d8}
 8008da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da4:	4642      	mov	r2, r8
 8008da6:	464b      	mov	r3, r9
 8008da8:	4640      	mov	r0, r8
 8008daa:	4649      	mov	r1, r9
 8008dac:	f7f7 fed6 	bl	8000b5c <__aeabi_dcmpun>
 8008db0:	b140      	cbz	r0, 8008dc4 <_printf_float+0xf0>
 8008db2:	464b      	mov	r3, r9
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	bfbc      	itt	lt
 8008db8:	232d      	movlt	r3, #45	; 0x2d
 8008dba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008dbe:	487f      	ldr	r0, [pc, #508]	; (8008fbc <_printf_float+0x2e8>)
 8008dc0:	4b7f      	ldr	r3, [pc, #508]	; (8008fc0 <_printf_float+0x2ec>)
 8008dc2:	e7d1      	b.n	8008d68 <_printf_float+0x94>
 8008dc4:	6863      	ldr	r3, [r4, #4]
 8008dc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008dca:	9206      	str	r2, [sp, #24]
 8008dcc:	1c5a      	adds	r2, r3, #1
 8008dce:	d13f      	bne.n	8008e50 <_printf_float+0x17c>
 8008dd0:	2306      	movs	r3, #6
 8008dd2:	6063      	str	r3, [r4, #4]
 8008dd4:	9b05      	ldr	r3, [sp, #20]
 8008dd6:	6861      	ldr	r1, [r4, #4]
 8008dd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008ddc:	2300      	movs	r3, #0
 8008dde:	9303      	str	r3, [sp, #12]
 8008de0:	ab0a      	add	r3, sp, #40	; 0x28
 8008de2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008de6:	ab09      	add	r3, sp, #36	; 0x24
 8008de8:	ec49 8b10 	vmov	d0, r8, r9
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	6022      	str	r2, [r4, #0]
 8008df0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008df4:	4628      	mov	r0, r5
 8008df6:	f7ff fecd 	bl	8008b94 <__cvt>
 8008dfa:	9b06      	ldr	r3, [sp, #24]
 8008dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dfe:	2b47      	cmp	r3, #71	; 0x47
 8008e00:	4680      	mov	r8, r0
 8008e02:	d108      	bne.n	8008e16 <_printf_float+0x142>
 8008e04:	1cc8      	adds	r0, r1, #3
 8008e06:	db02      	blt.n	8008e0e <_printf_float+0x13a>
 8008e08:	6863      	ldr	r3, [r4, #4]
 8008e0a:	4299      	cmp	r1, r3
 8008e0c:	dd41      	ble.n	8008e92 <_printf_float+0x1be>
 8008e0e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008e12:	fa5f fb8b 	uxtb.w	fp, fp
 8008e16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e1a:	d820      	bhi.n	8008e5e <_printf_float+0x18a>
 8008e1c:	3901      	subs	r1, #1
 8008e1e:	465a      	mov	r2, fp
 8008e20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e24:	9109      	str	r1, [sp, #36]	; 0x24
 8008e26:	f7ff ff17 	bl	8008c58 <__exponent>
 8008e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e2c:	1813      	adds	r3, r2, r0
 8008e2e:	2a01      	cmp	r2, #1
 8008e30:	4681      	mov	r9, r0
 8008e32:	6123      	str	r3, [r4, #16]
 8008e34:	dc02      	bgt.n	8008e3c <_printf_float+0x168>
 8008e36:	6822      	ldr	r2, [r4, #0]
 8008e38:	07d2      	lsls	r2, r2, #31
 8008e3a:	d501      	bpl.n	8008e40 <_printf_float+0x16c>
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	6123      	str	r3, [r4, #16]
 8008e40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d09c      	beq.n	8008d82 <_printf_float+0xae>
 8008e48:	232d      	movs	r3, #45	; 0x2d
 8008e4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e4e:	e798      	b.n	8008d82 <_printf_float+0xae>
 8008e50:	9a06      	ldr	r2, [sp, #24]
 8008e52:	2a47      	cmp	r2, #71	; 0x47
 8008e54:	d1be      	bne.n	8008dd4 <_printf_float+0x100>
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1bc      	bne.n	8008dd4 <_printf_float+0x100>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e7b9      	b.n	8008dd2 <_printf_float+0xfe>
 8008e5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008e62:	d118      	bne.n	8008e96 <_printf_float+0x1c2>
 8008e64:	2900      	cmp	r1, #0
 8008e66:	6863      	ldr	r3, [r4, #4]
 8008e68:	dd0b      	ble.n	8008e82 <_printf_float+0x1ae>
 8008e6a:	6121      	str	r1, [r4, #16]
 8008e6c:	b913      	cbnz	r3, 8008e74 <_printf_float+0x1a0>
 8008e6e:	6822      	ldr	r2, [r4, #0]
 8008e70:	07d0      	lsls	r0, r2, #31
 8008e72:	d502      	bpl.n	8008e7a <_printf_float+0x1a6>
 8008e74:	3301      	adds	r3, #1
 8008e76:	440b      	add	r3, r1
 8008e78:	6123      	str	r3, [r4, #16]
 8008e7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008e7c:	f04f 0900 	mov.w	r9, #0
 8008e80:	e7de      	b.n	8008e40 <_printf_float+0x16c>
 8008e82:	b913      	cbnz	r3, 8008e8a <_printf_float+0x1b6>
 8008e84:	6822      	ldr	r2, [r4, #0]
 8008e86:	07d2      	lsls	r2, r2, #31
 8008e88:	d501      	bpl.n	8008e8e <_printf_float+0x1ba>
 8008e8a:	3302      	adds	r3, #2
 8008e8c:	e7f4      	b.n	8008e78 <_printf_float+0x1a4>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e7f2      	b.n	8008e78 <_printf_float+0x1a4>
 8008e92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e98:	4299      	cmp	r1, r3
 8008e9a:	db05      	blt.n	8008ea8 <_printf_float+0x1d4>
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	6121      	str	r1, [r4, #16]
 8008ea0:	07d8      	lsls	r0, r3, #31
 8008ea2:	d5ea      	bpl.n	8008e7a <_printf_float+0x1a6>
 8008ea4:	1c4b      	adds	r3, r1, #1
 8008ea6:	e7e7      	b.n	8008e78 <_printf_float+0x1a4>
 8008ea8:	2900      	cmp	r1, #0
 8008eaa:	bfd4      	ite	le
 8008eac:	f1c1 0202 	rsble	r2, r1, #2
 8008eb0:	2201      	movgt	r2, #1
 8008eb2:	4413      	add	r3, r2
 8008eb4:	e7e0      	b.n	8008e78 <_printf_float+0x1a4>
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	055a      	lsls	r2, r3, #21
 8008eba:	d407      	bmi.n	8008ecc <_printf_float+0x1f8>
 8008ebc:	6923      	ldr	r3, [r4, #16]
 8008ebe:	4642      	mov	r2, r8
 8008ec0:	4631      	mov	r1, r6
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	47b8      	blx	r7
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	d12c      	bne.n	8008f24 <_printf_float+0x250>
 8008eca:	e764      	b.n	8008d96 <_printf_float+0xc2>
 8008ecc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ed0:	f240 80e0 	bls.w	8009094 <_printf_float+0x3c0>
 8008ed4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ed8:	2200      	movs	r2, #0
 8008eda:	2300      	movs	r3, #0
 8008edc:	f7f7 fe0c 	bl	8000af8 <__aeabi_dcmpeq>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d034      	beq.n	8008f4e <_printf_float+0x27a>
 8008ee4:	4a37      	ldr	r2, [pc, #220]	; (8008fc4 <_printf_float+0x2f0>)
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	4631      	mov	r1, r6
 8008eea:	4628      	mov	r0, r5
 8008eec:	47b8      	blx	r7
 8008eee:	3001      	adds	r0, #1
 8008ef0:	f43f af51 	beq.w	8008d96 <_printf_float+0xc2>
 8008ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	db02      	blt.n	8008f02 <_printf_float+0x22e>
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	07d8      	lsls	r0, r3, #31
 8008f00:	d510      	bpl.n	8008f24 <_printf_float+0x250>
 8008f02:	ee18 3a10 	vmov	r3, s16
 8008f06:	4652      	mov	r2, sl
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	3001      	adds	r0, #1
 8008f10:	f43f af41 	beq.w	8008d96 <_printf_float+0xc2>
 8008f14:	f04f 0800 	mov.w	r8, #0
 8008f18:	f104 091a 	add.w	r9, r4, #26
 8008f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f1e:	3b01      	subs	r3, #1
 8008f20:	4543      	cmp	r3, r8
 8008f22:	dc09      	bgt.n	8008f38 <_printf_float+0x264>
 8008f24:	6823      	ldr	r3, [r4, #0]
 8008f26:	079b      	lsls	r3, r3, #30
 8008f28:	f100 8105 	bmi.w	8009136 <_printf_float+0x462>
 8008f2c:	68e0      	ldr	r0, [r4, #12]
 8008f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f30:	4298      	cmp	r0, r3
 8008f32:	bfb8      	it	lt
 8008f34:	4618      	movlt	r0, r3
 8008f36:	e730      	b.n	8008d9a <_printf_float+0xc6>
 8008f38:	2301      	movs	r3, #1
 8008f3a:	464a      	mov	r2, r9
 8008f3c:	4631      	mov	r1, r6
 8008f3e:	4628      	mov	r0, r5
 8008f40:	47b8      	blx	r7
 8008f42:	3001      	adds	r0, #1
 8008f44:	f43f af27 	beq.w	8008d96 <_printf_float+0xc2>
 8008f48:	f108 0801 	add.w	r8, r8, #1
 8008f4c:	e7e6      	b.n	8008f1c <_printf_float+0x248>
 8008f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	dc39      	bgt.n	8008fc8 <_printf_float+0x2f4>
 8008f54:	4a1b      	ldr	r2, [pc, #108]	; (8008fc4 <_printf_float+0x2f0>)
 8008f56:	2301      	movs	r3, #1
 8008f58:	4631      	mov	r1, r6
 8008f5a:	4628      	mov	r0, r5
 8008f5c:	47b8      	blx	r7
 8008f5e:	3001      	adds	r0, #1
 8008f60:	f43f af19 	beq.w	8008d96 <_printf_float+0xc2>
 8008f64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	d102      	bne.n	8008f72 <_printf_float+0x29e>
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	07d9      	lsls	r1, r3, #31
 8008f70:	d5d8      	bpl.n	8008f24 <_printf_float+0x250>
 8008f72:	ee18 3a10 	vmov	r3, s16
 8008f76:	4652      	mov	r2, sl
 8008f78:	4631      	mov	r1, r6
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	47b8      	blx	r7
 8008f7e:	3001      	adds	r0, #1
 8008f80:	f43f af09 	beq.w	8008d96 <_printf_float+0xc2>
 8008f84:	f04f 0900 	mov.w	r9, #0
 8008f88:	f104 0a1a 	add.w	sl, r4, #26
 8008f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f8e:	425b      	negs	r3, r3
 8008f90:	454b      	cmp	r3, r9
 8008f92:	dc01      	bgt.n	8008f98 <_printf_float+0x2c4>
 8008f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f96:	e792      	b.n	8008ebe <_printf_float+0x1ea>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	4652      	mov	r2, sl
 8008f9c:	4631      	mov	r1, r6
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	47b8      	blx	r7
 8008fa2:	3001      	adds	r0, #1
 8008fa4:	f43f aef7 	beq.w	8008d96 <_printf_float+0xc2>
 8008fa8:	f109 0901 	add.w	r9, r9, #1
 8008fac:	e7ee      	b.n	8008f8c <_printf_float+0x2b8>
 8008fae:	bf00      	nop
 8008fb0:	7fefffff 	.word	0x7fefffff
 8008fb4:	0800cf94 	.word	0x0800cf94
 8008fb8:	0800cf98 	.word	0x0800cf98
 8008fbc:	0800cfa0 	.word	0x0800cfa0
 8008fc0:	0800cf9c 	.word	0x0800cf9c
 8008fc4:	0800d2c9 	.word	0x0800d2c9
 8008fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	bfa8      	it	ge
 8008fd0:	461a      	movge	r2, r3
 8008fd2:	2a00      	cmp	r2, #0
 8008fd4:	4691      	mov	r9, r2
 8008fd6:	dc37      	bgt.n	8009048 <_printf_float+0x374>
 8008fd8:	f04f 0b00 	mov.w	fp, #0
 8008fdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fe0:	f104 021a 	add.w	r2, r4, #26
 8008fe4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008fe6:	9305      	str	r3, [sp, #20]
 8008fe8:	eba3 0309 	sub.w	r3, r3, r9
 8008fec:	455b      	cmp	r3, fp
 8008fee:	dc33      	bgt.n	8009058 <_printf_float+0x384>
 8008ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	db3b      	blt.n	8009070 <_printf_float+0x39c>
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	07da      	lsls	r2, r3, #31
 8008ffc:	d438      	bmi.n	8009070 <_printf_float+0x39c>
 8008ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009000:	9a05      	ldr	r2, [sp, #20]
 8009002:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009004:	1a9a      	subs	r2, r3, r2
 8009006:	eba3 0901 	sub.w	r9, r3, r1
 800900a:	4591      	cmp	r9, r2
 800900c:	bfa8      	it	ge
 800900e:	4691      	movge	r9, r2
 8009010:	f1b9 0f00 	cmp.w	r9, #0
 8009014:	dc35      	bgt.n	8009082 <_printf_float+0x3ae>
 8009016:	f04f 0800 	mov.w	r8, #0
 800901a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800901e:	f104 0a1a 	add.w	sl, r4, #26
 8009022:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009026:	1a9b      	subs	r3, r3, r2
 8009028:	eba3 0309 	sub.w	r3, r3, r9
 800902c:	4543      	cmp	r3, r8
 800902e:	f77f af79 	ble.w	8008f24 <_printf_float+0x250>
 8009032:	2301      	movs	r3, #1
 8009034:	4652      	mov	r2, sl
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f aeaa 	beq.w	8008d96 <_printf_float+0xc2>
 8009042:	f108 0801 	add.w	r8, r8, #1
 8009046:	e7ec      	b.n	8009022 <_printf_float+0x34e>
 8009048:	4613      	mov	r3, r2
 800904a:	4631      	mov	r1, r6
 800904c:	4642      	mov	r2, r8
 800904e:	4628      	mov	r0, r5
 8009050:	47b8      	blx	r7
 8009052:	3001      	adds	r0, #1
 8009054:	d1c0      	bne.n	8008fd8 <_printf_float+0x304>
 8009056:	e69e      	b.n	8008d96 <_printf_float+0xc2>
 8009058:	2301      	movs	r3, #1
 800905a:	4631      	mov	r1, r6
 800905c:	4628      	mov	r0, r5
 800905e:	9205      	str	r2, [sp, #20]
 8009060:	47b8      	blx	r7
 8009062:	3001      	adds	r0, #1
 8009064:	f43f ae97 	beq.w	8008d96 <_printf_float+0xc2>
 8009068:	9a05      	ldr	r2, [sp, #20]
 800906a:	f10b 0b01 	add.w	fp, fp, #1
 800906e:	e7b9      	b.n	8008fe4 <_printf_float+0x310>
 8009070:	ee18 3a10 	vmov	r3, s16
 8009074:	4652      	mov	r2, sl
 8009076:	4631      	mov	r1, r6
 8009078:	4628      	mov	r0, r5
 800907a:	47b8      	blx	r7
 800907c:	3001      	adds	r0, #1
 800907e:	d1be      	bne.n	8008ffe <_printf_float+0x32a>
 8009080:	e689      	b.n	8008d96 <_printf_float+0xc2>
 8009082:	9a05      	ldr	r2, [sp, #20]
 8009084:	464b      	mov	r3, r9
 8009086:	4442      	add	r2, r8
 8009088:	4631      	mov	r1, r6
 800908a:	4628      	mov	r0, r5
 800908c:	47b8      	blx	r7
 800908e:	3001      	adds	r0, #1
 8009090:	d1c1      	bne.n	8009016 <_printf_float+0x342>
 8009092:	e680      	b.n	8008d96 <_printf_float+0xc2>
 8009094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009096:	2a01      	cmp	r2, #1
 8009098:	dc01      	bgt.n	800909e <_printf_float+0x3ca>
 800909a:	07db      	lsls	r3, r3, #31
 800909c:	d538      	bpl.n	8009110 <_printf_float+0x43c>
 800909e:	2301      	movs	r3, #1
 80090a0:	4642      	mov	r2, r8
 80090a2:	4631      	mov	r1, r6
 80090a4:	4628      	mov	r0, r5
 80090a6:	47b8      	blx	r7
 80090a8:	3001      	adds	r0, #1
 80090aa:	f43f ae74 	beq.w	8008d96 <_printf_float+0xc2>
 80090ae:	ee18 3a10 	vmov	r3, s16
 80090b2:	4652      	mov	r2, sl
 80090b4:	4631      	mov	r1, r6
 80090b6:	4628      	mov	r0, r5
 80090b8:	47b8      	blx	r7
 80090ba:	3001      	adds	r0, #1
 80090bc:	f43f ae6b 	beq.w	8008d96 <_printf_float+0xc2>
 80090c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80090c4:	2200      	movs	r2, #0
 80090c6:	2300      	movs	r3, #0
 80090c8:	f7f7 fd16 	bl	8000af8 <__aeabi_dcmpeq>
 80090cc:	b9d8      	cbnz	r0, 8009106 <_printf_float+0x432>
 80090ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d0:	f108 0201 	add.w	r2, r8, #1
 80090d4:	3b01      	subs	r3, #1
 80090d6:	4631      	mov	r1, r6
 80090d8:	4628      	mov	r0, r5
 80090da:	47b8      	blx	r7
 80090dc:	3001      	adds	r0, #1
 80090de:	d10e      	bne.n	80090fe <_printf_float+0x42a>
 80090e0:	e659      	b.n	8008d96 <_printf_float+0xc2>
 80090e2:	2301      	movs	r3, #1
 80090e4:	4652      	mov	r2, sl
 80090e6:	4631      	mov	r1, r6
 80090e8:	4628      	mov	r0, r5
 80090ea:	47b8      	blx	r7
 80090ec:	3001      	adds	r0, #1
 80090ee:	f43f ae52 	beq.w	8008d96 <_printf_float+0xc2>
 80090f2:	f108 0801 	add.w	r8, r8, #1
 80090f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090f8:	3b01      	subs	r3, #1
 80090fa:	4543      	cmp	r3, r8
 80090fc:	dcf1      	bgt.n	80090e2 <_printf_float+0x40e>
 80090fe:	464b      	mov	r3, r9
 8009100:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009104:	e6dc      	b.n	8008ec0 <_printf_float+0x1ec>
 8009106:	f04f 0800 	mov.w	r8, #0
 800910a:	f104 0a1a 	add.w	sl, r4, #26
 800910e:	e7f2      	b.n	80090f6 <_printf_float+0x422>
 8009110:	2301      	movs	r3, #1
 8009112:	4642      	mov	r2, r8
 8009114:	e7df      	b.n	80090d6 <_printf_float+0x402>
 8009116:	2301      	movs	r3, #1
 8009118:	464a      	mov	r2, r9
 800911a:	4631      	mov	r1, r6
 800911c:	4628      	mov	r0, r5
 800911e:	47b8      	blx	r7
 8009120:	3001      	adds	r0, #1
 8009122:	f43f ae38 	beq.w	8008d96 <_printf_float+0xc2>
 8009126:	f108 0801 	add.w	r8, r8, #1
 800912a:	68e3      	ldr	r3, [r4, #12]
 800912c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800912e:	1a5b      	subs	r3, r3, r1
 8009130:	4543      	cmp	r3, r8
 8009132:	dcf0      	bgt.n	8009116 <_printf_float+0x442>
 8009134:	e6fa      	b.n	8008f2c <_printf_float+0x258>
 8009136:	f04f 0800 	mov.w	r8, #0
 800913a:	f104 0919 	add.w	r9, r4, #25
 800913e:	e7f4      	b.n	800912a <_printf_float+0x456>

08009140 <_printf_common>:
 8009140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009144:	4616      	mov	r6, r2
 8009146:	4699      	mov	r9, r3
 8009148:	688a      	ldr	r2, [r1, #8]
 800914a:	690b      	ldr	r3, [r1, #16]
 800914c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009150:	4293      	cmp	r3, r2
 8009152:	bfb8      	it	lt
 8009154:	4613      	movlt	r3, r2
 8009156:	6033      	str	r3, [r6, #0]
 8009158:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800915c:	4607      	mov	r7, r0
 800915e:	460c      	mov	r4, r1
 8009160:	b10a      	cbz	r2, 8009166 <_printf_common+0x26>
 8009162:	3301      	adds	r3, #1
 8009164:	6033      	str	r3, [r6, #0]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	0699      	lsls	r1, r3, #26
 800916a:	bf42      	ittt	mi
 800916c:	6833      	ldrmi	r3, [r6, #0]
 800916e:	3302      	addmi	r3, #2
 8009170:	6033      	strmi	r3, [r6, #0]
 8009172:	6825      	ldr	r5, [r4, #0]
 8009174:	f015 0506 	ands.w	r5, r5, #6
 8009178:	d106      	bne.n	8009188 <_printf_common+0x48>
 800917a:	f104 0a19 	add.w	sl, r4, #25
 800917e:	68e3      	ldr	r3, [r4, #12]
 8009180:	6832      	ldr	r2, [r6, #0]
 8009182:	1a9b      	subs	r3, r3, r2
 8009184:	42ab      	cmp	r3, r5
 8009186:	dc26      	bgt.n	80091d6 <_printf_common+0x96>
 8009188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800918c:	1e13      	subs	r3, r2, #0
 800918e:	6822      	ldr	r2, [r4, #0]
 8009190:	bf18      	it	ne
 8009192:	2301      	movne	r3, #1
 8009194:	0692      	lsls	r2, r2, #26
 8009196:	d42b      	bmi.n	80091f0 <_printf_common+0xb0>
 8009198:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800919c:	4649      	mov	r1, r9
 800919e:	4638      	mov	r0, r7
 80091a0:	47c0      	blx	r8
 80091a2:	3001      	adds	r0, #1
 80091a4:	d01e      	beq.n	80091e4 <_printf_common+0xa4>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	68e5      	ldr	r5, [r4, #12]
 80091aa:	6832      	ldr	r2, [r6, #0]
 80091ac:	f003 0306 	and.w	r3, r3, #6
 80091b0:	2b04      	cmp	r3, #4
 80091b2:	bf08      	it	eq
 80091b4:	1aad      	subeq	r5, r5, r2
 80091b6:	68a3      	ldr	r3, [r4, #8]
 80091b8:	6922      	ldr	r2, [r4, #16]
 80091ba:	bf0c      	ite	eq
 80091bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091c0:	2500      	movne	r5, #0
 80091c2:	4293      	cmp	r3, r2
 80091c4:	bfc4      	itt	gt
 80091c6:	1a9b      	subgt	r3, r3, r2
 80091c8:	18ed      	addgt	r5, r5, r3
 80091ca:	2600      	movs	r6, #0
 80091cc:	341a      	adds	r4, #26
 80091ce:	42b5      	cmp	r5, r6
 80091d0:	d11a      	bne.n	8009208 <_printf_common+0xc8>
 80091d2:	2000      	movs	r0, #0
 80091d4:	e008      	b.n	80091e8 <_printf_common+0xa8>
 80091d6:	2301      	movs	r3, #1
 80091d8:	4652      	mov	r2, sl
 80091da:	4649      	mov	r1, r9
 80091dc:	4638      	mov	r0, r7
 80091de:	47c0      	blx	r8
 80091e0:	3001      	adds	r0, #1
 80091e2:	d103      	bne.n	80091ec <_printf_common+0xac>
 80091e4:	f04f 30ff 	mov.w	r0, #4294967295
 80091e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ec:	3501      	adds	r5, #1
 80091ee:	e7c6      	b.n	800917e <_printf_common+0x3e>
 80091f0:	18e1      	adds	r1, r4, r3
 80091f2:	1c5a      	adds	r2, r3, #1
 80091f4:	2030      	movs	r0, #48	; 0x30
 80091f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091fa:	4422      	add	r2, r4
 80091fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009200:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009204:	3302      	adds	r3, #2
 8009206:	e7c7      	b.n	8009198 <_printf_common+0x58>
 8009208:	2301      	movs	r3, #1
 800920a:	4622      	mov	r2, r4
 800920c:	4649      	mov	r1, r9
 800920e:	4638      	mov	r0, r7
 8009210:	47c0      	blx	r8
 8009212:	3001      	adds	r0, #1
 8009214:	d0e6      	beq.n	80091e4 <_printf_common+0xa4>
 8009216:	3601      	adds	r6, #1
 8009218:	e7d9      	b.n	80091ce <_printf_common+0x8e>
	...

0800921c <_printf_i>:
 800921c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009220:	7e0f      	ldrb	r7, [r1, #24]
 8009222:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009224:	2f78      	cmp	r7, #120	; 0x78
 8009226:	4691      	mov	r9, r2
 8009228:	4680      	mov	r8, r0
 800922a:	460c      	mov	r4, r1
 800922c:	469a      	mov	sl, r3
 800922e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009232:	d807      	bhi.n	8009244 <_printf_i+0x28>
 8009234:	2f62      	cmp	r7, #98	; 0x62
 8009236:	d80a      	bhi.n	800924e <_printf_i+0x32>
 8009238:	2f00      	cmp	r7, #0
 800923a:	f000 80d8 	beq.w	80093ee <_printf_i+0x1d2>
 800923e:	2f58      	cmp	r7, #88	; 0x58
 8009240:	f000 80a3 	beq.w	800938a <_printf_i+0x16e>
 8009244:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009248:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800924c:	e03a      	b.n	80092c4 <_printf_i+0xa8>
 800924e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009252:	2b15      	cmp	r3, #21
 8009254:	d8f6      	bhi.n	8009244 <_printf_i+0x28>
 8009256:	a101      	add	r1, pc, #4	; (adr r1, 800925c <_printf_i+0x40>)
 8009258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800925c:	080092b5 	.word	0x080092b5
 8009260:	080092c9 	.word	0x080092c9
 8009264:	08009245 	.word	0x08009245
 8009268:	08009245 	.word	0x08009245
 800926c:	08009245 	.word	0x08009245
 8009270:	08009245 	.word	0x08009245
 8009274:	080092c9 	.word	0x080092c9
 8009278:	08009245 	.word	0x08009245
 800927c:	08009245 	.word	0x08009245
 8009280:	08009245 	.word	0x08009245
 8009284:	08009245 	.word	0x08009245
 8009288:	080093d5 	.word	0x080093d5
 800928c:	080092f9 	.word	0x080092f9
 8009290:	080093b7 	.word	0x080093b7
 8009294:	08009245 	.word	0x08009245
 8009298:	08009245 	.word	0x08009245
 800929c:	080093f7 	.word	0x080093f7
 80092a0:	08009245 	.word	0x08009245
 80092a4:	080092f9 	.word	0x080092f9
 80092a8:	08009245 	.word	0x08009245
 80092ac:	08009245 	.word	0x08009245
 80092b0:	080093bf 	.word	0x080093bf
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	1d1a      	adds	r2, r3, #4
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	602a      	str	r2, [r5, #0]
 80092bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092c4:	2301      	movs	r3, #1
 80092c6:	e0a3      	b.n	8009410 <_printf_i+0x1f4>
 80092c8:	6820      	ldr	r0, [r4, #0]
 80092ca:	6829      	ldr	r1, [r5, #0]
 80092cc:	0606      	lsls	r6, r0, #24
 80092ce:	f101 0304 	add.w	r3, r1, #4
 80092d2:	d50a      	bpl.n	80092ea <_printf_i+0xce>
 80092d4:	680e      	ldr	r6, [r1, #0]
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	2e00      	cmp	r6, #0
 80092da:	da03      	bge.n	80092e4 <_printf_i+0xc8>
 80092dc:	232d      	movs	r3, #45	; 0x2d
 80092de:	4276      	negs	r6, r6
 80092e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092e4:	485e      	ldr	r0, [pc, #376]	; (8009460 <_printf_i+0x244>)
 80092e6:	230a      	movs	r3, #10
 80092e8:	e019      	b.n	800931e <_printf_i+0x102>
 80092ea:	680e      	ldr	r6, [r1, #0]
 80092ec:	602b      	str	r3, [r5, #0]
 80092ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80092f2:	bf18      	it	ne
 80092f4:	b236      	sxthne	r6, r6
 80092f6:	e7ef      	b.n	80092d8 <_printf_i+0xbc>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	6820      	ldr	r0, [r4, #0]
 80092fc:	1d19      	adds	r1, r3, #4
 80092fe:	6029      	str	r1, [r5, #0]
 8009300:	0601      	lsls	r1, r0, #24
 8009302:	d501      	bpl.n	8009308 <_printf_i+0xec>
 8009304:	681e      	ldr	r6, [r3, #0]
 8009306:	e002      	b.n	800930e <_printf_i+0xf2>
 8009308:	0646      	lsls	r6, r0, #25
 800930a:	d5fb      	bpl.n	8009304 <_printf_i+0xe8>
 800930c:	881e      	ldrh	r6, [r3, #0]
 800930e:	4854      	ldr	r0, [pc, #336]	; (8009460 <_printf_i+0x244>)
 8009310:	2f6f      	cmp	r7, #111	; 0x6f
 8009312:	bf0c      	ite	eq
 8009314:	2308      	moveq	r3, #8
 8009316:	230a      	movne	r3, #10
 8009318:	2100      	movs	r1, #0
 800931a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800931e:	6865      	ldr	r5, [r4, #4]
 8009320:	60a5      	str	r5, [r4, #8]
 8009322:	2d00      	cmp	r5, #0
 8009324:	bfa2      	ittt	ge
 8009326:	6821      	ldrge	r1, [r4, #0]
 8009328:	f021 0104 	bicge.w	r1, r1, #4
 800932c:	6021      	strge	r1, [r4, #0]
 800932e:	b90e      	cbnz	r6, 8009334 <_printf_i+0x118>
 8009330:	2d00      	cmp	r5, #0
 8009332:	d04d      	beq.n	80093d0 <_printf_i+0x1b4>
 8009334:	4615      	mov	r5, r2
 8009336:	fbb6 f1f3 	udiv	r1, r6, r3
 800933a:	fb03 6711 	mls	r7, r3, r1, r6
 800933e:	5dc7      	ldrb	r7, [r0, r7]
 8009340:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009344:	4637      	mov	r7, r6
 8009346:	42bb      	cmp	r3, r7
 8009348:	460e      	mov	r6, r1
 800934a:	d9f4      	bls.n	8009336 <_printf_i+0x11a>
 800934c:	2b08      	cmp	r3, #8
 800934e:	d10b      	bne.n	8009368 <_printf_i+0x14c>
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	07de      	lsls	r6, r3, #31
 8009354:	d508      	bpl.n	8009368 <_printf_i+0x14c>
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	6861      	ldr	r1, [r4, #4]
 800935a:	4299      	cmp	r1, r3
 800935c:	bfde      	ittt	le
 800935e:	2330      	movle	r3, #48	; 0x30
 8009360:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009364:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009368:	1b52      	subs	r2, r2, r5
 800936a:	6122      	str	r2, [r4, #16]
 800936c:	f8cd a000 	str.w	sl, [sp]
 8009370:	464b      	mov	r3, r9
 8009372:	aa03      	add	r2, sp, #12
 8009374:	4621      	mov	r1, r4
 8009376:	4640      	mov	r0, r8
 8009378:	f7ff fee2 	bl	8009140 <_printf_common>
 800937c:	3001      	adds	r0, #1
 800937e:	d14c      	bne.n	800941a <_printf_i+0x1fe>
 8009380:	f04f 30ff 	mov.w	r0, #4294967295
 8009384:	b004      	add	sp, #16
 8009386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938a:	4835      	ldr	r0, [pc, #212]	; (8009460 <_printf_i+0x244>)
 800938c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009390:	6829      	ldr	r1, [r5, #0]
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	f851 6b04 	ldr.w	r6, [r1], #4
 8009398:	6029      	str	r1, [r5, #0]
 800939a:	061d      	lsls	r5, r3, #24
 800939c:	d514      	bpl.n	80093c8 <_printf_i+0x1ac>
 800939e:	07df      	lsls	r7, r3, #31
 80093a0:	bf44      	itt	mi
 80093a2:	f043 0320 	orrmi.w	r3, r3, #32
 80093a6:	6023      	strmi	r3, [r4, #0]
 80093a8:	b91e      	cbnz	r6, 80093b2 <_printf_i+0x196>
 80093aa:	6823      	ldr	r3, [r4, #0]
 80093ac:	f023 0320 	bic.w	r3, r3, #32
 80093b0:	6023      	str	r3, [r4, #0]
 80093b2:	2310      	movs	r3, #16
 80093b4:	e7b0      	b.n	8009318 <_printf_i+0xfc>
 80093b6:	6823      	ldr	r3, [r4, #0]
 80093b8:	f043 0320 	orr.w	r3, r3, #32
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	2378      	movs	r3, #120	; 0x78
 80093c0:	4828      	ldr	r0, [pc, #160]	; (8009464 <_printf_i+0x248>)
 80093c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093c6:	e7e3      	b.n	8009390 <_printf_i+0x174>
 80093c8:	0659      	lsls	r1, r3, #25
 80093ca:	bf48      	it	mi
 80093cc:	b2b6      	uxthmi	r6, r6
 80093ce:	e7e6      	b.n	800939e <_printf_i+0x182>
 80093d0:	4615      	mov	r5, r2
 80093d2:	e7bb      	b.n	800934c <_printf_i+0x130>
 80093d4:	682b      	ldr	r3, [r5, #0]
 80093d6:	6826      	ldr	r6, [r4, #0]
 80093d8:	6961      	ldr	r1, [r4, #20]
 80093da:	1d18      	adds	r0, r3, #4
 80093dc:	6028      	str	r0, [r5, #0]
 80093de:	0635      	lsls	r5, r6, #24
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	d501      	bpl.n	80093e8 <_printf_i+0x1cc>
 80093e4:	6019      	str	r1, [r3, #0]
 80093e6:	e002      	b.n	80093ee <_printf_i+0x1d2>
 80093e8:	0670      	lsls	r0, r6, #25
 80093ea:	d5fb      	bpl.n	80093e4 <_printf_i+0x1c8>
 80093ec:	8019      	strh	r1, [r3, #0]
 80093ee:	2300      	movs	r3, #0
 80093f0:	6123      	str	r3, [r4, #16]
 80093f2:	4615      	mov	r5, r2
 80093f4:	e7ba      	b.n	800936c <_printf_i+0x150>
 80093f6:	682b      	ldr	r3, [r5, #0]
 80093f8:	1d1a      	adds	r2, r3, #4
 80093fa:	602a      	str	r2, [r5, #0]
 80093fc:	681d      	ldr	r5, [r3, #0]
 80093fe:	6862      	ldr	r2, [r4, #4]
 8009400:	2100      	movs	r1, #0
 8009402:	4628      	mov	r0, r5
 8009404:	f7f6 ff04 	bl	8000210 <memchr>
 8009408:	b108      	cbz	r0, 800940e <_printf_i+0x1f2>
 800940a:	1b40      	subs	r0, r0, r5
 800940c:	6060      	str	r0, [r4, #4]
 800940e:	6863      	ldr	r3, [r4, #4]
 8009410:	6123      	str	r3, [r4, #16]
 8009412:	2300      	movs	r3, #0
 8009414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009418:	e7a8      	b.n	800936c <_printf_i+0x150>
 800941a:	6923      	ldr	r3, [r4, #16]
 800941c:	462a      	mov	r2, r5
 800941e:	4649      	mov	r1, r9
 8009420:	4640      	mov	r0, r8
 8009422:	47d0      	blx	sl
 8009424:	3001      	adds	r0, #1
 8009426:	d0ab      	beq.n	8009380 <_printf_i+0x164>
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	079b      	lsls	r3, r3, #30
 800942c:	d413      	bmi.n	8009456 <_printf_i+0x23a>
 800942e:	68e0      	ldr	r0, [r4, #12]
 8009430:	9b03      	ldr	r3, [sp, #12]
 8009432:	4298      	cmp	r0, r3
 8009434:	bfb8      	it	lt
 8009436:	4618      	movlt	r0, r3
 8009438:	e7a4      	b.n	8009384 <_printf_i+0x168>
 800943a:	2301      	movs	r3, #1
 800943c:	4632      	mov	r2, r6
 800943e:	4649      	mov	r1, r9
 8009440:	4640      	mov	r0, r8
 8009442:	47d0      	blx	sl
 8009444:	3001      	adds	r0, #1
 8009446:	d09b      	beq.n	8009380 <_printf_i+0x164>
 8009448:	3501      	adds	r5, #1
 800944a:	68e3      	ldr	r3, [r4, #12]
 800944c:	9903      	ldr	r1, [sp, #12]
 800944e:	1a5b      	subs	r3, r3, r1
 8009450:	42ab      	cmp	r3, r5
 8009452:	dcf2      	bgt.n	800943a <_printf_i+0x21e>
 8009454:	e7eb      	b.n	800942e <_printf_i+0x212>
 8009456:	2500      	movs	r5, #0
 8009458:	f104 0619 	add.w	r6, r4, #25
 800945c:	e7f5      	b.n	800944a <_printf_i+0x22e>
 800945e:	bf00      	nop
 8009460:	0800cfa4 	.word	0x0800cfa4
 8009464:	0800cfb5 	.word	0x0800cfb5

08009468 <_sbrk_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4d06      	ldr	r5, [pc, #24]	; (8009484 <_sbrk_r+0x1c>)
 800946c:	2300      	movs	r3, #0
 800946e:	4604      	mov	r4, r0
 8009470:	4608      	mov	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7f9 fbf6 	bl	8002c64 <_sbrk>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_sbrk_r+0x1a>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_sbrk_r+0x1a>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	20000644 	.word	0x20000644

08009488 <siprintf>:
 8009488:	b40e      	push	{r1, r2, r3}
 800948a:	b500      	push	{lr}
 800948c:	b09c      	sub	sp, #112	; 0x70
 800948e:	ab1d      	add	r3, sp, #116	; 0x74
 8009490:	9002      	str	r0, [sp, #8]
 8009492:	9006      	str	r0, [sp, #24]
 8009494:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009498:	4809      	ldr	r0, [pc, #36]	; (80094c0 <siprintf+0x38>)
 800949a:	9107      	str	r1, [sp, #28]
 800949c:	9104      	str	r1, [sp, #16]
 800949e:	4909      	ldr	r1, [pc, #36]	; (80094c4 <siprintf+0x3c>)
 80094a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a4:	9105      	str	r1, [sp, #20]
 80094a6:	6800      	ldr	r0, [r0, #0]
 80094a8:	9301      	str	r3, [sp, #4]
 80094aa:	a902      	add	r1, sp, #8
 80094ac:	f001 fbf8 	bl	800aca0 <_svfiprintf_r>
 80094b0:	9b02      	ldr	r3, [sp, #8]
 80094b2:	2200      	movs	r2, #0
 80094b4:	701a      	strb	r2, [r3, #0]
 80094b6:	b01c      	add	sp, #112	; 0x70
 80094b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80094bc:	b003      	add	sp, #12
 80094be:	4770      	bx	lr
 80094c0:	2000009c 	.word	0x2000009c
 80094c4:	ffff0208 	.word	0xffff0208

080094c8 <siscanf>:
 80094c8:	b40e      	push	{r1, r2, r3}
 80094ca:	b510      	push	{r4, lr}
 80094cc:	b09f      	sub	sp, #124	; 0x7c
 80094ce:	ac21      	add	r4, sp, #132	; 0x84
 80094d0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80094d4:	f854 2b04 	ldr.w	r2, [r4], #4
 80094d8:	9201      	str	r2, [sp, #4]
 80094da:	f8ad 101c 	strh.w	r1, [sp, #28]
 80094de:	9004      	str	r0, [sp, #16]
 80094e0:	9008      	str	r0, [sp, #32]
 80094e2:	f7f6 fe87 	bl	80001f4 <strlen>
 80094e6:	4b0c      	ldr	r3, [pc, #48]	; (8009518 <siscanf+0x50>)
 80094e8:	9005      	str	r0, [sp, #20]
 80094ea:	9009      	str	r0, [sp, #36]	; 0x24
 80094ec:	930d      	str	r3, [sp, #52]	; 0x34
 80094ee:	480b      	ldr	r0, [pc, #44]	; (800951c <siscanf+0x54>)
 80094f0:	9a01      	ldr	r2, [sp, #4]
 80094f2:	6800      	ldr	r0, [r0, #0]
 80094f4:	9403      	str	r4, [sp, #12]
 80094f6:	2300      	movs	r3, #0
 80094f8:	9311      	str	r3, [sp, #68]	; 0x44
 80094fa:	9316      	str	r3, [sp, #88]	; 0x58
 80094fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009500:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009504:	a904      	add	r1, sp, #16
 8009506:	4623      	mov	r3, r4
 8009508:	f001 fd24 	bl	800af54 <__ssvfiscanf_r>
 800950c:	b01f      	add	sp, #124	; 0x7c
 800950e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009512:	b003      	add	sp, #12
 8009514:	4770      	bx	lr
 8009516:	bf00      	nop
 8009518:	08009543 	.word	0x08009543
 800951c:	2000009c 	.word	0x2000009c

08009520 <__sread>:
 8009520:	b510      	push	{r4, lr}
 8009522:	460c      	mov	r4, r1
 8009524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009528:	f001 ffde 	bl	800b4e8 <_read_r>
 800952c:	2800      	cmp	r0, #0
 800952e:	bfab      	itete	ge
 8009530:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009532:	89a3      	ldrhlt	r3, [r4, #12]
 8009534:	181b      	addge	r3, r3, r0
 8009536:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800953a:	bfac      	ite	ge
 800953c:	6563      	strge	r3, [r4, #84]	; 0x54
 800953e:	81a3      	strhlt	r3, [r4, #12]
 8009540:	bd10      	pop	{r4, pc}

08009542 <__seofread>:
 8009542:	2000      	movs	r0, #0
 8009544:	4770      	bx	lr

08009546 <__swrite>:
 8009546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800954a:	461f      	mov	r7, r3
 800954c:	898b      	ldrh	r3, [r1, #12]
 800954e:	05db      	lsls	r3, r3, #23
 8009550:	4605      	mov	r5, r0
 8009552:	460c      	mov	r4, r1
 8009554:	4616      	mov	r6, r2
 8009556:	d505      	bpl.n	8009564 <__swrite+0x1e>
 8009558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800955c:	2302      	movs	r3, #2
 800955e:	2200      	movs	r2, #0
 8009560:	f000 ff7c 	bl	800a45c <_lseek_r>
 8009564:	89a3      	ldrh	r3, [r4, #12]
 8009566:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800956a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800956e:	81a3      	strh	r3, [r4, #12]
 8009570:	4632      	mov	r2, r6
 8009572:	463b      	mov	r3, r7
 8009574:	4628      	mov	r0, r5
 8009576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800957a:	f000 b8cd 	b.w	8009718 <_write_r>

0800957e <__sseek>:
 800957e:	b510      	push	{r4, lr}
 8009580:	460c      	mov	r4, r1
 8009582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009586:	f000 ff69 	bl	800a45c <_lseek_r>
 800958a:	1c43      	adds	r3, r0, #1
 800958c:	89a3      	ldrh	r3, [r4, #12]
 800958e:	bf15      	itete	ne
 8009590:	6560      	strne	r0, [r4, #84]	; 0x54
 8009592:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009596:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800959a:	81a3      	strheq	r3, [r4, #12]
 800959c:	bf18      	it	ne
 800959e:	81a3      	strhne	r3, [r4, #12]
 80095a0:	bd10      	pop	{r4, pc}

080095a2 <__sclose>:
 80095a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095a6:	f000 b8c9 	b.w	800973c <_close_r>

080095aa <strchr>:
 80095aa:	b2c9      	uxtb	r1, r1
 80095ac:	4603      	mov	r3, r0
 80095ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095b2:	b11a      	cbz	r2, 80095bc <strchr+0x12>
 80095b4:	428a      	cmp	r2, r1
 80095b6:	d1f9      	bne.n	80095ac <strchr+0x2>
 80095b8:	4618      	mov	r0, r3
 80095ba:	4770      	bx	lr
 80095bc:	2900      	cmp	r1, #0
 80095be:	bf18      	it	ne
 80095c0:	2300      	movne	r3, #0
 80095c2:	e7f9      	b.n	80095b8 <strchr+0xe>

080095c4 <strcpy>:
 80095c4:	4603      	mov	r3, r0
 80095c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095ca:	f803 2b01 	strb.w	r2, [r3], #1
 80095ce:	2a00      	cmp	r2, #0
 80095d0:	d1f9      	bne.n	80095c6 <strcpy+0x2>
 80095d2:	4770      	bx	lr

080095d4 <strncmp>:
 80095d4:	b510      	push	{r4, lr}
 80095d6:	b17a      	cbz	r2, 80095f8 <strncmp+0x24>
 80095d8:	4603      	mov	r3, r0
 80095da:	3901      	subs	r1, #1
 80095dc:	1884      	adds	r4, r0, r2
 80095de:	f813 0b01 	ldrb.w	r0, [r3], #1
 80095e2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80095e6:	4290      	cmp	r0, r2
 80095e8:	d101      	bne.n	80095ee <strncmp+0x1a>
 80095ea:	42a3      	cmp	r3, r4
 80095ec:	d101      	bne.n	80095f2 <strncmp+0x1e>
 80095ee:	1a80      	subs	r0, r0, r2
 80095f0:	bd10      	pop	{r4, pc}
 80095f2:	2800      	cmp	r0, #0
 80095f4:	d1f3      	bne.n	80095de <strncmp+0xa>
 80095f6:	e7fa      	b.n	80095ee <strncmp+0x1a>
 80095f8:	4610      	mov	r0, r2
 80095fa:	e7f9      	b.n	80095f0 <strncmp+0x1c>

080095fc <_strtol_l.constprop.0>:
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009602:	d001      	beq.n	8009608 <_strtol_l.constprop.0+0xc>
 8009604:	2b24      	cmp	r3, #36	; 0x24
 8009606:	d906      	bls.n	8009616 <_strtol_l.constprop.0+0x1a>
 8009608:	f7ff f9a2 	bl	8008950 <__errno>
 800960c:	2316      	movs	r3, #22
 800960e:	6003      	str	r3, [r0, #0]
 8009610:	2000      	movs	r0, #0
 8009612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009616:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80096fc <_strtol_l.constprop.0+0x100>
 800961a:	460d      	mov	r5, r1
 800961c:	462e      	mov	r6, r5
 800961e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009622:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009626:	f017 0708 	ands.w	r7, r7, #8
 800962a:	d1f7      	bne.n	800961c <_strtol_l.constprop.0+0x20>
 800962c:	2c2d      	cmp	r4, #45	; 0x2d
 800962e:	d132      	bne.n	8009696 <_strtol_l.constprop.0+0x9a>
 8009630:	782c      	ldrb	r4, [r5, #0]
 8009632:	2701      	movs	r7, #1
 8009634:	1cb5      	adds	r5, r6, #2
 8009636:	2b00      	cmp	r3, #0
 8009638:	d05b      	beq.n	80096f2 <_strtol_l.constprop.0+0xf6>
 800963a:	2b10      	cmp	r3, #16
 800963c:	d109      	bne.n	8009652 <_strtol_l.constprop.0+0x56>
 800963e:	2c30      	cmp	r4, #48	; 0x30
 8009640:	d107      	bne.n	8009652 <_strtol_l.constprop.0+0x56>
 8009642:	782c      	ldrb	r4, [r5, #0]
 8009644:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009648:	2c58      	cmp	r4, #88	; 0x58
 800964a:	d14d      	bne.n	80096e8 <_strtol_l.constprop.0+0xec>
 800964c:	786c      	ldrb	r4, [r5, #1]
 800964e:	2310      	movs	r3, #16
 8009650:	3502      	adds	r5, #2
 8009652:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009656:	f108 38ff 	add.w	r8, r8, #4294967295
 800965a:	f04f 0c00 	mov.w	ip, #0
 800965e:	fbb8 f9f3 	udiv	r9, r8, r3
 8009662:	4666      	mov	r6, ip
 8009664:	fb03 8a19 	mls	sl, r3, r9, r8
 8009668:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800966c:	f1be 0f09 	cmp.w	lr, #9
 8009670:	d816      	bhi.n	80096a0 <_strtol_l.constprop.0+0xa4>
 8009672:	4674      	mov	r4, lr
 8009674:	42a3      	cmp	r3, r4
 8009676:	dd24      	ble.n	80096c2 <_strtol_l.constprop.0+0xc6>
 8009678:	f1bc 0f00 	cmp.w	ip, #0
 800967c:	db1e      	blt.n	80096bc <_strtol_l.constprop.0+0xc0>
 800967e:	45b1      	cmp	r9, r6
 8009680:	d31c      	bcc.n	80096bc <_strtol_l.constprop.0+0xc0>
 8009682:	d101      	bne.n	8009688 <_strtol_l.constprop.0+0x8c>
 8009684:	45a2      	cmp	sl, r4
 8009686:	db19      	blt.n	80096bc <_strtol_l.constprop.0+0xc0>
 8009688:	fb06 4603 	mla	r6, r6, r3, r4
 800968c:	f04f 0c01 	mov.w	ip, #1
 8009690:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009694:	e7e8      	b.n	8009668 <_strtol_l.constprop.0+0x6c>
 8009696:	2c2b      	cmp	r4, #43	; 0x2b
 8009698:	bf04      	itt	eq
 800969a:	782c      	ldrbeq	r4, [r5, #0]
 800969c:	1cb5      	addeq	r5, r6, #2
 800969e:	e7ca      	b.n	8009636 <_strtol_l.constprop.0+0x3a>
 80096a0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80096a4:	f1be 0f19 	cmp.w	lr, #25
 80096a8:	d801      	bhi.n	80096ae <_strtol_l.constprop.0+0xb2>
 80096aa:	3c37      	subs	r4, #55	; 0x37
 80096ac:	e7e2      	b.n	8009674 <_strtol_l.constprop.0+0x78>
 80096ae:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80096b2:	f1be 0f19 	cmp.w	lr, #25
 80096b6:	d804      	bhi.n	80096c2 <_strtol_l.constprop.0+0xc6>
 80096b8:	3c57      	subs	r4, #87	; 0x57
 80096ba:	e7db      	b.n	8009674 <_strtol_l.constprop.0+0x78>
 80096bc:	f04f 3cff 	mov.w	ip, #4294967295
 80096c0:	e7e6      	b.n	8009690 <_strtol_l.constprop.0+0x94>
 80096c2:	f1bc 0f00 	cmp.w	ip, #0
 80096c6:	da05      	bge.n	80096d4 <_strtol_l.constprop.0+0xd8>
 80096c8:	2322      	movs	r3, #34	; 0x22
 80096ca:	6003      	str	r3, [r0, #0]
 80096cc:	4646      	mov	r6, r8
 80096ce:	b942      	cbnz	r2, 80096e2 <_strtol_l.constprop.0+0xe6>
 80096d0:	4630      	mov	r0, r6
 80096d2:	e79e      	b.n	8009612 <_strtol_l.constprop.0+0x16>
 80096d4:	b107      	cbz	r7, 80096d8 <_strtol_l.constprop.0+0xdc>
 80096d6:	4276      	negs	r6, r6
 80096d8:	2a00      	cmp	r2, #0
 80096da:	d0f9      	beq.n	80096d0 <_strtol_l.constprop.0+0xd4>
 80096dc:	f1bc 0f00 	cmp.w	ip, #0
 80096e0:	d000      	beq.n	80096e4 <_strtol_l.constprop.0+0xe8>
 80096e2:	1e69      	subs	r1, r5, #1
 80096e4:	6011      	str	r1, [r2, #0]
 80096e6:	e7f3      	b.n	80096d0 <_strtol_l.constprop.0+0xd4>
 80096e8:	2430      	movs	r4, #48	; 0x30
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d1b1      	bne.n	8009652 <_strtol_l.constprop.0+0x56>
 80096ee:	2308      	movs	r3, #8
 80096f0:	e7af      	b.n	8009652 <_strtol_l.constprop.0+0x56>
 80096f2:	2c30      	cmp	r4, #48	; 0x30
 80096f4:	d0a5      	beq.n	8009642 <_strtol_l.constprop.0+0x46>
 80096f6:	230a      	movs	r3, #10
 80096f8:	e7ab      	b.n	8009652 <_strtol_l.constprop.0+0x56>
 80096fa:	bf00      	nop
 80096fc:	0800cfc7 	.word	0x0800cfc7

08009700 <_strtol_r>:
 8009700:	f7ff bf7c 	b.w	80095fc <_strtol_l.constprop.0>

08009704 <strtol>:
 8009704:	4613      	mov	r3, r2
 8009706:	460a      	mov	r2, r1
 8009708:	4601      	mov	r1, r0
 800970a:	4802      	ldr	r0, [pc, #8]	; (8009714 <strtol+0x10>)
 800970c:	6800      	ldr	r0, [r0, #0]
 800970e:	f7ff bf75 	b.w	80095fc <_strtol_l.constprop.0>
 8009712:	bf00      	nop
 8009714:	2000009c 	.word	0x2000009c

08009718 <_write_r>:
 8009718:	b538      	push	{r3, r4, r5, lr}
 800971a:	4d07      	ldr	r5, [pc, #28]	; (8009738 <_write_r+0x20>)
 800971c:	4604      	mov	r4, r0
 800971e:	4608      	mov	r0, r1
 8009720:	4611      	mov	r1, r2
 8009722:	2200      	movs	r2, #0
 8009724:	602a      	str	r2, [r5, #0]
 8009726:	461a      	mov	r2, r3
 8009728:	f7f9 fa4b 	bl	8002bc2 <_write>
 800972c:	1c43      	adds	r3, r0, #1
 800972e:	d102      	bne.n	8009736 <_write_r+0x1e>
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	b103      	cbz	r3, 8009736 <_write_r+0x1e>
 8009734:	6023      	str	r3, [r4, #0]
 8009736:	bd38      	pop	{r3, r4, r5, pc}
 8009738:	20000644 	.word	0x20000644

0800973c <_close_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	4d06      	ldr	r5, [pc, #24]	; (8009758 <_close_r+0x1c>)
 8009740:	2300      	movs	r3, #0
 8009742:	4604      	mov	r4, r0
 8009744:	4608      	mov	r0, r1
 8009746:	602b      	str	r3, [r5, #0]
 8009748:	f7f9 fa57 	bl	8002bfa <_close>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d102      	bne.n	8009756 <_close_r+0x1a>
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	b103      	cbz	r3, 8009756 <_close_r+0x1a>
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	20000644 	.word	0x20000644

0800975c <quorem>:
 800975c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009760:	6903      	ldr	r3, [r0, #16]
 8009762:	690c      	ldr	r4, [r1, #16]
 8009764:	42a3      	cmp	r3, r4
 8009766:	4607      	mov	r7, r0
 8009768:	f2c0 8081 	blt.w	800986e <quorem+0x112>
 800976c:	3c01      	subs	r4, #1
 800976e:	f101 0814 	add.w	r8, r1, #20
 8009772:	f100 0514 	add.w	r5, r0, #20
 8009776:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800977a:	9301      	str	r3, [sp, #4]
 800977c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009784:	3301      	adds	r3, #1
 8009786:	429a      	cmp	r2, r3
 8009788:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800978c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009790:	fbb2 f6f3 	udiv	r6, r2, r3
 8009794:	d331      	bcc.n	80097fa <quorem+0x9e>
 8009796:	f04f 0e00 	mov.w	lr, #0
 800979a:	4640      	mov	r0, r8
 800979c:	46ac      	mov	ip, r5
 800979e:	46f2      	mov	sl, lr
 80097a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80097a4:	b293      	uxth	r3, r2
 80097a6:	fb06 e303 	mla	r3, r6, r3, lr
 80097aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	ebaa 0303 	sub.w	r3, sl, r3
 80097b4:	f8dc a000 	ldr.w	sl, [ip]
 80097b8:	0c12      	lsrs	r2, r2, #16
 80097ba:	fa13 f38a 	uxtah	r3, r3, sl
 80097be:	fb06 e202 	mla	r2, r6, r2, lr
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	9b00      	ldr	r3, [sp, #0]
 80097c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80097ca:	b292      	uxth	r2, r2
 80097cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80097d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80097d8:	4581      	cmp	r9, r0
 80097da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097de:	f84c 3b04 	str.w	r3, [ip], #4
 80097e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80097e6:	d2db      	bcs.n	80097a0 <quorem+0x44>
 80097e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80097ec:	b92b      	cbnz	r3, 80097fa <quorem+0x9e>
 80097ee:	9b01      	ldr	r3, [sp, #4]
 80097f0:	3b04      	subs	r3, #4
 80097f2:	429d      	cmp	r5, r3
 80097f4:	461a      	mov	r2, r3
 80097f6:	d32e      	bcc.n	8009856 <quorem+0xfa>
 80097f8:	613c      	str	r4, [r7, #16]
 80097fa:	4638      	mov	r0, r7
 80097fc:	f001 f8dc 	bl	800a9b8 <__mcmp>
 8009800:	2800      	cmp	r0, #0
 8009802:	db24      	blt.n	800984e <quorem+0xf2>
 8009804:	3601      	adds	r6, #1
 8009806:	4628      	mov	r0, r5
 8009808:	f04f 0c00 	mov.w	ip, #0
 800980c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009810:	f8d0 e000 	ldr.w	lr, [r0]
 8009814:	b293      	uxth	r3, r2
 8009816:	ebac 0303 	sub.w	r3, ip, r3
 800981a:	0c12      	lsrs	r2, r2, #16
 800981c:	fa13 f38e 	uxtah	r3, r3, lr
 8009820:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009824:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009828:	b29b      	uxth	r3, r3
 800982a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800982e:	45c1      	cmp	r9, r8
 8009830:	f840 3b04 	str.w	r3, [r0], #4
 8009834:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009838:	d2e8      	bcs.n	800980c <quorem+0xb0>
 800983a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800983e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009842:	b922      	cbnz	r2, 800984e <quorem+0xf2>
 8009844:	3b04      	subs	r3, #4
 8009846:	429d      	cmp	r5, r3
 8009848:	461a      	mov	r2, r3
 800984a:	d30a      	bcc.n	8009862 <quorem+0x106>
 800984c:	613c      	str	r4, [r7, #16]
 800984e:	4630      	mov	r0, r6
 8009850:	b003      	add	sp, #12
 8009852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009856:	6812      	ldr	r2, [r2, #0]
 8009858:	3b04      	subs	r3, #4
 800985a:	2a00      	cmp	r2, #0
 800985c:	d1cc      	bne.n	80097f8 <quorem+0x9c>
 800985e:	3c01      	subs	r4, #1
 8009860:	e7c7      	b.n	80097f2 <quorem+0x96>
 8009862:	6812      	ldr	r2, [r2, #0]
 8009864:	3b04      	subs	r3, #4
 8009866:	2a00      	cmp	r2, #0
 8009868:	d1f0      	bne.n	800984c <quorem+0xf0>
 800986a:	3c01      	subs	r4, #1
 800986c:	e7eb      	b.n	8009846 <quorem+0xea>
 800986e:	2000      	movs	r0, #0
 8009870:	e7ee      	b.n	8009850 <quorem+0xf4>
 8009872:	0000      	movs	r0, r0
 8009874:	0000      	movs	r0, r0
	...

08009878 <_dtoa_r>:
 8009878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800987c:	ed2d 8b04 	vpush	{d8-d9}
 8009880:	ec57 6b10 	vmov	r6, r7, d0
 8009884:	b093      	sub	sp, #76	; 0x4c
 8009886:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009888:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800988c:	9106      	str	r1, [sp, #24]
 800988e:	ee10 aa10 	vmov	sl, s0
 8009892:	4604      	mov	r4, r0
 8009894:	9209      	str	r2, [sp, #36]	; 0x24
 8009896:	930c      	str	r3, [sp, #48]	; 0x30
 8009898:	46bb      	mov	fp, r7
 800989a:	b975      	cbnz	r5, 80098ba <_dtoa_r+0x42>
 800989c:	2010      	movs	r0, #16
 800989e:	f7ff f881 	bl	80089a4 <malloc>
 80098a2:	4602      	mov	r2, r0
 80098a4:	6260      	str	r0, [r4, #36]	; 0x24
 80098a6:	b920      	cbnz	r0, 80098b2 <_dtoa_r+0x3a>
 80098a8:	4ba7      	ldr	r3, [pc, #668]	; (8009b48 <_dtoa_r+0x2d0>)
 80098aa:	21ea      	movs	r1, #234	; 0xea
 80098ac:	48a7      	ldr	r0, [pc, #668]	; (8009b4c <_dtoa_r+0x2d4>)
 80098ae:	f001 ff13 	bl	800b6d8 <__assert_func>
 80098b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80098b6:	6005      	str	r5, [r0, #0]
 80098b8:	60c5      	str	r5, [r0, #12]
 80098ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098bc:	6819      	ldr	r1, [r3, #0]
 80098be:	b151      	cbz	r1, 80098d6 <_dtoa_r+0x5e>
 80098c0:	685a      	ldr	r2, [r3, #4]
 80098c2:	604a      	str	r2, [r1, #4]
 80098c4:	2301      	movs	r3, #1
 80098c6:	4093      	lsls	r3, r2
 80098c8:	608b      	str	r3, [r1, #8]
 80098ca:	4620      	mov	r0, r4
 80098cc:	f000 fe32 	bl	800a534 <_Bfree>
 80098d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
 80098d6:	1e3b      	subs	r3, r7, #0
 80098d8:	bfaa      	itet	ge
 80098da:	2300      	movge	r3, #0
 80098dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80098e0:	f8c8 3000 	strge.w	r3, [r8]
 80098e4:	4b9a      	ldr	r3, [pc, #616]	; (8009b50 <_dtoa_r+0x2d8>)
 80098e6:	bfbc      	itt	lt
 80098e8:	2201      	movlt	r2, #1
 80098ea:	f8c8 2000 	strlt.w	r2, [r8]
 80098ee:	ea33 030b 	bics.w	r3, r3, fp
 80098f2:	d11b      	bne.n	800992c <_dtoa_r+0xb4>
 80098f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80098fa:	6013      	str	r3, [r2, #0]
 80098fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009900:	4333      	orrs	r3, r6
 8009902:	f000 8592 	beq.w	800a42a <_dtoa_r+0xbb2>
 8009906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009908:	b963      	cbnz	r3, 8009924 <_dtoa_r+0xac>
 800990a:	4b92      	ldr	r3, [pc, #584]	; (8009b54 <_dtoa_r+0x2dc>)
 800990c:	e022      	b.n	8009954 <_dtoa_r+0xdc>
 800990e:	4b92      	ldr	r3, [pc, #584]	; (8009b58 <_dtoa_r+0x2e0>)
 8009910:	9301      	str	r3, [sp, #4]
 8009912:	3308      	adds	r3, #8
 8009914:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	9801      	ldr	r0, [sp, #4]
 800991a:	b013      	add	sp, #76	; 0x4c
 800991c:	ecbd 8b04 	vpop	{d8-d9}
 8009920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009924:	4b8b      	ldr	r3, [pc, #556]	; (8009b54 <_dtoa_r+0x2dc>)
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	3303      	adds	r3, #3
 800992a:	e7f3      	b.n	8009914 <_dtoa_r+0x9c>
 800992c:	2200      	movs	r2, #0
 800992e:	2300      	movs	r3, #0
 8009930:	4650      	mov	r0, sl
 8009932:	4659      	mov	r1, fp
 8009934:	f7f7 f8e0 	bl	8000af8 <__aeabi_dcmpeq>
 8009938:	ec4b ab19 	vmov	d9, sl, fp
 800993c:	4680      	mov	r8, r0
 800993e:	b158      	cbz	r0, 8009958 <_dtoa_r+0xe0>
 8009940:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009942:	2301      	movs	r3, #1
 8009944:	6013      	str	r3, [r2, #0]
 8009946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009948:	2b00      	cmp	r3, #0
 800994a:	f000 856b 	beq.w	800a424 <_dtoa_r+0xbac>
 800994e:	4883      	ldr	r0, [pc, #524]	; (8009b5c <_dtoa_r+0x2e4>)
 8009950:	6018      	str	r0, [r3, #0]
 8009952:	1e43      	subs	r3, r0, #1
 8009954:	9301      	str	r3, [sp, #4]
 8009956:	e7df      	b.n	8009918 <_dtoa_r+0xa0>
 8009958:	ec4b ab10 	vmov	d0, sl, fp
 800995c:	aa10      	add	r2, sp, #64	; 0x40
 800995e:	a911      	add	r1, sp, #68	; 0x44
 8009960:	4620      	mov	r0, r4
 8009962:	f001 f8cf 	bl	800ab04 <__d2b>
 8009966:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800996a:	ee08 0a10 	vmov	s16, r0
 800996e:	2d00      	cmp	r5, #0
 8009970:	f000 8084 	beq.w	8009a7c <_dtoa_r+0x204>
 8009974:	ee19 3a90 	vmov	r3, s19
 8009978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800997c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009980:	4656      	mov	r6, sl
 8009982:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009986:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800998a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800998e:	4b74      	ldr	r3, [pc, #464]	; (8009b60 <_dtoa_r+0x2e8>)
 8009990:	2200      	movs	r2, #0
 8009992:	4630      	mov	r0, r6
 8009994:	4639      	mov	r1, r7
 8009996:	f7f6 fc8f 	bl	80002b8 <__aeabi_dsub>
 800999a:	a365      	add	r3, pc, #404	; (adr r3, 8009b30 <_dtoa_r+0x2b8>)
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	f7f6 fe42 	bl	8000628 <__aeabi_dmul>
 80099a4:	a364      	add	r3, pc, #400	; (adr r3, 8009b38 <_dtoa_r+0x2c0>)
 80099a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099aa:	f7f6 fc87 	bl	80002bc <__adddf3>
 80099ae:	4606      	mov	r6, r0
 80099b0:	4628      	mov	r0, r5
 80099b2:	460f      	mov	r7, r1
 80099b4:	f7f6 fdce 	bl	8000554 <__aeabi_i2d>
 80099b8:	a361      	add	r3, pc, #388	; (adr r3, 8009b40 <_dtoa_r+0x2c8>)
 80099ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099be:	f7f6 fe33 	bl	8000628 <__aeabi_dmul>
 80099c2:	4602      	mov	r2, r0
 80099c4:	460b      	mov	r3, r1
 80099c6:	4630      	mov	r0, r6
 80099c8:	4639      	mov	r1, r7
 80099ca:	f7f6 fc77 	bl	80002bc <__adddf3>
 80099ce:	4606      	mov	r6, r0
 80099d0:	460f      	mov	r7, r1
 80099d2:	f7f7 f8d9 	bl	8000b88 <__aeabi_d2iz>
 80099d6:	2200      	movs	r2, #0
 80099d8:	9000      	str	r0, [sp, #0]
 80099da:	2300      	movs	r3, #0
 80099dc:	4630      	mov	r0, r6
 80099de:	4639      	mov	r1, r7
 80099e0:	f7f7 f894 	bl	8000b0c <__aeabi_dcmplt>
 80099e4:	b150      	cbz	r0, 80099fc <_dtoa_r+0x184>
 80099e6:	9800      	ldr	r0, [sp, #0]
 80099e8:	f7f6 fdb4 	bl	8000554 <__aeabi_i2d>
 80099ec:	4632      	mov	r2, r6
 80099ee:	463b      	mov	r3, r7
 80099f0:	f7f7 f882 	bl	8000af8 <__aeabi_dcmpeq>
 80099f4:	b910      	cbnz	r0, 80099fc <_dtoa_r+0x184>
 80099f6:	9b00      	ldr	r3, [sp, #0]
 80099f8:	3b01      	subs	r3, #1
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	9b00      	ldr	r3, [sp, #0]
 80099fe:	2b16      	cmp	r3, #22
 8009a00:	d85a      	bhi.n	8009ab8 <_dtoa_r+0x240>
 8009a02:	9a00      	ldr	r2, [sp, #0]
 8009a04:	4b57      	ldr	r3, [pc, #348]	; (8009b64 <_dtoa_r+0x2ec>)
 8009a06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	ec51 0b19 	vmov	r0, r1, d9
 8009a12:	f7f7 f87b 	bl	8000b0c <__aeabi_dcmplt>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d050      	beq.n	8009abc <_dtoa_r+0x244>
 8009a1a:	9b00      	ldr	r3, [sp, #0]
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	2300      	movs	r3, #0
 8009a22:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a26:	1b5d      	subs	r5, r3, r5
 8009a28:	1e6b      	subs	r3, r5, #1
 8009a2a:	9305      	str	r3, [sp, #20]
 8009a2c:	bf45      	ittet	mi
 8009a2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009a32:	9304      	strmi	r3, [sp, #16]
 8009a34:	2300      	movpl	r3, #0
 8009a36:	2300      	movmi	r3, #0
 8009a38:	bf4c      	ite	mi
 8009a3a:	9305      	strmi	r3, [sp, #20]
 8009a3c:	9304      	strpl	r3, [sp, #16]
 8009a3e:	9b00      	ldr	r3, [sp, #0]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	db3d      	blt.n	8009ac0 <_dtoa_r+0x248>
 8009a44:	9b05      	ldr	r3, [sp, #20]
 8009a46:	9a00      	ldr	r2, [sp, #0]
 8009a48:	920a      	str	r2, [sp, #40]	; 0x28
 8009a4a:	4413      	add	r3, r2
 8009a4c:	9305      	str	r3, [sp, #20]
 8009a4e:	2300      	movs	r3, #0
 8009a50:	9307      	str	r3, [sp, #28]
 8009a52:	9b06      	ldr	r3, [sp, #24]
 8009a54:	2b09      	cmp	r3, #9
 8009a56:	f200 8089 	bhi.w	8009b6c <_dtoa_r+0x2f4>
 8009a5a:	2b05      	cmp	r3, #5
 8009a5c:	bfc4      	itt	gt
 8009a5e:	3b04      	subgt	r3, #4
 8009a60:	9306      	strgt	r3, [sp, #24]
 8009a62:	9b06      	ldr	r3, [sp, #24]
 8009a64:	f1a3 0302 	sub.w	r3, r3, #2
 8009a68:	bfcc      	ite	gt
 8009a6a:	2500      	movgt	r5, #0
 8009a6c:	2501      	movle	r5, #1
 8009a6e:	2b03      	cmp	r3, #3
 8009a70:	f200 8087 	bhi.w	8009b82 <_dtoa_r+0x30a>
 8009a74:	e8df f003 	tbb	[pc, r3]
 8009a78:	59383a2d 	.word	0x59383a2d
 8009a7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009a80:	441d      	add	r5, r3
 8009a82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009a86:	2b20      	cmp	r3, #32
 8009a88:	bfc1      	itttt	gt
 8009a8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009a8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009a92:	fa0b f303 	lslgt.w	r3, fp, r3
 8009a96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009a9a:	bfda      	itte	le
 8009a9c:	f1c3 0320 	rsble	r3, r3, #32
 8009aa0:	fa06 f003 	lslle.w	r0, r6, r3
 8009aa4:	4318      	orrgt	r0, r3
 8009aa6:	f7f6 fd45 	bl	8000534 <__aeabi_ui2d>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	4606      	mov	r6, r0
 8009aae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009ab2:	3d01      	subs	r5, #1
 8009ab4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ab6:	e76a      	b.n	800998e <_dtoa_r+0x116>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e7b2      	b.n	8009a22 <_dtoa_r+0x1aa>
 8009abc:	900b      	str	r0, [sp, #44]	; 0x2c
 8009abe:	e7b1      	b.n	8009a24 <_dtoa_r+0x1ac>
 8009ac0:	9b04      	ldr	r3, [sp, #16]
 8009ac2:	9a00      	ldr	r2, [sp, #0]
 8009ac4:	1a9b      	subs	r3, r3, r2
 8009ac6:	9304      	str	r3, [sp, #16]
 8009ac8:	4253      	negs	r3, r2
 8009aca:	9307      	str	r3, [sp, #28]
 8009acc:	2300      	movs	r3, #0
 8009ace:	930a      	str	r3, [sp, #40]	; 0x28
 8009ad0:	e7bf      	b.n	8009a52 <_dtoa_r+0x1da>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	9308      	str	r3, [sp, #32]
 8009ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	dc55      	bgt.n	8009b88 <_dtoa_r+0x310>
 8009adc:	2301      	movs	r3, #1
 8009ade:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ae6:	e00c      	b.n	8009b02 <_dtoa_r+0x28a>
 8009ae8:	2301      	movs	r3, #1
 8009aea:	e7f3      	b.n	8009ad4 <_dtoa_r+0x25c>
 8009aec:	2300      	movs	r3, #0
 8009aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009af0:	9308      	str	r3, [sp, #32]
 8009af2:	9b00      	ldr	r3, [sp, #0]
 8009af4:	4413      	add	r3, r2
 8009af6:	9302      	str	r3, [sp, #8]
 8009af8:	3301      	adds	r3, #1
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	9303      	str	r3, [sp, #12]
 8009afe:	bfb8      	it	lt
 8009b00:	2301      	movlt	r3, #1
 8009b02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009b04:	2200      	movs	r2, #0
 8009b06:	6042      	str	r2, [r0, #4]
 8009b08:	2204      	movs	r2, #4
 8009b0a:	f102 0614 	add.w	r6, r2, #20
 8009b0e:	429e      	cmp	r6, r3
 8009b10:	6841      	ldr	r1, [r0, #4]
 8009b12:	d93d      	bls.n	8009b90 <_dtoa_r+0x318>
 8009b14:	4620      	mov	r0, r4
 8009b16:	f000 fccd 	bl	800a4b4 <_Balloc>
 8009b1a:	9001      	str	r0, [sp, #4]
 8009b1c:	2800      	cmp	r0, #0
 8009b1e:	d13b      	bne.n	8009b98 <_dtoa_r+0x320>
 8009b20:	4b11      	ldr	r3, [pc, #68]	; (8009b68 <_dtoa_r+0x2f0>)
 8009b22:	4602      	mov	r2, r0
 8009b24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009b28:	e6c0      	b.n	80098ac <_dtoa_r+0x34>
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e7df      	b.n	8009aee <_dtoa_r+0x276>
 8009b2e:	bf00      	nop
 8009b30:	636f4361 	.word	0x636f4361
 8009b34:	3fd287a7 	.word	0x3fd287a7
 8009b38:	8b60c8b3 	.word	0x8b60c8b3
 8009b3c:	3fc68a28 	.word	0x3fc68a28
 8009b40:	509f79fb 	.word	0x509f79fb
 8009b44:	3fd34413 	.word	0x3fd34413
 8009b48:	0800d0d4 	.word	0x0800d0d4
 8009b4c:	0800d0eb 	.word	0x0800d0eb
 8009b50:	7ff00000 	.word	0x7ff00000
 8009b54:	0800d0d0 	.word	0x0800d0d0
 8009b58:	0800d0c7 	.word	0x0800d0c7
 8009b5c:	0800d2ca 	.word	0x0800d2ca
 8009b60:	3ff80000 	.word	0x3ff80000
 8009b64:	0800d1e0 	.word	0x0800d1e0
 8009b68:	0800d146 	.word	0x0800d146
 8009b6c:	2501      	movs	r5, #1
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9306      	str	r3, [sp, #24]
 8009b72:	9508      	str	r5, [sp, #32]
 8009b74:	f04f 33ff 	mov.w	r3, #4294967295
 8009b78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2312      	movs	r3, #18
 8009b80:	e7b0      	b.n	8009ae4 <_dtoa_r+0x26c>
 8009b82:	2301      	movs	r3, #1
 8009b84:	9308      	str	r3, [sp, #32]
 8009b86:	e7f5      	b.n	8009b74 <_dtoa_r+0x2fc>
 8009b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b8e:	e7b8      	b.n	8009b02 <_dtoa_r+0x28a>
 8009b90:	3101      	adds	r1, #1
 8009b92:	6041      	str	r1, [r0, #4]
 8009b94:	0052      	lsls	r2, r2, #1
 8009b96:	e7b8      	b.n	8009b0a <_dtoa_r+0x292>
 8009b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b9a:	9a01      	ldr	r2, [sp, #4]
 8009b9c:	601a      	str	r2, [r3, #0]
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	2b0e      	cmp	r3, #14
 8009ba2:	f200 809d 	bhi.w	8009ce0 <_dtoa_r+0x468>
 8009ba6:	2d00      	cmp	r5, #0
 8009ba8:	f000 809a 	beq.w	8009ce0 <_dtoa_r+0x468>
 8009bac:	9b00      	ldr	r3, [sp, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	dd32      	ble.n	8009c18 <_dtoa_r+0x3a0>
 8009bb2:	4ab7      	ldr	r2, [pc, #732]	; (8009e90 <_dtoa_r+0x618>)
 8009bb4:	f003 030f 	and.w	r3, r3, #15
 8009bb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009bbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009bc0:	9b00      	ldr	r3, [sp, #0]
 8009bc2:	05d8      	lsls	r0, r3, #23
 8009bc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009bc8:	d516      	bpl.n	8009bf8 <_dtoa_r+0x380>
 8009bca:	4bb2      	ldr	r3, [pc, #712]	; (8009e94 <_dtoa_r+0x61c>)
 8009bcc:	ec51 0b19 	vmov	r0, r1, d9
 8009bd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009bd4:	f7f6 fe52 	bl	800087c <__aeabi_ddiv>
 8009bd8:	f007 070f 	and.w	r7, r7, #15
 8009bdc:	4682      	mov	sl, r0
 8009bde:	468b      	mov	fp, r1
 8009be0:	2503      	movs	r5, #3
 8009be2:	4eac      	ldr	r6, [pc, #688]	; (8009e94 <_dtoa_r+0x61c>)
 8009be4:	b957      	cbnz	r7, 8009bfc <_dtoa_r+0x384>
 8009be6:	4642      	mov	r2, r8
 8009be8:	464b      	mov	r3, r9
 8009bea:	4650      	mov	r0, sl
 8009bec:	4659      	mov	r1, fp
 8009bee:	f7f6 fe45 	bl	800087c <__aeabi_ddiv>
 8009bf2:	4682      	mov	sl, r0
 8009bf4:	468b      	mov	fp, r1
 8009bf6:	e028      	b.n	8009c4a <_dtoa_r+0x3d2>
 8009bf8:	2502      	movs	r5, #2
 8009bfa:	e7f2      	b.n	8009be2 <_dtoa_r+0x36a>
 8009bfc:	07f9      	lsls	r1, r7, #31
 8009bfe:	d508      	bpl.n	8009c12 <_dtoa_r+0x39a>
 8009c00:	4640      	mov	r0, r8
 8009c02:	4649      	mov	r1, r9
 8009c04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c08:	f7f6 fd0e 	bl	8000628 <__aeabi_dmul>
 8009c0c:	3501      	adds	r5, #1
 8009c0e:	4680      	mov	r8, r0
 8009c10:	4689      	mov	r9, r1
 8009c12:	107f      	asrs	r7, r7, #1
 8009c14:	3608      	adds	r6, #8
 8009c16:	e7e5      	b.n	8009be4 <_dtoa_r+0x36c>
 8009c18:	f000 809b 	beq.w	8009d52 <_dtoa_r+0x4da>
 8009c1c:	9b00      	ldr	r3, [sp, #0]
 8009c1e:	4f9d      	ldr	r7, [pc, #628]	; (8009e94 <_dtoa_r+0x61c>)
 8009c20:	425e      	negs	r6, r3
 8009c22:	4b9b      	ldr	r3, [pc, #620]	; (8009e90 <_dtoa_r+0x618>)
 8009c24:	f006 020f 	and.w	r2, r6, #15
 8009c28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c30:	ec51 0b19 	vmov	r0, r1, d9
 8009c34:	f7f6 fcf8 	bl	8000628 <__aeabi_dmul>
 8009c38:	1136      	asrs	r6, r6, #4
 8009c3a:	4682      	mov	sl, r0
 8009c3c:	468b      	mov	fp, r1
 8009c3e:	2300      	movs	r3, #0
 8009c40:	2502      	movs	r5, #2
 8009c42:	2e00      	cmp	r6, #0
 8009c44:	d17a      	bne.n	8009d3c <_dtoa_r+0x4c4>
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1d3      	bne.n	8009bf2 <_dtoa_r+0x37a>
 8009c4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f000 8082 	beq.w	8009d56 <_dtoa_r+0x4de>
 8009c52:	4b91      	ldr	r3, [pc, #580]	; (8009e98 <_dtoa_r+0x620>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	4650      	mov	r0, sl
 8009c58:	4659      	mov	r1, fp
 8009c5a:	f7f6 ff57 	bl	8000b0c <__aeabi_dcmplt>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	d079      	beq.n	8009d56 <_dtoa_r+0x4de>
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d076      	beq.n	8009d56 <_dtoa_r+0x4de>
 8009c68:	9b02      	ldr	r3, [sp, #8]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	dd36      	ble.n	8009cdc <_dtoa_r+0x464>
 8009c6e:	9b00      	ldr	r3, [sp, #0]
 8009c70:	4650      	mov	r0, sl
 8009c72:	4659      	mov	r1, fp
 8009c74:	1e5f      	subs	r7, r3, #1
 8009c76:	2200      	movs	r2, #0
 8009c78:	4b88      	ldr	r3, [pc, #544]	; (8009e9c <_dtoa_r+0x624>)
 8009c7a:	f7f6 fcd5 	bl	8000628 <__aeabi_dmul>
 8009c7e:	9e02      	ldr	r6, [sp, #8]
 8009c80:	4682      	mov	sl, r0
 8009c82:	468b      	mov	fp, r1
 8009c84:	3501      	adds	r5, #1
 8009c86:	4628      	mov	r0, r5
 8009c88:	f7f6 fc64 	bl	8000554 <__aeabi_i2d>
 8009c8c:	4652      	mov	r2, sl
 8009c8e:	465b      	mov	r3, fp
 8009c90:	f7f6 fcca 	bl	8000628 <__aeabi_dmul>
 8009c94:	4b82      	ldr	r3, [pc, #520]	; (8009ea0 <_dtoa_r+0x628>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	f7f6 fb10 	bl	80002bc <__adddf3>
 8009c9c:	46d0      	mov	r8, sl
 8009c9e:	46d9      	mov	r9, fp
 8009ca0:	4682      	mov	sl, r0
 8009ca2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009ca6:	2e00      	cmp	r6, #0
 8009ca8:	d158      	bne.n	8009d5c <_dtoa_r+0x4e4>
 8009caa:	4b7e      	ldr	r3, [pc, #504]	; (8009ea4 <_dtoa_r+0x62c>)
 8009cac:	2200      	movs	r2, #0
 8009cae:	4640      	mov	r0, r8
 8009cb0:	4649      	mov	r1, r9
 8009cb2:	f7f6 fb01 	bl	80002b8 <__aeabi_dsub>
 8009cb6:	4652      	mov	r2, sl
 8009cb8:	465b      	mov	r3, fp
 8009cba:	4680      	mov	r8, r0
 8009cbc:	4689      	mov	r9, r1
 8009cbe:	f7f6 ff43 	bl	8000b48 <__aeabi_dcmpgt>
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f040 8295 	bne.w	800a1f2 <_dtoa_r+0x97a>
 8009cc8:	4652      	mov	r2, sl
 8009cca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009cce:	4640      	mov	r0, r8
 8009cd0:	4649      	mov	r1, r9
 8009cd2:	f7f6 ff1b 	bl	8000b0c <__aeabi_dcmplt>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	f040 8289 	bne.w	800a1ee <_dtoa_r+0x976>
 8009cdc:	ec5b ab19 	vmov	sl, fp, d9
 8009ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	f2c0 8148 	blt.w	8009f78 <_dtoa_r+0x700>
 8009ce8:	9a00      	ldr	r2, [sp, #0]
 8009cea:	2a0e      	cmp	r2, #14
 8009cec:	f300 8144 	bgt.w	8009f78 <_dtoa_r+0x700>
 8009cf0:	4b67      	ldr	r3, [pc, #412]	; (8009e90 <_dtoa_r+0x618>)
 8009cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009cf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f280 80d5 	bge.w	8009eac <_dtoa_r+0x634>
 8009d02:	9b03      	ldr	r3, [sp, #12]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	f300 80d1 	bgt.w	8009eac <_dtoa_r+0x634>
 8009d0a:	f040 826f 	bne.w	800a1ec <_dtoa_r+0x974>
 8009d0e:	4b65      	ldr	r3, [pc, #404]	; (8009ea4 <_dtoa_r+0x62c>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	4640      	mov	r0, r8
 8009d14:	4649      	mov	r1, r9
 8009d16:	f7f6 fc87 	bl	8000628 <__aeabi_dmul>
 8009d1a:	4652      	mov	r2, sl
 8009d1c:	465b      	mov	r3, fp
 8009d1e:	f7f6 ff09 	bl	8000b34 <__aeabi_dcmpge>
 8009d22:	9e03      	ldr	r6, [sp, #12]
 8009d24:	4637      	mov	r7, r6
 8009d26:	2800      	cmp	r0, #0
 8009d28:	f040 8245 	bne.w	800a1b6 <_dtoa_r+0x93e>
 8009d2c:	9d01      	ldr	r5, [sp, #4]
 8009d2e:	2331      	movs	r3, #49	; 0x31
 8009d30:	f805 3b01 	strb.w	r3, [r5], #1
 8009d34:	9b00      	ldr	r3, [sp, #0]
 8009d36:	3301      	adds	r3, #1
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	e240      	b.n	800a1be <_dtoa_r+0x946>
 8009d3c:	07f2      	lsls	r2, r6, #31
 8009d3e:	d505      	bpl.n	8009d4c <_dtoa_r+0x4d4>
 8009d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d44:	f7f6 fc70 	bl	8000628 <__aeabi_dmul>
 8009d48:	3501      	adds	r5, #1
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	1076      	asrs	r6, r6, #1
 8009d4e:	3708      	adds	r7, #8
 8009d50:	e777      	b.n	8009c42 <_dtoa_r+0x3ca>
 8009d52:	2502      	movs	r5, #2
 8009d54:	e779      	b.n	8009c4a <_dtoa_r+0x3d2>
 8009d56:	9f00      	ldr	r7, [sp, #0]
 8009d58:	9e03      	ldr	r6, [sp, #12]
 8009d5a:	e794      	b.n	8009c86 <_dtoa_r+0x40e>
 8009d5c:	9901      	ldr	r1, [sp, #4]
 8009d5e:	4b4c      	ldr	r3, [pc, #304]	; (8009e90 <_dtoa_r+0x618>)
 8009d60:	4431      	add	r1, r6
 8009d62:	910d      	str	r1, [sp, #52]	; 0x34
 8009d64:	9908      	ldr	r1, [sp, #32]
 8009d66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009d6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d6e:	2900      	cmp	r1, #0
 8009d70:	d043      	beq.n	8009dfa <_dtoa_r+0x582>
 8009d72:	494d      	ldr	r1, [pc, #308]	; (8009ea8 <_dtoa_r+0x630>)
 8009d74:	2000      	movs	r0, #0
 8009d76:	f7f6 fd81 	bl	800087c <__aeabi_ddiv>
 8009d7a:	4652      	mov	r2, sl
 8009d7c:	465b      	mov	r3, fp
 8009d7e:	f7f6 fa9b 	bl	80002b8 <__aeabi_dsub>
 8009d82:	9d01      	ldr	r5, [sp, #4]
 8009d84:	4682      	mov	sl, r0
 8009d86:	468b      	mov	fp, r1
 8009d88:	4649      	mov	r1, r9
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	f7f6 fefc 	bl	8000b88 <__aeabi_d2iz>
 8009d90:	4606      	mov	r6, r0
 8009d92:	f7f6 fbdf 	bl	8000554 <__aeabi_i2d>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4640      	mov	r0, r8
 8009d9c:	4649      	mov	r1, r9
 8009d9e:	f7f6 fa8b 	bl	80002b8 <__aeabi_dsub>
 8009da2:	3630      	adds	r6, #48	; 0x30
 8009da4:	f805 6b01 	strb.w	r6, [r5], #1
 8009da8:	4652      	mov	r2, sl
 8009daa:	465b      	mov	r3, fp
 8009dac:	4680      	mov	r8, r0
 8009dae:	4689      	mov	r9, r1
 8009db0:	f7f6 feac 	bl	8000b0c <__aeabi_dcmplt>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	d163      	bne.n	8009e80 <_dtoa_r+0x608>
 8009db8:	4642      	mov	r2, r8
 8009dba:	464b      	mov	r3, r9
 8009dbc:	4936      	ldr	r1, [pc, #216]	; (8009e98 <_dtoa_r+0x620>)
 8009dbe:	2000      	movs	r0, #0
 8009dc0:	f7f6 fa7a 	bl	80002b8 <__aeabi_dsub>
 8009dc4:	4652      	mov	r2, sl
 8009dc6:	465b      	mov	r3, fp
 8009dc8:	f7f6 fea0 	bl	8000b0c <__aeabi_dcmplt>
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	f040 80b5 	bne.w	8009f3c <_dtoa_r+0x6c4>
 8009dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dd4:	429d      	cmp	r5, r3
 8009dd6:	d081      	beq.n	8009cdc <_dtoa_r+0x464>
 8009dd8:	4b30      	ldr	r3, [pc, #192]	; (8009e9c <_dtoa_r+0x624>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4650      	mov	r0, sl
 8009dde:	4659      	mov	r1, fp
 8009de0:	f7f6 fc22 	bl	8000628 <__aeabi_dmul>
 8009de4:	4b2d      	ldr	r3, [pc, #180]	; (8009e9c <_dtoa_r+0x624>)
 8009de6:	4682      	mov	sl, r0
 8009de8:	468b      	mov	fp, r1
 8009dea:	4640      	mov	r0, r8
 8009dec:	4649      	mov	r1, r9
 8009dee:	2200      	movs	r2, #0
 8009df0:	f7f6 fc1a 	bl	8000628 <__aeabi_dmul>
 8009df4:	4680      	mov	r8, r0
 8009df6:	4689      	mov	r9, r1
 8009df8:	e7c6      	b.n	8009d88 <_dtoa_r+0x510>
 8009dfa:	4650      	mov	r0, sl
 8009dfc:	4659      	mov	r1, fp
 8009dfe:	f7f6 fc13 	bl	8000628 <__aeabi_dmul>
 8009e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e04:	9d01      	ldr	r5, [sp, #4]
 8009e06:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e08:	4682      	mov	sl, r0
 8009e0a:	468b      	mov	fp, r1
 8009e0c:	4649      	mov	r1, r9
 8009e0e:	4640      	mov	r0, r8
 8009e10:	f7f6 feba 	bl	8000b88 <__aeabi_d2iz>
 8009e14:	4606      	mov	r6, r0
 8009e16:	f7f6 fb9d 	bl	8000554 <__aeabi_i2d>
 8009e1a:	3630      	adds	r6, #48	; 0x30
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	460b      	mov	r3, r1
 8009e20:	4640      	mov	r0, r8
 8009e22:	4649      	mov	r1, r9
 8009e24:	f7f6 fa48 	bl	80002b8 <__aeabi_dsub>
 8009e28:	f805 6b01 	strb.w	r6, [r5], #1
 8009e2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e2e:	429d      	cmp	r5, r3
 8009e30:	4680      	mov	r8, r0
 8009e32:	4689      	mov	r9, r1
 8009e34:	f04f 0200 	mov.w	r2, #0
 8009e38:	d124      	bne.n	8009e84 <_dtoa_r+0x60c>
 8009e3a:	4b1b      	ldr	r3, [pc, #108]	; (8009ea8 <_dtoa_r+0x630>)
 8009e3c:	4650      	mov	r0, sl
 8009e3e:	4659      	mov	r1, fp
 8009e40:	f7f6 fa3c 	bl	80002bc <__adddf3>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4640      	mov	r0, r8
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	f7f6 fe7c 	bl	8000b48 <__aeabi_dcmpgt>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d173      	bne.n	8009f3c <_dtoa_r+0x6c4>
 8009e54:	4652      	mov	r2, sl
 8009e56:	465b      	mov	r3, fp
 8009e58:	4913      	ldr	r1, [pc, #76]	; (8009ea8 <_dtoa_r+0x630>)
 8009e5a:	2000      	movs	r0, #0
 8009e5c:	f7f6 fa2c 	bl	80002b8 <__aeabi_dsub>
 8009e60:	4602      	mov	r2, r0
 8009e62:	460b      	mov	r3, r1
 8009e64:	4640      	mov	r0, r8
 8009e66:	4649      	mov	r1, r9
 8009e68:	f7f6 fe50 	bl	8000b0c <__aeabi_dcmplt>
 8009e6c:	2800      	cmp	r0, #0
 8009e6e:	f43f af35 	beq.w	8009cdc <_dtoa_r+0x464>
 8009e72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009e74:	1e6b      	subs	r3, r5, #1
 8009e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009e7c:	2b30      	cmp	r3, #48	; 0x30
 8009e7e:	d0f8      	beq.n	8009e72 <_dtoa_r+0x5fa>
 8009e80:	9700      	str	r7, [sp, #0]
 8009e82:	e049      	b.n	8009f18 <_dtoa_r+0x6a0>
 8009e84:	4b05      	ldr	r3, [pc, #20]	; (8009e9c <_dtoa_r+0x624>)
 8009e86:	f7f6 fbcf 	bl	8000628 <__aeabi_dmul>
 8009e8a:	4680      	mov	r8, r0
 8009e8c:	4689      	mov	r9, r1
 8009e8e:	e7bd      	b.n	8009e0c <_dtoa_r+0x594>
 8009e90:	0800d1e0 	.word	0x0800d1e0
 8009e94:	0800d1b8 	.word	0x0800d1b8
 8009e98:	3ff00000 	.word	0x3ff00000
 8009e9c:	40240000 	.word	0x40240000
 8009ea0:	401c0000 	.word	0x401c0000
 8009ea4:	40140000 	.word	0x40140000
 8009ea8:	3fe00000 	.word	0x3fe00000
 8009eac:	9d01      	ldr	r5, [sp, #4]
 8009eae:	4656      	mov	r6, sl
 8009eb0:	465f      	mov	r7, fp
 8009eb2:	4642      	mov	r2, r8
 8009eb4:	464b      	mov	r3, r9
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	4639      	mov	r1, r7
 8009eba:	f7f6 fcdf 	bl	800087c <__aeabi_ddiv>
 8009ebe:	f7f6 fe63 	bl	8000b88 <__aeabi_d2iz>
 8009ec2:	4682      	mov	sl, r0
 8009ec4:	f7f6 fb46 	bl	8000554 <__aeabi_i2d>
 8009ec8:	4642      	mov	r2, r8
 8009eca:	464b      	mov	r3, r9
 8009ecc:	f7f6 fbac 	bl	8000628 <__aeabi_dmul>
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	4630      	mov	r0, r6
 8009ed6:	4639      	mov	r1, r7
 8009ed8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009edc:	f7f6 f9ec 	bl	80002b8 <__aeabi_dsub>
 8009ee0:	f805 6b01 	strb.w	r6, [r5], #1
 8009ee4:	9e01      	ldr	r6, [sp, #4]
 8009ee6:	9f03      	ldr	r7, [sp, #12]
 8009ee8:	1bae      	subs	r6, r5, r6
 8009eea:	42b7      	cmp	r7, r6
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	d135      	bne.n	8009f5e <_dtoa_r+0x6e6>
 8009ef2:	f7f6 f9e3 	bl	80002bc <__adddf3>
 8009ef6:	4642      	mov	r2, r8
 8009ef8:	464b      	mov	r3, r9
 8009efa:	4606      	mov	r6, r0
 8009efc:	460f      	mov	r7, r1
 8009efe:	f7f6 fe23 	bl	8000b48 <__aeabi_dcmpgt>
 8009f02:	b9d0      	cbnz	r0, 8009f3a <_dtoa_r+0x6c2>
 8009f04:	4642      	mov	r2, r8
 8009f06:	464b      	mov	r3, r9
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 fdf4 	bl	8000af8 <__aeabi_dcmpeq>
 8009f10:	b110      	cbz	r0, 8009f18 <_dtoa_r+0x6a0>
 8009f12:	f01a 0f01 	tst.w	sl, #1
 8009f16:	d110      	bne.n	8009f3a <_dtoa_r+0x6c2>
 8009f18:	4620      	mov	r0, r4
 8009f1a:	ee18 1a10 	vmov	r1, s16
 8009f1e:	f000 fb09 	bl	800a534 <_Bfree>
 8009f22:	2300      	movs	r3, #0
 8009f24:	9800      	ldr	r0, [sp, #0]
 8009f26:	702b      	strb	r3, [r5, #0]
 8009f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	6018      	str	r0, [r3, #0]
 8009f2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f43f acf1 	beq.w	8009918 <_dtoa_r+0xa0>
 8009f36:	601d      	str	r5, [r3, #0]
 8009f38:	e4ee      	b.n	8009918 <_dtoa_r+0xa0>
 8009f3a:	9f00      	ldr	r7, [sp, #0]
 8009f3c:	462b      	mov	r3, r5
 8009f3e:	461d      	mov	r5, r3
 8009f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f44:	2a39      	cmp	r2, #57	; 0x39
 8009f46:	d106      	bne.n	8009f56 <_dtoa_r+0x6de>
 8009f48:	9a01      	ldr	r2, [sp, #4]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d1f7      	bne.n	8009f3e <_dtoa_r+0x6c6>
 8009f4e:	9901      	ldr	r1, [sp, #4]
 8009f50:	2230      	movs	r2, #48	; 0x30
 8009f52:	3701      	adds	r7, #1
 8009f54:	700a      	strb	r2, [r1, #0]
 8009f56:	781a      	ldrb	r2, [r3, #0]
 8009f58:	3201      	adds	r2, #1
 8009f5a:	701a      	strb	r2, [r3, #0]
 8009f5c:	e790      	b.n	8009e80 <_dtoa_r+0x608>
 8009f5e:	4ba6      	ldr	r3, [pc, #664]	; (800a1f8 <_dtoa_r+0x980>)
 8009f60:	2200      	movs	r2, #0
 8009f62:	f7f6 fb61 	bl	8000628 <__aeabi_dmul>
 8009f66:	2200      	movs	r2, #0
 8009f68:	2300      	movs	r3, #0
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	f7f6 fdc3 	bl	8000af8 <__aeabi_dcmpeq>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	d09d      	beq.n	8009eb2 <_dtoa_r+0x63a>
 8009f76:	e7cf      	b.n	8009f18 <_dtoa_r+0x6a0>
 8009f78:	9a08      	ldr	r2, [sp, #32]
 8009f7a:	2a00      	cmp	r2, #0
 8009f7c:	f000 80d7 	beq.w	800a12e <_dtoa_r+0x8b6>
 8009f80:	9a06      	ldr	r2, [sp, #24]
 8009f82:	2a01      	cmp	r2, #1
 8009f84:	f300 80ba 	bgt.w	800a0fc <_dtoa_r+0x884>
 8009f88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f8a:	2a00      	cmp	r2, #0
 8009f8c:	f000 80b2 	beq.w	800a0f4 <_dtoa_r+0x87c>
 8009f90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f94:	9e07      	ldr	r6, [sp, #28]
 8009f96:	9d04      	ldr	r5, [sp, #16]
 8009f98:	9a04      	ldr	r2, [sp, #16]
 8009f9a:	441a      	add	r2, r3
 8009f9c:	9204      	str	r2, [sp, #16]
 8009f9e:	9a05      	ldr	r2, [sp, #20]
 8009fa0:	2101      	movs	r1, #1
 8009fa2:	441a      	add	r2, r3
 8009fa4:	4620      	mov	r0, r4
 8009fa6:	9205      	str	r2, [sp, #20]
 8009fa8:	f000 fb7c 	bl	800a6a4 <__i2b>
 8009fac:	4607      	mov	r7, r0
 8009fae:	2d00      	cmp	r5, #0
 8009fb0:	dd0c      	ble.n	8009fcc <_dtoa_r+0x754>
 8009fb2:	9b05      	ldr	r3, [sp, #20]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	dd09      	ble.n	8009fcc <_dtoa_r+0x754>
 8009fb8:	42ab      	cmp	r3, r5
 8009fba:	9a04      	ldr	r2, [sp, #16]
 8009fbc:	bfa8      	it	ge
 8009fbe:	462b      	movge	r3, r5
 8009fc0:	1ad2      	subs	r2, r2, r3
 8009fc2:	9204      	str	r2, [sp, #16]
 8009fc4:	9a05      	ldr	r2, [sp, #20]
 8009fc6:	1aed      	subs	r5, r5, r3
 8009fc8:	1ad3      	subs	r3, r2, r3
 8009fca:	9305      	str	r3, [sp, #20]
 8009fcc:	9b07      	ldr	r3, [sp, #28]
 8009fce:	b31b      	cbz	r3, 800a018 <_dtoa_r+0x7a0>
 8009fd0:	9b08      	ldr	r3, [sp, #32]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f000 80af 	beq.w	800a136 <_dtoa_r+0x8be>
 8009fd8:	2e00      	cmp	r6, #0
 8009fda:	dd13      	ble.n	800a004 <_dtoa_r+0x78c>
 8009fdc:	4639      	mov	r1, r7
 8009fde:	4632      	mov	r2, r6
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f000 fc1f 	bl	800a824 <__pow5mult>
 8009fe6:	ee18 2a10 	vmov	r2, s16
 8009fea:	4601      	mov	r1, r0
 8009fec:	4607      	mov	r7, r0
 8009fee:	4620      	mov	r0, r4
 8009ff0:	f000 fb6e 	bl	800a6d0 <__multiply>
 8009ff4:	ee18 1a10 	vmov	r1, s16
 8009ff8:	4680      	mov	r8, r0
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	f000 fa9a 	bl	800a534 <_Bfree>
 800a000:	ee08 8a10 	vmov	s16, r8
 800a004:	9b07      	ldr	r3, [sp, #28]
 800a006:	1b9a      	subs	r2, r3, r6
 800a008:	d006      	beq.n	800a018 <_dtoa_r+0x7a0>
 800a00a:	ee18 1a10 	vmov	r1, s16
 800a00e:	4620      	mov	r0, r4
 800a010:	f000 fc08 	bl	800a824 <__pow5mult>
 800a014:	ee08 0a10 	vmov	s16, r0
 800a018:	2101      	movs	r1, #1
 800a01a:	4620      	mov	r0, r4
 800a01c:	f000 fb42 	bl	800a6a4 <__i2b>
 800a020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a022:	2b00      	cmp	r3, #0
 800a024:	4606      	mov	r6, r0
 800a026:	f340 8088 	ble.w	800a13a <_dtoa_r+0x8c2>
 800a02a:	461a      	mov	r2, r3
 800a02c:	4601      	mov	r1, r0
 800a02e:	4620      	mov	r0, r4
 800a030:	f000 fbf8 	bl	800a824 <__pow5mult>
 800a034:	9b06      	ldr	r3, [sp, #24]
 800a036:	2b01      	cmp	r3, #1
 800a038:	4606      	mov	r6, r0
 800a03a:	f340 8081 	ble.w	800a140 <_dtoa_r+0x8c8>
 800a03e:	f04f 0800 	mov.w	r8, #0
 800a042:	6933      	ldr	r3, [r6, #16]
 800a044:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a048:	6918      	ldr	r0, [r3, #16]
 800a04a:	f000 fadb 	bl	800a604 <__hi0bits>
 800a04e:	f1c0 0020 	rsb	r0, r0, #32
 800a052:	9b05      	ldr	r3, [sp, #20]
 800a054:	4418      	add	r0, r3
 800a056:	f010 001f 	ands.w	r0, r0, #31
 800a05a:	f000 8092 	beq.w	800a182 <_dtoa_r+0x90a>
 800a05e:	f1c0 0320 	rsb	r3, r0, #32
 800a062:	2b04      	cmp	r3, #4
 800a064:	f340 808a 	ble.w	800a17c <_dtoa_r+0x904>
 800a068:	f1c0 001c 	rsb	r0, r0, #28
 800a06c:	9b04      	ldr	r3, [sp, #16]
 800a06e:	4403      	add	r3, r0
 800a070:	9304      	str	r3, [sp, #16]
 800a072:	9b05      	ldr	r3, [sp, #20]
 800a074:	4403      	add	r3, r0
 800a076:	4405      	add	r5, r0
 800a078:	9305      	str	r3, [sp, #20]
 800a07a:	9b04      	ldr	r3, [sp, #16]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	dd07      	ble.n	800a090 <_dtoa_r+0x818>
 800a080:	ee18 1a10 	vmov	r1, s16
 800a084:	461a      	mov	r2, r3
 800a086:	4620      	mov	r0, r4
 800a088:	f000 fc26 	bl	800a8d8 <__lshift>
 800a08c:	ee08 0a10 	vmov	s16, r0
 800a090:	9b05      	ldr	r3, [sp, #20]
 800a092:	2b00      	cmp	r3, #0
 800a094:	dd05      	ble.n	800a0a2 <_dtoa_r+0x82a>
 800a096:	4631      	mov	r1, r6
 800a098:	461a      	mov	r2, r3
 800a09a:	4620      	mov	r0, r4
 800a09c:	f000 fc1c 	bl	800a8d8 <__lshift>
 800a0a0:	4606      	mov	r6, r0
 800a0a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d06e      	beq.n	800a186 <_dtoa_r+0x90e>
 800a0a8:	ee18 0a10 	vmov	r0, s16
 800a0ac:	4631      	mov	r1, r6
 800a0ae:	f000 fc83 	bl	800a9b8 <__mcmp>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	da67      	bge.n	800a186 <_dtoa_r+0x90e>
 800a0b6:	9b00      	ldr	r3, [sp, #0]
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	ee18 1a10 	vmov	r1, s16
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	220a      	movs	r2, #10
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	4620      	mov	r0, r4
 800a0c6:	f000 fa57 	bl	800a578 <__multadd>
 800a0ca:	9b08      	ldr	r3, [sp, #32]
 800a0cc:	ee08 0a10 	vmov	s16, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f000 81b1 	beq.w	800a438 <_dtoa_r+0xbc0>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	4639      	mov	r1, r7
 800a0da:	220a      	movs	r2, #10
 800a0dc:	4620      	mov	r0, r4
 800a0de:	f000 fa4b 	bl	800a578 <__multadd>
 800a0e2:	9b02      	ldr	r3, [sp, #8]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	4607      	mov	r7, r0
 800a0e8:	f300 808e 	bgt.w	800a208 <_dtoa_r+0x990>
 800a0ec:	9b06      	ldr	r3, [sp, #24]
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	dc51      	bgt.n	800a196 <_dtoa_r+0x91e>
 800a0f2:	e089      	b.n	800a208 <_dtoa_r+0x990>
 800a0f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a0fa:	e74b      	b.n	8009f94 <_dtoa_r+0x71c>
 800a0fc:	9b03      	ldr	r3, [sp, #12]
 800a0fe:	1e5e      	subs	r6, r3, #1
 800a100:	9b07      	ldr	r3, [sp, #28]
 800a102:	42b3      	cmp	r3, r6
 800a104:	bfbf      	itttt	lt
 800a106:	9b07      	ldrlt	r3, [sp, #28]
 800a108:	9607      	strlt	r6, [sp, #28]
 800a10a:	1af2      	sublt	r2, r6, r3
 800a10c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a10e:	bfb6      	itet	lt
 800a110:	189b      	addlt	r3, r3, r2
 800a112:	1b9e      	subge	r6, r3, r6
 800a114:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a116:	9b03      	ldr	r3, [sp, #12]
 800a118:	bfb8      	it	lt
 800a11a:	2600      	movlt	r6, #0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	bfb7      	itett	lt
 800a120:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a124:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a128:	1a9d      	sublt	r5, r3, r2
 800a12a:	2300      	movlt	r3, #0
 800a12c:	e734      	b.n	8009f98 <_dtoa_r+0x720>
 800a12e:	9e07      	ldr	r6, [sp, #28]
 800a130:	9d04      	ldr	r5, [sp, #16]
 800a132:	9f08      	ldr	r7, [sp, #32]
 800a134:	e73b      	b.n	8009fae <_dtoa_r+0x736>
 800a136:	9a07      	ldr	r2, [sp, #28]
 800a138:	e767      	b.n	800a00a <_dtoa_r+0x792>
 800a13a:	9b06      	ldr	r3, [sp, #24]
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	dc18      	bgt.n	800a172 <_dtoa_r+0x8fa>
 800a140:	f1ba 0f00 	cmp.w	sl, #0
 800a144:	d115      	bne.n	800a172 <_dtoa_r+0x8fa>
 800a146:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a14a:	b993      	cbnz	r3, 800a172 <_dtoa_r+0x8fa>
 800a14c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a150:	0d1b      	lsrs	r3, r3, #20
 800a152:	051b      	lsls	r3, r3, #20
 800a154:	b183      	cbz	r3, 800a178 <_dtoa_r+0x900>
 800a156:	9b04      	ldr	r3, [sp, #16]
 800a158:	3301      	adds	r3, #1
 800a15a:	9304      	str	r3, [sp, #16]
 800a15c:	9b05      	ldr	r3, [sp, #20]
 800a15e:	3301      	adds	r3, #1
 800a160:	9305      	str	r3, [sp, #20]
 800a162:	f04f 0801 	mov.w	r8, #1
 800a166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a168:	2b00      	cmp	r3, #0
 800a16a:	f47f af6a 	bne.w	800a042 <_dtoa_r+0x7ca>
 800a16e:	2001      	movs	r0, #1
 800a170:	e76f      	b.n	800a052 <_dtoa_r+0x7da>
 800a172:	f04f 0800 	mov.w	r8, #0
 800a176:	e7f6      	b.n	800a166 <_dtoa_r+0x8ee>
 800a178:	4698      	mov	r8, r3
 800a17a:	e7f4      	b.n	800a166 <_dtoa_r+0x8ee>
 800a17c:	f43f af7d 	beq.w	800a07a <_dtoa_r+0x802>
 800a180:	4618      	mov	r0, r3
 800a182:	301c      	adds	r0, #28
 800a184:	e772      	b.n	800a06c <_dtoa_r+0x7f4>
 800a186:	9b03      	ldr	r3, [sp, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	dc37      	bgt.n	800a1fc <_dtoa_r+0x984>
 800a18c:	9b06      	ldr	r3, [sp, #24]
 800a18e:	2b02      	cmp	r3, #2
 800a190:	dd34      	ble.n	800a1fc <_dtoa_r+0x984>
 800a192:	9b03      	ldr	r3, [sp, #12]
 800a194:	9302      	str	r3, [sp, #8]
 800a196:	9b02      	ldr	r3, [sp, #8]
 800a198:	b96b      	cbnz	r3, 800a1b6 <_dtoa_r+0x93e>
 800a19a:	4631      	mov	r1, r6
 800a19c:	2205      	movs	r2, #5
 800a19e:	4620      	mov	r0, r4
 800a1a0:	f000 f9ea 	bl	800a578 <__multadd>
 800a1a4:	4601      	mov	r1, r0
 800a1a6:	4606      	mov	r6, r0
 800a1a8:	ee18 0a10 	vmov	r0, s16
 800a1ac:	f000 fc04 	bl	800a9b8 <__mcmp>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	f73f adbb 	bgt.w	8009d2c <_dtoa_r+0x4b4>
 800a1b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1b8:	9d01      	ldr	r5, [sp, #4]
 800a1ba:	43db      	mvns	r3, r3
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	f04f 0800 	mov.w	r8, #0
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	f000 f9b5 	bl	800a534 <_Bfree>
 800a1ca:	2f00      	cmp	r7, #0
 800a1cc:	f43f aea4 	beq.w	8009f18 <_dtoa_r+0x6a0>
 800a1d0:	f1b8 0f00 	cmp.w	r8, #0
 800a1d4:	d005      	beq.n	800a1e2 <_dtoa_r+0x96a>
 800a1d6:	45b8      	cmp	r8, r7
 800a1d8:	d003      	beq.n	800a1e2 <_dtoa_r+0x96a>
 800a1da:	4641      	mov	r1, r8
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f000 f9a9 	bl	800a534 <_Bfree>
 800a1e2:	4639      	mov	r1, r7
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f000 f9a5 	bl	800a534 <_Bfree>
 800a1ea:	e695      	b.n	8009f18 <_dtoa_r+0x6a0>
 800a1ec:	2600      	movs	r6, #0
 800a1ee:	4637      	mov	r7, r6
 800a1f0:	e7e1      	b.n	800a1b6 <_dtoa_r+0x93e>
 800a1f2:	9700      	str	r7, [sp, #0]
 800a1f4:	4637      	mov	r7, r6
 800a1f6:	e599      	b.n	8009d2c <_dtoa_r+0x4b4>
 800a1f8:	40240000 	.word	0x40240000
 800a1fc:	9b08      	ldr	r3, [sp, #32]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f000 80ca 	beq.w	800a398 <_dtoa_r+0xb20>
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	9302      	str	r3, [sp, #8]
 800a208:	2d00      	cmp	r5, #0
 800a20a:	dd05      	ble.n	800a218 <_dtoa_r+0x9a0>
 800a20c:	4639      	mov	r1, r7
 800a20e:	462a      	mov	r2, r5
 800a210:	4620      	mov	r0, r4
 800a212:	f000 fb61 	bl	800a8d8 <__lshift>
 800a216:	4607      	mov	r7, r0
 800a218:	f1b8 0f00 	cmp.w	r8, #0
 800a21c:	d05b      	beq.n	800a2d6 <_dtoa_r+0xa5e>
 800a21e:	6879      	ldr	r1, [r7, #4]
 800a220:	4620      	mov	r0, r4
 800a222:	f000 f947 	bl	800a4b4 <_Balloc>
 800a226:	4605      	mov	r5, r0
 800a228:	b928      	cbnz	r0, 800a236 <_dtoa_r+0x9be>
 800a22a:	4b87      	ldr	r3, [pc, #540]	; (800a448 <_dtoa_r+0xbd0>)
 800a22c:	4602      	mov	r2, r0
 800a22e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a232:	f7ff bb3b 	b.w	80098ac <_dtoa_r+0x34>
 800a236:	693a      	ldr	r2, [r7, #16]
 800a238:	3202      	adds	r2, #2
 800a23a:	0092      	lsls	r2, r2, #2
 800a23c:	f107 010c 	add.w	r1, r7, #12
 800a240:	300c      	adds	r0, #12
 800a242:	f000 f91d 	bl	800a480 <memcpy>
 800a246:	2201      	movs	r2, #1
 800a248:	4629      	mov	r1, r5
 800a24a:	4620      	mov	r0, r4
 800a24c:	f000 fb44 	bl	800a8d8 <__lshift>
 800a250:	9b01      	ldr	r3, [sp, #4]
 800a252:	f103 0901 	add.w	r9, r3, #1
 800a256:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a25a:	4413      	add	r3, r2
 800a25c:	9305      	str	r3, [sp, #20]
 800a25e:	f00a 0301 	and.w	r3, sl, #1
 800a262:	46b8      	mov	r8, r7
 800a264:	9304      	str	r3, [sp, #16]
 800a266:	4607      	mov	r7, r0
 800a268:	4631      	mov	r1, r6
 800a26a:	ee18 0a10 	vmov	r0, s16
 800a26e:	f7ff fa75 	bl	800975c <quorem>
 800a272:	4641      	mov	r1, r8
 800a274:	9002      	str	r0, [sp, #8]
 800a276:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a27a:	ee18 0a10 	vmov	r0, s16
 800a27e:	f000 fb9b 	bl	800a9b8 <__mcmp>
 800a282:	463a      	mov	r2, r7
 800a284:	9003      	str	r0, [sp, #12]
 800a286:	4631      	mov	r1, r6
 800a288:	4620      	mov	r0, r4
 800a28a:	f000 fbb1 	bl	800a9f0 <__mdiff>
 800a28e:	68c2      	ldr	r2, [r0, #12]
 800a290:	f109 3bff 	add.w	fp, r9, #4294967295
 800a294:	4605      	mov	r5, r0
 800a296:	bb02      	cbnz	r2, 800a2da <_dtoa_r+0xa62>
 800a298:	4601      	mov	r1, r0
 800a29a:	ee18 0a10 	vmov	r0, s16
 800a29e:	f000 fb8b 	bl	800a9b8 <__mcmp>
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	4629      	mov	r1, r5
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	9207      	str	r2, [sp, #28]
 800a2aa:	f000 f943 	bl	800a534 <_Bfree>
 800a2ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a2b2:	ea43 0102 	orr.w	r1, r3, r2
 800a2b6:	9b04      	ldr	r3, [sp, #16]
 800a2b8:	430b      	orrs	r3, r1
 800a2ba:	464d      	mov	r5, r9
 800a2bc:	d10f      	bne.n	800a2de <_dtoa_r+0xa66>
 800a2be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a2c2:	d02a      	beq.n	800a31a <_dtoa_r+0xaa2>
 800a2c4:	9b03      	ldr	r3, [sp, #12]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	dd02      	ble.n	800a2d0 <_dtoa_r+0xa58>
 800a2ca:	9b02      	ldr	r3, [sp, #8]
 800a2cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a2d0:	f88b a000 	strb.w	sl, [fp]
 800a2d4:	e775      	b.n	800a1c2 <_dtoa_r+0x94a>
 800a2d6:	4638      	mov	r0, r7
 800a2d8:	e7ba      	b.n	800a250 <_dtoa_r+0x9d8>
 800a2da:	2201      	movs	r2, #1
 800a2dc:	e7e2      	b.n	800a2a4 <_dtoa_r+0xa2c>
 800a2de:	9b03      	ldr	r3, [sp, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	db04      	blt.n	800a2ee <_dtoa_r+0xa76>
 800a2e4:	9906      	ldr	r1, [sp, #24]
 800a2e6:	430b      	orrs	r3, r1
 800a2e8:	9904      	ldr	r1, [sp, #16]
 800a2ea:	430b      	orrs	r3, r1
 800a2ec:	d122      	bne.n	800a334 <_dtoa_r+0xabc>
 800a2ee:	2a00      	cmp	r2, #0
 800a2f0:	ddee      	ble.n	800a2d0 <_dtoa_r+0xa58>
 800a2f2:	ee18 1a10 	vmov	r1, s16
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	f000 faed 	bl	800a8d8 <__lshift>
 800a2fe:	4631      	mov	r1, r6
 800a300:	ee08 0a10 	vmov	s16, r0
 800a304:	f000 fb58 	bl	800a9b8 <__mcmp>
 800a308:	2800      	cmp	r0, #0
 800a30a:	dc03      	bgt.n	800a314 <_dtoa_r+0xa9c>
 800a30c:	d1e0      	bne.n	800a2d0 <_dtoa_r+0xa58>
 800a30e:	f01a 0f01 	tst.w	sl, #1
 800a312:	d0dd      	beq.n	800a2d0 <_dtoa_r+0xa58>
 800a314:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a318:	d1d7      	bne.n	800a2ca <_dtoa_r+0xa52>
 800a31a:	2339      	movs	r3, #57	; 0x39
 800a31c:	f88b 3000 	strb.w	r3, [fp]
 800a320:	462b      	mov	r3, r5
 800a322:	461d      	mov	r5, r3
 800a324:	3b01      	subs	r3, #1
 800a326:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a32a:	2a39      	cmp	r2, #57	; 0x39
 800a32c:	d071      	beq.n	800a412 <_dtoa_r+0xb9a>
 800a32e:	3201      	adds	r2, #1
 800a330:	701a      	strb	r2, [r3, #0]
 800a332:	e746      	b.n	800a1c2 <_dtoa_r+0x94a>
 800a334:	2a00      	cmp	r2, #0
 800a336:	dd07      	ble.n	800a348 <_dtoa_r+0xad0>
 800a338:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a33c:	d0ed      	beq.n	800a31a <_dtoa_r+0xaa2>
 800a33e:	f10a 0301 	add.w	r3, sl, #1
 800a342:	f88b 3000 	strb.w	r3, [fp]
 800a346:	e73c      	b.n	800a1c2 <_dtoa_r+0x94a>
 800a348:	9b05      	ldr	r3, [sp, #20]
 800a34a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a34e:	4599      	cmp	r9, r3
 800a350:	d047      	beq.n	800a3e2 <_dtoa_r+0xb6a>
 800a352:	ee18 1a10 	vmov	r1, s16
 800a356:	2300      	movs	r3, #0
 800a358:	220a      	movs	r2, #10
 800a35a:	4620      	mov	r0, r4
 800a35c:	f000 f90c 	bl	800a578 <__multadd>
 800a360:	45b8      	cmp	r8, r7
 800a362:	ee08 0a10 	vmov	s16, r0
 800a366:	f04f 0300 	mov.w	r3, #0
 800a36a:	f04f 020a 	mov.w	r2, #10
 800a36e:	4641      	mov	r1, r8
 800a370:	4620      	mov	r0, r4
 800a372:	d106      	bne.n	800a382 <_dtoa_r+0xb0a>
 800a374:	f000 f900 	bl	800a578 <__multadd>
 800a378:	4680      	mov	r8, r0
 800a37a:	4607      	mov	r7, r0
 800a37c:	f109 0901 	add.w	r9, r9, #1
 800a380:	e772      	b.n	800a268 <_dtoa_r+0x9f0>
 800a382:	f000 f8f9 	bl	800a578 <__multadd>
 800a386:	4639      	mov	r1, r7
 800a388:	4680      	mov	r8, r0
 800a38a:	2300      	movs	r3, #0
 800a38c:	220a      	movs	r2, #10
 800a38e:	4620      	mov	r0, r4
 800a390:	f000 f8f2 	bl	800a578 <__multadd>
 800a394:	4607      	mov	r7, r0
 800a396:	e7f1      	b.n	800a37c <_dtoa_r+0xb04>
 800a398:	9b03      	ldr	r3, [sp, #12]
 800a39a:	9302      	str	r3, [sp, #8]
 800a39c:	9d01      	ldr	r5, [sp, #4]
 800a39e:	ee18 0a10 	vmov	r0, s16
 800a3a2:	4631      	mov	r1, r6
 800a3a4:	f7ff f9da 	bl	800975c <quorem>
 800a3a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a3ac:	9b01      	ldr	r3, [sp, #4]
 800a3ae:	f805 ab01 	strb.w	sl, [r5], #1
 800a3b2:	1aea      	subs	r2, r5, r3
 800a3b4:	9b02      	ldr	r3, [sp, #8]
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	dd09      	ble.n	800a3ce <_dtoa_r+0xb56>
 800a3ba:	ee18 1a10 	vmov	r1, s16
 800a3be:	2300      	movs	r3, #0
 800a3c0:	220a      	movs	r2, #10
 800a3c2:	4620      	mov	r0, r4
 800a3c4:	f000 f8d8 	bl	800a578 <__multadd>
 800a3c8:	ee08 0a10 	vmov	s16, r0
 800a3cc:	e7e7      	b.n	800a39e <_dtoa_r+0xb26>
 800a3ce:	9b02      	ldr	r3, [sp, #8]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	bfc8      	it	gt
 800a3d4:	461d      	movgt	r5, r3
 800a3d6:	9b01      	ldr	r3, [sp, #4]
 800a3d8:	bfd8      	it	le
 800a3da:	2501      	movle	r5, #1
 800a3dc:	441d      	add	r5, r3
 800a3de:	f04f 0800 	mov.w	r8, #0
 800a3e2:	ee18 1a10 	vmov	r1, s16
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	f000 fa75 	bl	800a8d8 <__lshift>
 800a3ee:	4631      	mov	r1, r6
 800a3f0:	ee08 0a10 	vmov	s16, r0
 800a3f4:	f000 fae0 	bl	800a9b8 <__mcmp>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	dc91      	bgt.n	800a320 <_dtoa_r+0xaa8>
 800a3fc:	d102      	bne.n	800a404 <_dtoa_r+0xb8c>
 800a3fe:	f01a 0f01 	tst.w	sl, #1
 800a402:	d18d      	bne.n	800a320 <_dtoa_r+0xaa8>
 800a404:	462b      	mov	r3, r5
 800a406:	461d      	mov	r5, r3
 800a408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a40c:	2a30      	cmp	r2, #48	; 0x30
 800a40e:	d0fa      	beq.n	800a406 <_dtoa_r+0xb8e>
 800a410:	e6d7      	b.n	800a1c2 <_dtoa_r+0x94a>
 800a412:	9a01      	ldr	r2, [sp, #4]
 800a414:	429a      	cmp	r2, r3
 800a416:	d184      	bne.n	800a322 <_dtoa_r+0xaaa>
 800a418:	9b00      	ldr	r3, [sp, #0]
 800a41a:	3301      	adds	r3, #1
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	2331      	movs	r3, #49	; 0x31
 800a420:	7013      	strb	r3, [r2, #0]
 800a422:	e6ce      	b.n	800a1c2 <_dtoa_r+0x94a>
 800a424:	4b09      	ldr	r3, [pc, #36]	; (800a44c <_dtoa_r+0xbd4>)
 800a426:	f7ff ba95 	b.w	8009954 <_dtoa_r+0xdc>
 800a42a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f47f aa6e 	bne.w	800990e <_dtoa_r+0x96>
 800a432:	4b07      	ldr	r3, [pc, #28]	; (800a450 <_dtoa_r+0xbd8>)
 800a434:	f7ff ba8e 	b.w	8009954 <_dtoa_r+0xdc>
 800a438:	9b02      	ldr	r3, [sp, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	dcae      	bgt.n	800a39c <_dtoa_r+0xb24>
 800a43e:	9b06      	ldr	r3, [sp, #24]
 800a440:	2b02      	cmp	r3, #2
 800a442:	f73f aea8 	bgt.w	800a196 <_dtoa_r+0x91e>
 800a446:	e7a9      	b.n	800a39c <_dtoa_r+0xb24>
 800a448:	0800d146 	.word	0x0800d146
 800a44c:	0800d2c9 	.word	0x0800d2c9
 800a450:	0800d0c7 	.word	0x0800d0c7

0800a454 <_localeconv_r>:
 800a454:	4800      	ldr	r0, [pc, #0]	; (800a458 <_localeconv_r+0x4>)
 800a456:	4770      	bx	lr
 800a458:	200001f0 	.word	0x200001f0

0800a45c <_lseek_r>:
 800a45c:	b538      	push	{r3, r4, r5, lr}
 800a45e:	4d07      	ldr	r5, [pc, #28]	; (800a47c <_lseek_r+0x20>)
 800a460:	4604      	mov	r4, r0
 800a462:	4608      	mov	r0, r1
 800a464:	4611      	mov	r1, r2
 800a466:	2200      	movs	r2, #0
 800a468:	602a      	str	r2, [r5, #0]
 800a46a:	461a      	mov	r2, r3
 800a46c:	f7f8 fbec 	bl	8002c48 <_lseek>
 800a470:	1c43      	adds	r3, r0, #1
 800a472:	d102      	bne.n	800a47a <_lseek_r+0x1e>
 800a474:	682b      	ldr	r3, [r5, #0]
 800a476:	b103      	cbz	r3, 800a47a <_lseek_r+0x1e>
 800a478:	6023      	str	r3, [r4, #0]
 800a47a:	bd38      	pop	{r3, r4, r5, pc}
 800a47c:	20000644 	.word	0x20000644

0800a480 <memcpy>:
 800a480:	440a      	add	r2, r1
 800a482:	4291      	cmp	r1, r2
 800a484:	f100 33ff 	add.w	r3, r0, #4294967295
 800a488:	d100      	bne.n	800a48c <memcpy+0xc>
 800a48a:	4770      	bx	lr
 800a48c:	b510      	push	{r4, lr}
 800a48e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a492:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a496:	4291      	cmp	r1, r2
 800a498:	d1f9      	bne.n	800a48e <memcpy+0xe>
 800a49a:	bd10      	pop	{r4, pc}

0800a49c <__malloc_lock>:
 800a49c:	4801      	ldr	r0, [pc, #4]	; (800a4a4 <__malloc_lock+0x8>)
 800a49e:	f001 bb03 	b.w	800baa8 <__retarget_lock_acquire_recursive>
 800a4a2:	bf00      	nop
 800a4a4:	20000648 	.word	0x20000648

0800a4a8 <__malloc_unlock>:
 800a4a8:	4801      	ldr	r0, [pc, #4]	; (800a4b0 <__malloc_unlock+0x8>)
 800a4aa:	f001 bafe 	b.w	800baaa <__retarget_lock_release_recursive>
 800a4ae:	bf00      	nop
 800a4b0:	20000648 	.word	0x20000648

0800a4b4 <_Balloc>:
 800a4b4:	b570      	push	{r4, r5, r6, lr}
 800a4b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a4b8:	4604      	mov	r4, r0
 800a4ba:	460d      	mov	r5, r1
 800a4bc:	b976      	cbnz	r6, 800a4dc <_Balloc+0x28>
 800a4be:	2010      	movs	r0, #16
 800a4c0:	f7fe fa70 	bl	80089a4 <malloc>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	6260      	str	r0, [r4, #36]	; 0x24
 800a4c8:	b920      	cbnz	r0, 800a4d4 <_Balloc+0x20>
 800a4ca:	4b18      	ldr	r3, [pc, #96]	; (800a52c <_Balloc+0x78>)
 800a4cc:	4818      	ldr	r0, [pc, #96]	; (800a530 <_Balloc+0x7c>)
 800a4ce:	2166      	movs	r1, #102	; 0x66
 800a4d0:	f001 f902 	bl	800b6d8 <__assert_func>
 800a4d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4d8:	6006      	str	r6, [r0, #0]
 800a4da:	60c6      	str	r6, [r0, #12]
 800a4dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a4de:	68f3      	ldr	r3, [r6, #12]
 800a4e0:	b183      	cbz	r3, 800a504 <_Balloc+0x50>
 800a4e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4ea:	b9b8      	cbnz	r0, 800a51c <_Balloc+0x68>
 800a4ec:	2101      	movs	r1, #1
 800a4ee:	fa01 f605 	lsl.w	r6, r1, r5
 800a4f2:	1d72      	adds	r2, r6, #5
 800a4f4:	0092      	lsls	r2, r2, #2
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f000 fb60 	bl	800abbc <_calloc_r>
 800a4fc:	b160      	cbz	r0, 800a518 <_Balloc+0x64>
 800a4fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a502:	e00e      	b.n	800a522 <_Balloc+0x6e>
 800a504:	2221      	movs	r2, #33	; 0x21
 800a506:	2104      	movs	r1, #4
 800a508:	4620      	mov	r0, r4
 800a50a:	f000 fb57 	bl	800abbc <_calloc_r>
 800a50e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a510:	60f0      	str	r0, [r6, #12]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d1e4      	bne.n	800a4e2 <_Balloc+0x2e>
 800a518:	2000      	movs	r0, #0
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	6802      	ldr	r2, [r0, #0]
 800a51e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a522:	2300      	movs	r3, #0
 800a524:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a528:	e7f7      	b.n	800a51a <_Balloc+0x66>
 800a52a:	bf00      	nop
 800a52c:	0800d0d4 	.word	0x0800d0d4
 800a530:	0800d157 	.word	0x0800d157

0800a534 <_Bfree>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a538:	4605      	mov	r5, r0
 800a53a:	460c      	mov	r4, r1
 800a53c:	b976      	cbnz	r6, 800a55c <_Bfree+0x28>
 800a53e:	2010      	movs	r0, #16
 800a540:	f7fe fa30 	bl	80089a4 <malloc>
 800a544:	4602      	mov	r2, r0
 800a546:	6268      	str	r0, [r5, #36]	; 0x24
 800a548:	b920      	cbnz	r0, 800a554 <_Bfree+0x20>
 800a54a:	4b09      	ldr	r3, [pc, #36]	; (800a570 <_Bfree+0x3c>)
 800a54c:	4809      	ldr	r0, [pc, #36]	; (800a574 <_Bfree+0x40>)
 800a54e:	218a      	movs	r1, #138	; 0x8a
 800a550:	f001 f8c2 	bl	800b6d8 <__assert_func>
 800a554:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a558:	6006      	str	r6, [r0, #0]
 800a55a:	60c6      	str	r6, [r0, #12]
 800a55c:	b13c      	cbz	r4, 800a56e <_Bfree+0x3a>
 800a55e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a560:	6862      	ldr	r2, [r4, #4]
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a568:	6021      	str	r1, [r4, #0]
 800a56a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a56e:	bd70      	pop	{r4, r5, r6, pc}
 800a570:	0800d0d4 	.word	0x0800d0d4
 800a574:	0800d157 	.word	0x0800d157

0800a578 <__multadd>:
 800a578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a57c:	690d      	ldr	r5, [r1, #16]
 800a57e:	4607      	mov	r7, r0
 800a580:	460c      	mov	r4, r1
 800a582:	461e      	mov	r6, r3
 800a584:	f101 0c14 	add.w	ip, r1, #20
 800a588:	2000      	movs	r0, #0
 800a58a:	f8dc 3000 	ldr.w	r3, [ip]
 800a58e:	b299      	uxth	r1, r3
 800a590:	fb02 6101 	mla	r1, r2, r1, r6
 800a594:	0c1e      	lsrs	r6, r3, #16
 800a596:	0c0b      	lsrs	r3, r1, #16
 800a598:	fb02 3306 	mla	r3, r2, r6, r3
 800a59c:	b289      	uxth	r1, r1
 800a59e:	3001      	adds	r0, #1
 800a5a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5a4:	4285      	cmp	r5, r0
 800a5a6:	f84c 1b04 	str.w	r1, [ip], #4
 800a5aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5ae:	dcec      	bgt.n	800a58a <__multadd+0x12>
 800a5b0:	b30e      	cbz	r6, 800a5f6 <__multadd+0x7e>
 800a5b2:	68a3      	ldr	r3, [r4, #8]
 800a5b4:	42ab      	cmp	r3, r5
 800a5b6:	dc19      	bgt.n	800a5ec <__multadd+0x74>
 800a5b8:	6861      	ldr	r1, [r4, #4]
 800a5ba:	4638      	mov	r0, r7
 800a5bc:	3101      	adds	r1, #1
 800a5be:	f7ff ff79 	bl	800a4b4 <_Balloc>
 800a5c2:	4680      	mov	r8, r0
 800a5c4:	b928      	cbnz	r0, 800a5d2 <__multadd+0x5a>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	4b0c      	ldr	r3, [pc, #48]	; (800a5fc <__multadd+0x84>)
 800a5ca:	480d      	ldr	r0, [pc, #52]	; (800a600 <__multadd+0x88>)
 800a5cc:	21b5      	movs	r1, #181	; 0xb5
 800a5ce:	f001 f883 	bl	800b6d8 <__assert_func>
 800a5d2:	6922      	ldr	r2, [r4, #16]
 800a5d4:	3202      	adds	r2, #2
 800a5d6:	f104 010c 	add.w	r1, r4, #12
 800a5da:	0092      	lsls	r2, r2, #2
 800a5dc:	300c      	adds	r0, #12
 800a5de:	f7ff ff4f 	bl	800a480 <memcpy>
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	4638      	mov	r0, r7
 800a5e6:	f7ff ffa5 	bl	800a534 <_Bfree>
 800a5ea:	4644      	mov	r4, r8
 800a5ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5f0:	3501      	adds	r5, #1
 800a5f2:	615e      	str	r6, [r3, #20]
 800a5f4:	6125      	str	r5, [r4, #16]
 800a5f6:	4620      	mov	r0, r4
 800a5f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5fc:	0800d146 	.word	0x0800d146
 800a600:	0800d157 	.word	0x0800d157

0800a604 <__hi0bits>:
 800a604:	0c03      	lsrs	r3, r0, #16
 800a606:	041b      	lsls	r3, r3, #16
 800a608:	b9d3      	cbnz	r3, 800a640 <__hi0bits+0x3c>
 800a60a:	0400      	lsls	r0, r0, #16
 800a60c:	2310      	movs	r3, #16
 800a60e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a612:	bf04      	itt	eq
 800a614:	0200      	lsleq	r0, r0, #8
 800a616:	3308      	addeq	r3, #8
 800a618:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a61c:	bf04      	itt	eq
 800a61e:	0100      	lsleq	r0, r0, #4
 800a620:	3304      	addeq	r3, #4
 800a622:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a626:	bf04      	itt	eq
 800a628:	0080      	lsleq	r0, r0, #2
 800a62a:	3302      	addeq	r3, #2
 800a62c:	2800      	cmp	r0, #0
 800a62e:	db05      	blt.n	800a63c <__hi0bits+0x38>
 800a630:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a634:	f103 0301 	add.w	r3, r3, #1
 800a638:	bf08      	it	eq
 800a63a:	2320      	moveq	r3, #32
 800a63c:	4618      	mov	r0, r3
 800a63e:	4770      	bx	lr
 800a640:	2300      	movs	r3, #0
 800a642:	e7e4      	b.n	800a60e <__hi0bits+0xa>

0800a644 <__lo0bits>:
 800a644:	6803      	ldr	r3, [r0, #0]
 800a646:	f013 0207 	ands.w	r2, r3, #7
 800a64a:	4601      	mov	r1, r0
 800a64c:	d00b      	beq.n	800a666 <__lo0bits+0x22>
 800a64e:	07da      	lsls	r2, r3, #31
 800a650:	d423      	bmi.n	800a69a <__lo0bits+0x56>
 800a652:	0798      	lsls	r0, r3, #30
 800a654:	bf49      	itett	mi
 800a656:	085b      	lsrmi	r3, r3, #1
 800a658:	089b      	lsrpl	r3, r3, #2
 800a65a:	2001      	movmi	r0, #1
 800a65c:	600b      	strmi	r3, [r1, #0]
 800a65e:	bf5c      	itt	pl
 800a660:	600b      	strpl	r3, [r1, #0]
 800a662:	2002      	movpl	r0, #2
 800a664:	4770      	bx	lr
 800a666:	b298      	uxth	r0, r3
 800a668:	b9a8      	cbnz	r0, 800a696 <__lo0bits+0x52>
 800a66a:	0c1b      	lsrs	r3, r3, #16
 800a66c:	2010      	movs	r0, #16
 800a66e:	b2da      	uxtb	r2, r3
 800a670:	b90a      	cbnz	r2, 800a676 <__lo0bits+0x32>
 800a672:	3008      	adds	r0, #8
 800a674:	0a1b      	lsrs	r3, r3, #8
 800a676:	071a      	lsls	r2, r3, #28
 800a678:	bf04      	itt	eq
 800a67a:	091b      	lsreq	r3, r3, #4
 800a67c:	3004      	addeq	r0, #4
 800a67e:	079a      	lsls	r2, r3, #30
 800a680:	bf04      	itt	eq
 800a682:	089b      	lsreq	r3, r3, #2
 800a684:	3002      	addeq	r0, #2
 800a686:	07da      	lsls	r2, r3, #31
 800a688:	d403      	bmi.n	800a692 <__lo0bits+0x4e>
 800a68a:	085b      	lsrs	r3, r3, #1
 800a68c:	f100 0001 	add.w	r0, r0, #1
 800a690:	d005      	beq.n	800a69e <__lo0bits+0x5a>
 800a692:	600b      	str	r3, [r1, #0]
 800a694:	4770      	bx	lr
 800a696:	4610      	mov	r0, r2
 800a698:	e7e9      	b.n	800a66e <__lo0bits+0x2a>
 800a69a:	2000      	movs	r0, #0
 800a69c:	4770      	bx	lr
 800a69e:	2020      	movs	r0, #32
 800a6a0:	4770      	bx	lr
	...

0800a6a4 <__i2b>:
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	2101      	movs	r1, #1
 800a6aa:	f7ff ff03 	bl	800a4b4 <_Balloc>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	b928      	cbnz	r0, 800a6be <__i2b+0x1a>
 800a6b2:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <__i2b+0x24>)
 800a6b4:	4805      	ldr	r0, [pc, #20]	; (800a6cc <__i2b+0x28>)
 800a6b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a6ba:	f001 f80d 	bl	800b6d8 <__assert_func>
 800a6be:	2301      	movs	r3, #1
 800a6c0:	6144      	str	r4, [r0, #20]
 800a6c2:	6103      	str	r3, [r0, #16]
 800a6c4:	bd10      	pop	{r4, pc}
 800a6c6:	bf00      	nop
 800a6c8:	0800d146 	.word	0x0800d146
 800a6cc:	0800d157 	.word	0x0800d157

0800a6d0 <__multiply>:
 800a6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d4:	4691      	mov	r9, r2
 800a6d6:	690a      	ldr	r2, [r1, #16]
 800a6d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	bfb8      	it	lt
 800a6e0:	460b      	movlt	r3, r1
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	bfbc      	itt	lt
 800a6e6:	464c      	movlt	r4, r9
 800a6e8:	4699      	movlt	r9, r3
 800a6ea:	6927      	ldr	r7, [r4, #16]
 800a6ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a6f0:	68a3      	ldr	r3, [r4, #8]
 800a6f2:	6861      	ldr	r1, [r4, #4]
 800a6f4:	eb07 060a 	add.w	r6, r7, sl
 800a6f8:	42b3      	cmp	r3, r6
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	bfb8      	it	lt
 800a6fe:	3101      	addlt	r1, #1
 800a700:	f7ff fed8 	bl	800a4b4 <_Balloc>
 800a704:	b930      	cbnz	r0, 800a714 <__multiply+0x44>
 800a706:	4602      	mov	r2, r0
 800a708:	4b44      	ldr	r3, [pc, #272]	; (800a81c <__multiply+0x14c>)
 800a70a:	4845      	ldr	r0, [pc, #276]	; (800a820 <__multiply+0x150>)
 800a70c:	f240 115d 	movw	r1, #349	; 0x15d
 800a710:	f000 ffe2 	bl	800b6d8 <__assert_func>
 800a714:	f100 0514 	add.w	r5, r0, #20
 800a718:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a71c:	462b      	mov	r3, r5
 800a71e:	2200      	movs	r2, #0
 800a720:	4543      	cmp	r3, r8
 800a722:	d321      	bcc.n	800a768 <__multiply+0x98>
 800a724:	f104 0314 	add.w	r3, r4, #20
 800a728:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a72c:	f109 0314 	add.w	r3, r9, #20
 800a730:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a734:	9202      	str	r2, [sp, #8]
 800a736:	1b3a      	subs	r2, r7, r4
 800a738:	3a15      	subs	r2, #21
 800a73a:	f022 0203 	bic.w	r2, r2, #3
 800a73e:	3204      	adds	r2, #4
 800a740:	f104 0115 	add.w	r1, r4, #21
 800a744:	428f      	cmp	r7, r1
 800a746:	bf38      	it	cc
 800a748:	2204      	movcc	r2, #4
 800a74a:	9201      	str	r2, [sp, #4]
 800a74c:	9a02      	ldr	r2, [sp, #8]
 800a74e:	9303      	str	r3, [sp, #12]
 800a750:	429a      	cmp	r2, r3
 800a752:	d80c      	bhi.n	800a76e <__multiply+0x9e>
 800a754:	2e00      	cmp	r6, #0
 800a756:	dd03      	ble.n	800a760 <__multiply+0x90>
 800a758:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d05a      	beq.n	800a816 <__multiply+0x146>
 800a760:	6106      	str	r6, [r0, #16]
 800a762:	b005      	add	sp, #20
 800a764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a768:	f843 2b04 	str.w	r2, [r3], #4
 800a76c:	e7d8      	b.n	800a720 <__multiply+0x50>
 800a76e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a772:	f1ba 0f00 	cmp.w	sl, #0
 800a776:	d024      	beq.n	800a7c2 <__multiply+0xf2>
 800a778:	f104 0e14 	add.w	lr, r4, #20
 800a77c:	46a9      	mov	r9, r5
 800a77e:	f04f 0c00 	mov.w	ip, #0
 800a782:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a786:	f8d9 1000 	ldr.w	r1, [r9]
 800a78a:	fa1f fb82 	uxth.w	fp, r2
 800a78e:	b289      	uxth	r1, r1
 800a790:	fb0a 110b 	mla	r1, sl, fp, r1
 800a794:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a798:	f8d9 2000 	ldr.w	r2, [r9]
 800a79c:	4461      	add	r1, ip
 800a79e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a7a2:	fb0a c20b 	mla	r2, sl, fp, ip
 800a7a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a7aa:	b289      	uxth	r1, r1
 800a7ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a7b0:	4577      	cmp	r7, lr
 800a7b2:	f849 1b04 	str.w	r1, [r9], #4
 800a7b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a7ba:	d8e2      	bhi.n	800a782 <__multiply+0xb2>
 800a7bc:	9a01      	ldr	r2, [sp, #4]
 800a7be:	f845 c002 	str.w	ip, [r5, r2]
 800a7c2:	9a03      	ldr	r2, [sp, #12]
 800a7c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a7c8:	3304      	adds	r3, #4
 800a7ca:	f1b9 0f00 	cmp.w	r9, #0
 800a7ce:	d020      	beq.n	800a812 <__multiply+0x142>
 800a7d0:	6829      	ldr	r1, [r5, #0]
 800a7d2:	f104 0c14 	add.w	ip, r4, #20
 800a7d6:	46ae      	mov	lr, r5
 800a7d8:	f04f 0a00 	mov.w	sl, #0
 800a7dc:	f8bc b000 	ldrh.w	fp, [ip]
 800a7e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a7e4:	fb09 220b 	mla	r2, r9, fp, r2
 800a7e8:	4492      	add	sl, r2
 800a7ea:	b289      	uxth	r1, r1
 800a7ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a7f0:	f84e 1b04 	str.w	r1, [lr], #4
 800a7f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a7f8:	f8be 1000 	ldrh.w	r1, [lr]
 800a7fc:	0c12      	lsrs	r2, r2, #16
 800a7fe:	fb09 1102 	mla	r1, r9, r2, r1
 800a802:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a806:	4567      	cmp	r7, ip
 800a808:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a80c:	d8e6      	bhi.n	800a7dc <__multiply+0x10c>
 800a80e:	9a01      	ldr	r2, [sp, #4]
 800a810:	50a9      	str	r1, [r5, r2]
 800a812:	3504      	adds	r5, #4
 800a814:	e79a      	b.n	800a74c <__multiply+0x7c>
 800a816:	3e01      	subs	r6, #1
 800a818:	e79c      	b.n	800a754 <__multiply+0x84>
 800a81a:	bf00      	nop
 800a81c:	0800d146 	.word	0x0800d146
 800a820:	0800d157 	.word	0x0800d157

0800a824 <__pow5mult>:
 800a824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a828:	4615      	mov	r5, r2
 800a82a:	f012 0203 	ands.w	r2, r2, #3
 800a82e:	4606      	mov	r6, r0
 800a830:	460f      	mov	r7, r1
 800a832:	d007      	beq.n	800a844 <__pow5mult+0x20>
 800a834:	4c25      	ldr	r4, [pc, #148]	; (800a8cc <__pow5mult+0xa8>)
 800a836:	3a01      	subs	r2, #1
 800a838:	2300      	movs	r3, #0
 800a83a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a83e:	f7ff fe9b 	bl	800a578 <__multadd>
 800a842:	4607      	mov	r7, r0
 800a844:	10ad      	asrs	r5, r5, #2
 800a846:	d03d      	beq.n	800a8c4 <__pow5mult+0xa0>
 800a848:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a84a:	b97c      	cbnz	r4, 800a86c <__pow5mult+0x48>
 800a84c:	2010      	movs	r0, #16
 800a84e:	f7fe f8a9 	bl	80089a4 <malloc>
 800a852:	4602      	mov	r2, r0
 800a854:	6270      	str	r0, [r6, #36]	; 0x24
 800a856:	b928      	cbnz	r0, 800a864 <__pow5mult+0x40>
 800a858:	4b1d      	ldr	r3, [pc, #116]	; (800a8d0 <__pow5mult+0xac>)
 800a85a:	481e      	ldr	r0, [pc, #120]	; (800a8d4 <__pow5mult+0xb0>)
 800a85c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a860:	f000 ff3a 	bl	800b6d8 <__assert_func>
 800a864:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a868:	6004      	str	r4, [r0, #0]
 800a86a:	60c4      	str	r4, [r0, #12]
 800a86c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a870:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a874:	b94c      	cbnz	r4, 800a88a <__pow5mult+0x66>
 800a876:	f240 2171 	movw	r1, #625	; 0x271
 800a87a:	4630      	mov	r0, r6
 800a87c:	f7ff ff12 	bl	800a6a4 <__i2b>
 800a880:	2300      	movs	r3, #0
 800a882:	f8c8 0008 	str.w	r0, [r8, #8]
 800a886:	4604      	mov	r4, r0
 800a888:	6003      	str	r3, [r0, #0]
 800a88a:	f04f 0900 	mov.w	r9, #0
 800a88e:	07eb      	lsls	r3, r5, #31
 800a890:	d50a      	bpl.n	800a8a8 <__pow5mult+0x84>
 800a892:	4639      	mov	r1, r7
 800a894:	4622      	mov	r2, r4
 800a896:	4630      	mov	r0, r6
 800a898:	f7ff ff1a 	bl	800a6d0 <__multiply>
 800a89c:	4639      	mov	r1, r7
 800a89e:	4680      	mov	r8, r0
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f7ff fe47 	bl	800a534 <_Bfree>
 800a8a6:	4647      	mov	r7, r8
 800a8a8:	106d      	asrs	r5, r5, #1
 800a8aa:	d00b      	beq.n	800a8c4 <__pow5mult+0xa0>
 800a8ac:	6820      	ldr	r0, [r4, #0]
 800a8ae:	b938      	cbnz	r0, 800a8c0 <__pow5mult+0x9c>
 800a8b0:	4622      	mov	r2, r4
 800a8b2:	4621      	mov	r1, r4
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f7ff ff0b 	bl	800a6d0 <__multiply>
 800a8ba:	6020      	str	r0, [r4, #0]
 800a8bc:	f8c0 9000 	str.w	r9, [r0]
 800a8c0:	4604      	mov	r4, r0
 800a8c2:	e7e4      	b.n	800a88e <__pow5mult+0x6a>
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8ca:	bf00      	nop
 800a8cc:	0800d2a8 	.word	0x0800d2a8
 800a8d0:	0800d0d4 	.word	0x0800d0d4
 800a8d4:	0800d157 	.word	0x0800d157

0800a8d8 <__lshift>:
 800a8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8dc:	460c      	mov	r4, r1
 800a8de:	6849      	ldr	r1, [r1, #4]
 800a8e0:	6923      	ldr	r3, [r4, #16]
 800a8e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8e6:	68a3      	ldr	r3, [r4, #8]
 800a8e8:	4607      	mov	r7, r0
 800a8ea:	4691      	mov	r9, r2
 800a8ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8f0:	f108 0601 	add.w	r6, r8, #1
 800a8f4:	42b3      	cmp	r3, r6
 800a8f6:	db0b      	blt.n	800a910 <__lshift+0x38>
 800a8f8:	4638      	mov	r0, r7
 800a8fa:	f7ff fddb 	bl	800a4b4 <_Balloc>
 800a8fe:	4605      	mov	r5, r0
 800a900:	b948      	cbnz	r0, 800a916 <__lshift+0x3e>
 800a902:	4602      	mov	r2, r0
 800a904:	4b2a      	ldr	r3, [pc, #168]	; (800a9b0 <__lshift+0xd8>)
 800a906:	482b      	ldr	r0, [pc, #172]	; (800a9b4 <__lshift+0xdc>)
 800a908:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a90c:	f000 fee4 	bl	800b6d8 <__assert_func>
 800a910:	3101      	adds	r1, #1
 800a912:	005b      	lsls	r3, r3, #1
 800a914:	e7ee      	b.n	800a8f4 <__lshift+0x1c>
 800a916:	2300      	movs	r3, #0
 800a918:	f100 0114 	add.w	r1, r0, #20
 800a91c:	f100 0210 	add.w	r2, r0, #16
 800a920:	4618      	mov	r0, r3
 800a922:	4553      	cmp	r3, sl
 800a924:	db37      	blt.n	800a996 <__lshift+0xbe>
 800a926:	6920      	ldr	r0, [r4, #16]
 800a928:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a92c:	f104 0314 	add.w	r3, r4, #20
 800a930:	f019 091f 	ands.w	r9, r9, #31
 800a934:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a938:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a93c:	d02f      	beq.n	800a99e <__lshift+0xc6>
 800a93e:	f1c9 0e20 	rsb	lr, r9, #32
 800a942:	468a      	mov	sl, r1
 800a944:	f04f 0c00 	mov.w	ip, #0
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	fa02 f209 	lsl.w	r2, r2, r9
 800a94e:	ea42 020c 	orr.w	r2, r2, ip
 800a952:	f84a 2b04 	str.w	r2, [sl], #4
 800a956:	f853 2b04 	ldr.w	r2, [r3], #4
 800a95a:	4298      	cmp	r0, r3
 800a95c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a960:	d8f2      	bhi.n	800a948 <__lshift+0x70>
 800a962:	1b03      	subs	r3, r0, r4
 800a964:	3b15      	subs	r3, #21
 800a966:	f023 0303 	bic.w	r3, r3, #3
 800a96a:	3304      	adds	r3, #4
 800a96c:	f104 0215 	add.w	r2, r4, #21
 800a970:	4290      	cmp	r0, r2
 800a972:	bf38      	it	cc
 800a974:	2304      	movcc	r3, #4
 800a976:	f841 c003 	str.w	ip, [r1, r3]
 800a97a:	f1bc 0f00 	cmp.w	ip, #0
 800a97e:	d001      	beq.n	800a984 <__lshift+0xac>
 800a980:	f108 0602 	add.w	r6, r8, #2
 800a984:	3e01      	subs	r6, #1
 800a986:	4638      	mov	r0, r7
 800a988:	612e      	str	r6, [r5, #16]
 800a98a:	4621      	mov	r1, r4
 800a98c:	f7ff fdd2 	bl	800a534 <_Bfree>
 800a990:	4628      	mov	r0, r5
 800a992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a996:	f842 0f04 	str.w	r0, [r2, #4]!
 800a99a:	3301      	adds	r3, #1
 800a99c:	e7c1      	b.n	800a922 <__lshift+0x4a>
 800a99e:	3904      	subs	r1, #4
 800a9a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9a8:	4298      	cmp	r0, r3
 800a9aa:	d8f9      	bhi.n	800a9a0 <__lshift+0xc8>
 800a9ac:	e7ea      	b.n	800a984 <__lshift+0xac>
 800a9ae:	bf00      	nop
 800a9b0:	0800d146 	.word	0x0800d146
 800a9b4:	0800d157 	.word	0x0800d157

0800a9b8 <__mcmp>:
 800a9b8:	b530      	push	{r4, r5, lr}
 800a9ba:	6902      	ldr	r2, [r0, #16]
 800a9bc:	690c      	ldr	r4, [r1, #16]
 800a9be:	1b12      	subs	r2, r2, r4
 800a9c0:	d10e      	bne.n	800a9e0 <__mcmp+0x28>
 800a9c2:	f100 0314 	add.w	r3, r0, #20
 800a9c6:	3114      	adds	r1, #20
 800a9c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a9cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a9d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a9d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a9d8:	42a5      	cmp	r5, r4
 800a9da:	d003      	beq.n	800a9e4 <__mcmp+0x2c>
 800a9dc:	d305      	bcc.n	800a9ea <__mcmp+0x32>
 800a9de:	2201      	movs	r2, #1
 800a9e0:	4610      	mov	r0, r2
 800a9e2:	bd30      	pop	{r4, r5, pc}
 800a9e4:	4283      	cmp	r3, r0
 800a9e6:	d3f3      	bcc.n	800a9d0 <__mcmp+0x18>
 800a9e8:	e7fa      	b.n	800a9e0 <__mcmp+0x28>
 800a9ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ee:	e7f7      	b.n	800a9e0 <__mcmp+0x28>

0800a9f0 <__mdiff>:
 800a9f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f4:	460c      	mov	r4, r1
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	4690      	mov	r8, r2
 800a9fe:	f7ff ffdb 	bl	800a9b8 <__mcmp>
 800aa02:	1e05      	subs	r5, r0, #0
 800aa04:	d110      	bne.n	800aa28 <__mdiff+0x38>
 800aa06:	4629      	mov	r1, r5
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f7ff fd53 	bl	800a4b4 <_Balloc>
 800aa0e:	b930      	cbnz	r0, 800aa1e <__mdiff+0x2e>
 800aa10:	4b3a      	ldr	r3, [pc, #232]	; (800aafc <__mdiff+0x10c>)
 800aa12:	4602      	mov	r2, r0
 800aa14:	f240 2132 	movw	r1, #562	; 0x232
 800aa18:	4839      	ldr	r0, [pc, #228]	; (800ab00 <__mdiff+0x110>)
 800aa1a:	f000 fe5d 	bl	800b6d8 <__assert_func>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa28:	bfa4      	itt	ge
 800aa2a:	4643      	movge	r3, r8
 800aa2c:	46a0      	movge	r8, r4
 800aa2e:	4630      	mov	r0, r6
 800aa30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aa34:	bfa6      	itte	ge
 800aa36:	461c      	movge	r4, r3
 800aa38:	2500      	movge	r5, #0
 800aa3a:	2501      	movlt	r5, #1
 800aa3c:	f7ff fd3a 	bl	800a4b4 <_Balloc>
 800aa40:	b920      	cbnz	r0, 800aa4c <__mdiff+0x5c>
 800aa42:	4b2e      	ldr	r3, [pc, #184]	; (800aafc <__mdiff+0x10c>)
 800aa44:	4602      	mov	r2, r0
 800aa46:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aa4a:	e7e5      	b.n	800aa18 <__mdiff+0x28>
 800aa4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aa50:	6926      	ldr	r6, [r4, #16]
 800aa52:	60c5      	str	r5, [r0, #12]
 800aa54:	f104 0914 	add.w	r9, r4, #20
 800aa58:	f108 0514 	add.w	r5, r8, #20
 800aa5c:	f100 0e14 	add.w	lr, r0, #20
 800aa60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800aa64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800aa68:	f108 0210 	add.w	r2, r8, #16
 800aa6c:	46f2      	mov	sl, lr
 800aa6e:	2100      	movs	r1, #0
 800aa70:	f859 3b04 	ldr.w	r3, [r9], #4
 800aa74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aa78:	fa1f f883 	uxth.w	r8, r3
 800aa7c:	fa11 f18b 	uxtah	r1, r1, fp
 800aa80:	0c1b      	lsrs	r3, r3, #16
 800aa82:	eba1 0808 	sub.w	r8, r1, r8
 800aa86:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aa8a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aa8e:	fa1f f888 	uxth.w	r8, r8
 800aa92:	1419      	asrs	r1, r3, #16
 800aa94:	454e      	cmp	r6, r9
 800aa96:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aa9a:	f84a 3b04 	str.w	r3, [sl], #4
 800aa9e:	d8e7      	bhi.n	800aa70 <__mdiff+0x80>
 800aaa0:	1b33      	subs	r3, r6, r4
 800aaa2:	3b15      	subs	r3, #21
 800aaa4:	f023 0303 	bic.w	r3, r3, #3
 800aaa8:	3304      	adds	r3, #4
 800aaaa:	3415      	adds	r4, #21
 800aaac:	42a6      	cmp	r6, r4
 800aaae:	bf38      	it	cc
 800aab0:	2304      	movcc	r3, #4
 800aab2:	441d      	add	r5, r3
 800aab4:	4473      	add	r3, lr
 800aab6:	469e      	mov	lr, r3
 800aab8:	462e      	mov	r6, r5
 800aaba:	4566      	cmp	r6, ip
 800aabc:	d30e      	bcc.n	800aadc <__mdiff+0xec>
 800aabe:	f10c 0203 	add.w	r2, ip, #3
 800aac2:	1b52      	subs	r2, r2, r5
 800aac4:	f022 0203 	bic.w	r2, r2, #3
 800aac8:	3d03      	subs	r5, #3
 800aaca:	45ac      	cmp	ip, r5
 800aacc:	bf38      	it	cc
 800aace:	2200      	movcc	r2, #0
 800aad0:	441a      	add	r2, r3
 800aad2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800aad6:	b17b      	cbz	r3, 800aaf8 <__mdiff+0x108>
 800aad8:	6107      	str	r7, [r0, #16]
 800aada:	e7a3      	b.n	800aa24 <__mdiff+0x34>
 800aadc:	f856 8b04 	ldr.w	r8, [r6], #4
 800aae0:	fa11 f288 	uxtah	r2, r1, r8
 800aae4:	1414      	asrs	r4, r2, #16
 800aae6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800aaea:	b292      	uxth	r2, r2
 800aaec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800aaf0:	f84e 2b04 	str.w	r2, [lr], #4
 800aaf4:	1421      	asrs	r1, r4, #16
 800aaf6:	e7e0      	b.n	800aaba <__mdiff+0xca>
 800aaf8:	3f01      	subs	r7, #1
 800aafa:	e7ea      	b.n	800aad2 <__mdiff+0xe2>
 800aafc:	0800d146 	.word	0x0800d146
 800ab00:	0800d157 	.word	0x0800d157

0800ab04 <__d2b>:
 800ab04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab08:	4689      	mov	r9, r1
 800ab0a:	2101      	movs	r1, #1
 800ab0c:	ec57 6b10 	vmov	r6, r7, d0
 800ab10:	4690      	mov	r8, r2
 800ab12:	f7ff fccf 	bl	800a4b4 <_Balloc>
 800ab16:	4604      	mov	r4, r0
 800ab18:	b930      	cbnz	r0, 800ab28 <__d2b+0x24>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	4b25      	ldr	r3, [pc, #148]	; (800abb4 <__d2b+0xb0>)
 800ab1e:	4826      	ldr	r0, [pc, #152]	; (800abb8 <__d2b+0xb4>)
 800ab20:	f240 310a 	movw	r1, #778	; 0x30a
 800ab24:	f000 fdd8 	bl	800b6d8 <__assert_func>
 800ab28:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ab2c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab30:	bb35      	cbnz	r5, 800ab80 <__d2b+0x7c>
 800ab32:	2e00      	cmp	r6, #0
 800ab34:	9301      	str	r3, [sp, #4]
 800ab36:	d028      	beq.n	800ab8a <__d2b+0x86>
 800ab38:	4668      	mov	r0, sp
 800ab3a:	9600      	str	r6, [sp, #0]
 800ab3c:	f7ff fd82 	bl	800a644 <__lo0bits>
 800ab40:	9900      	ldr	r1, [sp, #0]
 800ab42:	b300      	cbz	r0, 800ab86 <__d2b+0x82>
 800ab44:	9a01      	ldr	r2, [sp, #4]
 800ab46:	f1c0 0320 	rsb	r3, r0, #32
 800ab4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4e:	430b      	orrs	r3, r1
 800ab50:	40c2      	lsrs	r2, r0
 800ab52:	6163      	str	r3, [r4, #20]
 800ab54:	9201      	str	r2, [sp, #4]
 800ab56:	9b01      	ldr	r3, [sp, #4]
 800ab58:	61a3      	str	r3, [r4, #24]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	bf14      	ite	ne
 800ab5e:	2202      	movne	r2, #2
 800ab60:	2201      	moveq	r2, #1
 800ab62:	6122      	str	r2, [r4, #16]
 800ab64:	b1d5      	cbz	r5, 800ab9c <__d2b+0x98>
 800ab66:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab6a:	4405      	add	r5, r0
 800ab6c:	f8c9 5000 	str.w	r5, [r9]
 800ab70:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab74:	f8c8 0000 	str.w	r0, [r8]
 800ab78:	4620      	mov	r0, r4
 800ab7a:	b003      	add	sp, #12
 800ab7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab84:	e7d5      	b.n	800ab32 <__d2b+0x2e>
 800ab86:	6161      	str	r1, [r4, #20]
 800ab88:	e7e5      	b.n	800ab56 <__d2b+0x52>
 800ab8a:	a801      	add	r0, sp, #4
 800ab8c:	f7ff fd5a 	bl	800a644 <__lo0bits>
 800ab90:	9b01      	ldr	r3, [sp, #4]
 800ab92:	6163      	str	r3, [r4, #20]
 800ab94:	2201      	movs	r2, #1
 800ab96:	6122      	str	r2, [r4, #16]
 800ab98:	3020      	adds	r0, #32
 800ab9a:	e7e3      	b.n	800ab64 <__d2b+0x60>
 800ab9c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aba0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aba4:	f8c9 0000 	str.w	r0, [r9]
 800aba8:	6918      	ldr	r0, [r3, #16]
 800abaa:	f7ff fd2b 	bl	800a604 <__hi0bits>
 800abae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abb2:	e7df      	b.n	800ab74 <__d2b+0x70>
 800abb4:	0800d146 	.word	0x0800d146
 800abb8:	0800d157 	.word	0x0800d157

0800abbc <_calloc_r>:
 800abbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800abbe:	fba1 2402 	umull	r2, r4, r1, r2
 800abc2:	b94c      	cbnz	r4, 800abd8 <_calloc_r+0x1c>
 800abc4:	4611      	mov	r1, r2
 800abc6:	9201      	str	r2, [sp, #4]
 800abc8:	f7fd ff70 	bl	8008aac <_malloc_r>
 800abcc:	9a01      	ldr	r2, [sp, #4]
 800abce:	4605      	mov	r5, r0
 800abd0:	b930      	cbnz	r0, 800abe0 <_calloc_r+0x24>
 800abd2:	4628      	mov	r0, r5
 800abd4:	b003      	add	sp, #12
 800abd6:	bd30      	pop	{r4, r5, pc}
 800abd8:	220c      	movs	r2, #12
 800abda:	6002      	str	r2, [r0, #0]
 800abdc:	2500      	movs	r5, #0
 800abde:	e7f8      	b.n	800abd2 <_calloc_r+0x16>
 800abe0:	4621      	mov	r1, r4
 800abe2:	f7fd feef 	bl	80089c4 <memset>
 800abe6:	e7f4      	b.n	800abd2 <_calloc_r+0x16>

0800abe8 <__ssputs_r>:
 800abe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abec:	688e      	ldr	r6, [r1, #8]
 800abee:	429e      	cmp	r6, r3
 800abf0:	4682      	mov	sl, r0
 800abf2:	460c      	mov	r4, r1
 800abf4:	4690      	mov	r8, r2
 800abf6:	461f      	mov	r7, r3
 800abf8:	d838      	bhi.n	800ac6c <__ssputs_r+0x84>
 800abfa:	898a      	ldrh	r2, [r1, #12]
 800abfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ac00:	d032      	beq.n	800ac68 <__ssputs_r+0x80>
 800ac02:	6825      	ldr	r5, [r4, #0]
 800ac04:	6909      	ldr	r1, [r1, #16]
 800ac06:	eba5 0901 	sub.w	r9, r5, r1
 800ac0a:	6965      	ldr	r5, [r4, #20]
 800ac0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac14:	3301      	adds	r3, #1
 800ac16:	444b      	add	r3, r9
 800ac18:	106d      	asrs	r5, r5, #1
 800ac1a:	429d      	cmp	r5, r3
 800ac1c:	bf38      	it	cc
 800ac1e:	461d      	movcc	r5, r3
 800ac20:	0553      	lsls	r3, r2, #21
 800ac22:	d531      	bpl.n	800ac88 <__ssputs_r+0xa0>
 800ac24:	4629      	mov	r1, r5
 800ac26:	f7fd ff41 	bl	8008aac <_malloc_r>
 800ac2a:	4606      	mov	r6, r0
 800ac2c:	b950      	cbnz	r0, 800ac44 <__ssputs_r+0x5c>
 800ac2e:	230c      	movs	r3, #12
 800ac30:	f8ca 3000 	str.w	r3, [sl]
 800ac34:	89a3      	ldrh	r3, [r4, #12]
 800ac36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac3a:	81a3      	strh	r3, [r4, #12]
 800ac3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac44:	6921      	ldr	r1, [r4, #16]
 800ac46:	464a      	mov	r2, r9
 800ac48:	f7ff fc1a 	bl	800a480 <memcpy>
 800ac4c:	89a3      	ldrh	r3, [r4, #12]
 800ac4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac56:	81a3      	strh	r3, [r4, #12]
 800ac58:	6126      	str	r6, [r4, #16]
 800ac5a:	6165      	str	r5, [r4, #20]
 800ac5c:	444e      	add	r6, r9
 800ac5e:	eba5 0509 	sub.w	r5, r5, r9
 800ac62:	6026      	str	r6, [r4, #0]
 800ac64:	60a5      	str	r5, [r4, #8]
 800ac66:	463e      	mov	r6, r7
 800ac68:	42be      	cmp	r6, r7
 800ac6a:	d900      	bls.n	800ac6e <__ssputs_r+0x86>
 800ac6c:	463e      	mov	r6, r7
 800ac6e:	6820      	ldr	r0, [r4, #0]
 800ac70:	4632      	mov	r2, r6
 800ac72:	4641      	mov	r1, r8
 800ac74:	f000 ff2c 	bl	800bad0 <memmove>
 800ac78:	68a3      	ldr	r3, [r4, #8]
 800ac7a:	1b9b      	subs	r3, r3, r6
 800ac7c:	60a3      	str	r3, [r4, #8]
 800ac7e:	6823      	ldr	r3, [r4, #0]
 800ac80:	4433      	add	r3, r6
 800ac82:	6023      	str	r3, [r4, #0]
 800ac84:	2000      	movs	r0, #0
 800ac86:	e7db      	b.n	800ac40 <__ssputs_r+0x58>
 800ac88:	462a      	mov	r2, r5
 800ac8a:	f000 ff3b 	bl	800bb04 <_realloc_r>
 800ac8e:	4606      	mov	r6, r0
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d1e1      	bne.n	800ac58 <__ssputs_r+0x70>
 800ac94:	6921      	ldr	r1, [r4, #16]
 800ac96:	4650      	mov	r0, sl
 800ac98:	f7fd fe9c 	bl	80089d4 <_free_r>
 800ac9c:	e7c7      	b.n	800ac2e <__ssputs_r+0x46>
	...

0800aca0 <_svfiprintf_r>:
 800aca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca4:	4698      	mov	r8, r3
 800aca6:	898b      	ldrh	r3, [r1, #12]
 800aca8:	061b      	lsls	r3, r3, #24
 800acaa:	b09d      	sub	sp, #116	; 0x74
 800acac:	4607      	mov	r7, r0
 800acae:	460d      	mov	r5, r1
 800acb0:	4614      	mov	r4, r2
 800acb2:	d50e      	bpl.n	800acd2 <_svfiprintf_r+0x32>
 800acb4:	690b      	ldr	r3, [r1, #16]
 800acb6:	b963      	cbnz	r3, 800acd2 <_svfiprintf_r+0x32>
 800acb8:	2140      	movs	r1, #64	; 0x40
 800acba:	f7fd fef7 	bl	8008aac <_malloc_r>
 800acbe:	6028      	str	r0, [r5, #0]
 800acc0:	6128      	str	r0, [r5, #16]
 800acc2:	b920      	cbnz	r0, 800acce <_svfiprintf_r+0x2e>
 800acc4:	230c      	movs	r3, #12
 800acc6:	603b      	str	r3, [r7, #0]
 800acc8:	f04f 30ff 	mov.w	r0, #4294967295
 800accc:	e0d1      	b.n	800ae72 <_svfiprintf_r+0x1d2>
 800acce:	2340      	movs	r3, #64	; 0x40
 800acd0:	616b      	str	r3, [r5, #20]
 800acd2:	2300      	movs	r3, #0
 800acd4:	9309      	str	r3, [sp, #36]	; 0x24
 800acd6:	2320      	movs	r3, #32
 800acd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acdc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ace0:	2330      	movs	r3, #48	; 0x30
 800ace2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ae8c <_svfiprintf_r+0x1ec>
 800ace6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800acea:	f04f 0901 	mov.w	r9, #1
 800acee:	4623      	mov	r3, r4
 800acf0:	469a      	mov	sl, r3
 800acf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acf6:	b10a      	cbz	r2, 800acfc <_svfiprintf_r+0x5c>
 800acf8:	2a25      	cmp	r2, #37	; 0x25
 800acfa:	d1f9      	bne.n	800acf0 <_svfiprintf_r+0x50>
 800acfc:	ebba 0b04 	subs.w	fp, sl, r4
 800ad00:	d00b      	beq.n	800ad1a <_svfiprintf_r+0x7a>
 800ad02:	465b      	mov	r3, fp
 800ad04:	4622      	mov	r2, r4
 800ad06:	4629      	mov	r1, r5
 800ad08:	4638      	mov	r0, r7
 800ad0a:	f7ff ff6d 	bl	800abe8 <__ssputs_r>
 800ad0e:	3001      	adds	r0, #1
 800ad10:	f000 80aa 	beq.w	800ae68 <_svfiprintf_r+0x1c8>
 800ad14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad16:	445a      	add	r2, fp
 800ad18:	9209      	str	r2, [sp, #36]	; 0x24
 800ad1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f000 80a2 	beq.w	800ae68 <_svfiprintf_r+0x1c8>
 800ad24:	2300      	movs	r3, #0
 800ad26:	f04f 32ff 	mov.w	r2, #4294967295
 800ad2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad2e:	f10a 0a01 	add.w	sl, sl, #1
 800ad32:	9304      	str	r3, [sp, #16]
 800ad34:	9307      	str	r3, [sp, #28]
 800ad36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad3a:	931a      	str	r3, [sp, #104]	; 0x68
 800ad3c:	4654      	mov	r4, sl
 800ad3e:	2205      	movs	r2, #5
 800ad40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad44:	4851      	ldr	r0, [pc, #324]	; (800ae8c <_svfiprintf_r+0x1ec>)
 800ad46:	f7f5 fa63 	bl	8000210 <memchr>
 800ad4a:	9a04      	ldr	r2, [sp, #16]
 800ad4c:	b9d8      	cbnz	r0, 800ad86 <_svfiprintf_r+0xe6>
 800ad4e:	06d0      	lsls	r0, r2, #27
 800ad50:	bf44      	itt	mi
 800ad52:	2320      	movmi	r3, #32
 800ad54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad58:	0711      	lsls	r1, r2, #28
 800ad5a:	bf44      	itt	mi
 800ad5c:	232b      	movmi	r3, #43	; 0x2b
 800ad5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad62:	f89a 3000 	ldrb.w	r3, [sl]
 800ad66:	2b2a      	cmp	r3, #42	; 0x2a
 800ad68:	d015      	beq.n	800ad96 <_svfiprintf_r+0xf6>
 800ad6a:	9a07      	ldr	r2, [sp, #28]
 800ad6c:	4654      	mov	r4, sl
 800ad6e:	2000      	movs	r0, #0
 800ad70:	f04f 0c0a 	mov.w	ip, #10
 800ad74:	4621      	mov	r1, r4
 800ad76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad7a:	3b30      	subs	r3, #48	; 0x30
 800ad7c:	2b09      	cmp	r3, #9
 800ad7e:	d94e      	bls.n	800ae1e <_svfiprintf_r+0x17e>
 800ad80:	b1b0      	cbz	r0, 800adb0 <_svfiprintf_r+0x110>
 800ad82:	9207      	str	r2, [sp, #28]
 800ad84:	e014      	b.n	800adb0 <_svfiprintf_r+0x110>
 800ad86:	eba0 0308 	sub.w	r3, r0, r8
 800ad8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	9304      	str	r3, [sp, #16]
 800ad92:	46a2      	mov	sl, r4
 800ad94:	e7d2      	b.n	800ad3c <_svfiprintf_r+0x9c>
 800ad96:	9b03      	ldr	r3, [sp, #12]
 800ad98:	1d19      	adds	r1, r3, #4
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	9103      	str	r1, [sp, #12]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	bfbb      	ittet	lt
 800ada2:	425b      	neglt	r3, r3
 800ada4:	f042 0202 	orrlt.w	r2, r2, #2
 800ada8:	9307      	strge	r3, [sp, #28]
 800adaa:	9307      	strlt	r3, [sp, #28]
 800adac:	bfb8      	it	lt
 800adae:	9204      	strlt	r2, [sp, #16]
 800adb0:	7823      	ldrb	r3, [r4, #0]
 800adb2:	2b2e      	cmp	r3, #46	; 0x2e
 800adb4:	d10c      	bne.n	800add0 <_svfiprintf_r+0x130>
 800adb6:	7863      	ldrb	r3, [r4, #1]
 800adb8:	2b2a      	cmp	r3, #42	; 0x2a
 800adba:	d135      	bne.n	800ae28 <_svfiprintf_r+0x188>
 800adbc:	9b03      	ldr	r3, [sp, #12]
 800adbe:	1d1a      	adds	r2, r3, #4
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	9203      	str	r2, [sp, #12]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	bfb8      	it	lt
 800adc8:	f04f 33ff 	movlt.w	r3, #4294967295
 800adcc:	3402      	adds	r4, #2
 800adce:	9305      	str	r3, [sp, #20]
 800add0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ae9c <_svfiprintf_r+0x1fc>
 800add4:	7821      	ldrb	r1, [r4, #0]
 800add6:	2203      	movs	r2, #3
 800add8:	4650      	mov	r0, sl
 800adda:	f7f5 fa19 	bl	8000210 <memchr>
 800adde:	b140      	cbz	r0, 800adf2 <_svfiprintf_r+0x152>
 800ade0:	2340      	movs	r3, #64	; 0x40
 800ade2:	eba0 000a 	sub.w	r0, r0, sl
 800ade6:	fa03 f000 	lsl.w	r0, r3, r0
 800adea:	9b04      	ldr	r3, [sp, #16]
 800adec:	4303      	orrs	r3, r0
 800adee:	3401      	adds	r4, #1
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adf6:	4826      	ldr	r0, [pc, #152]	; (800ae90 <_svfiprintf_r+0x1f0>)
 800adf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adfc:	2206      	movs	r2, #6
 800adfe:	f7f5 fa07 	bl	8000210 <memchr>
 800ae02:	2800      	cmp	r0, #0
 800ae04:	d038      	beq.n	800ae78 <_svfiprintf_r+0x1d8>
 800ae06:	4b23      	ldr	r3, [pc, #140]	; (800ae94 <_svfiprintf_r+0x1f4>)
 800ae08:	bb1b      	cbnz	r3, 800ae52 <_svfiprintf_r+0x1b2>
 800ae0a:	9b03      	ldr	r3, [sp, #12]
 800ae0c:	3307      	adds	r3, #7
 800ae0e:	f023 0307 	bic.w	r3, r3, #7
 800ae12:	3308      	adds	r3, #8
 800ae14:	9303      	str	r3, [sp, #12]
 800ae16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae18:	4433      	add	r3, r6
 800ae1a:	9309      	str	r3, [sp, #36]	; 0x24
 800ae1c:	e767      	b.n	800acee <_svfiprintf_r+0x4e>
 800ae1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae22:	460c      	mov	r4, r1
 800ae24:	2001      	movs	r0, #1
 800ae26:	e7a5      	b.n	800ad74 <_svfiprintf_r+0xd4>
 800ae28:	2300      	movs	r3, #0
 800ae2a:	3401      	adds	r4, #1
 800ae2c:	9305      	str	r3, [sp, #20]
 800ae2e:	4619      	mov	r1, r3
 800ae30:	f04f 0c0a 	mov.w	ip, #10
 800ae34:	4620      	mov	r0, r4
 800ae36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae3a:	3a30      	subs	r2, #48	; 0x30
 800ae3c:	2a09      	cmp	r2, #9
 800ae3e:	d903      	bls.n	800ae48 <_svfiprintf_r+0x1a8>
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d0c5      	beq.n	800add0 <_svfiprintf_r+0x130>
 800ae44:	9105      	str	r1, [sp, #20]
 800ae46:	e7c3      	b.n	800add0 <_svfiprintf_r+0x130>
 800ae48:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	2301      	movs	r3, #1
 800ae50:	e7f0      	b.n	800ae34 <_svfiprintf_r+0x194>
 800ae52:	ab03      	add	r3, sp, #12
 800ae54:	9300      	str	r3, [sp, #0]
 800ae56:	462a      	mov	r2, r5
 800ae58:	4b0f      	ldr	r3, [pc, #60]	; (800ae98 <_svfiprintf_r+0x1f8>)
 800ae5a:	a904      	add	r1, sp, #16
 800ae5c:	4638      	mov	r0, r7
 800ae5e:	f7fd ff39 	bl	8008cd4 <_printf_float>
 800ae62:	1c42      	adds	r2, r0, #1
 800ae64:	4606      	mov	r6, r0
 800ae66:	d1d6      	bne.n	800ae16 <_svfiprintf_r+0x176>
 800ae68:	89ab      	ldrh	r3, [r5, #12]
 800ae6a:	065b      	lsls	r3, r3, #25
 800ae6c:	f53f af2c 	bmi.w	800acc8 <_svfiprintf_r+0x28>
 800ae70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae72:	b01d      	add	sp, #116	; 0x74
 800ae74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae78:	ab03      	add	r3, sp, #12
 800ae7a:	9300      	str	r3, [sp, #0]
 800ae7c:	462a      	mov	r2, r5
 800ae7e:	4b06      	ldr	r3, [pc, #24]	; (800ae98 <_svfiprintf_r+0x1f8>)
 800ae80:	a904      	add	r1, sp, #16
 800ae82:	4638      	mov	r0, r7
 800ae84:	f7fe f9ca 	bl	800921c <_printf_i>
 800ae88:	e7eb      	b.n	800ae62 <_svfiprintf_r+0x1c2>
 800ae8a:	bf00      	nop
 800ae8c:	0800d2b4 	.word	0x0800d2b4
 800ae90:	0800d2be 	.word	0x0800d2be
 800ae94:	08008cd5 	.word	0x08008cd5
 800ae98:	0800abe9 	.word	0x0800abe9
 800ae9c:	0800d2ba 	.word	0x0800d2ba

0800aea0 <_sungetc_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	1c4b      	adds	r3, r1, #1
 800aea4:	4614      	mov	r4, r2
 800aea6:	d103      	bne.n	800aeb0 <_sungetc_r+0x10>
 800aea8:	f04f 35ff 	mov.w	r5, #4294967295
 800aeac:	4628      	mov	r0, r5
 800aeae:	bd38      	pop	{r3, r4, r5, pc}
 800aeb0:	8993      	ldrh	r3, [r2, #12]
 800aeb2:	f023 0320 	bic.w	r3, r3, #32
 800aeb6:	8193      	strh	r3, [r2, #12]
 800aeb8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aeba:	6852      	ldr	r2, [r2, #4]
 800aebc:	b2cd      	uxtb	r5, r1
 800aebe:	b18b      	cbz	r3, 800aee4 <_sungetc_r+0x44>
 800aec0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aec2:	4293      	cmp	r3, r2
 800aec4:	dd08      	ble.n	800aed8 <_sungetc_r+0x38>
 800aec6:	6823      	ldr	r3, [r4, #0]
 800aec8:	1e5a      	subs	r2, r3, #1
 800aeca:	6022      	str	r2, [r4, #0]
 800aecc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800aed0:	6863      	ldr	r3, [r4, #4]
 800aed2:	3301      	adds	r3, #1
 800aed4:	6063      	str	r3, [r4, #4]
 800aed6:	e7e9      	b.n	800aeac <_sungetc_r+0xc>
 800aed8:	4621      	mov	r1, r4
 800aeda:	f000 fbc3 	bl	800b664 <__submore>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0f1      	beq.n	800aec6 <_sungetc_r+0x26>
 800aee2:	e7e1      	b.n	800aea8 <_sungetc_r+0x8>
 800aee4:	6921      	ldr	r1, [r4, #16]
 800aee6:	6823      	ldr	r3, [r4, #0]
 800aee8:	b151      	cbz	r1, 800af00 <_sungetc_r+0x60>
 800aeea:	4299      	cmp	r1, r3
 800aeec:	d208      	bcs.n	800af00 <_sungetc_r+0x60>
 800aeee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800aef2:	42a9      	cmp	r1, r5
 800aef4:	d104      	bne.n	800af00 <_sungetc_r+0x60>
 800aef6:	3b01      	subs	r3, #1
 800aef8:	3201      	adds	r2, #1
 800aefa:	6023      	str	r3, [r4, #0]
 800aefc:	6062      	str	r2, [r4, #4]
 800aefe:	e7d5      	b.n	800aeac <_sungetc_r+0xc>
 800af00:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800af04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af08:	6363      	str	r3, [r4, #52]	; 0x34
 800af0a:	2303      	movs	r3, #3
 800af0c:	63a3      	str	r3, [r4, #56]	; 0x38
 800af0e:	4623      	mov	r3, r4
 800af10:	f803 5f46 	strb.w	r5, [r3, #70]!
 800af14:	6023      	str	r3, [r4, #0]
 800af16:	2301      	movs	r3, #1
 800af18:	e7dc      	b.n	800aed4 <_sungetc_r+0x34>

0800af1a <__ssrefill_r>:
 800af1a:	b510      	push	{r4, lr}
 800af1c:	460c      	mov	r4, r1
 800af1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800af20:	b169      	cbz	r1, 800af3e <__ssrefill_r+0x24>
 800af22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af26:	4299      	cmp	r1, r3
 800af28:	d001      	beq.n	800af2e <__ssrefill_r+0x14>
 800af2a:	f7fd fd53 	bl	80089d4 <_free_r>
 800af2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af30:	6063      	str	r3, [r4, #4]
 800af32:	2000      	movs	r0, #0
 800af34:	6360      	str	r0, [r4, #52]	; 0x34
 800af36:	b113      	cbz	r3, 800af3e <__ssrefill_r+0x24>
 800af38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800af3a:	6023      	str	r3, [r4, #0]
 800af3c:	bd10      	pop	{r4, pc}
 800af3e:	6923      	ldr	r3, [r4, #16]
 800af40:	6023      	str	r3, [r4, #0]
 800af42:	2300      	movs	r3, #0
 800af44:	6063      	str	r3, [r4, #4]
 800af46:	89a3      	ldrh	r3, [r4, #12]
 800af48:	f043 0320 	orr.w	r3, r3, #32
 800af4c:	81a3      	strh	r3, [r4, #12]
 800af4e:	f04f 30ff 	mov.w	r0, #4294967295
 800af52:	e7f3      	b.n	800af3c <__ssrefill_r+0x22>

0800af54 <__ssvfiscanf_r>:
 800af54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af58:	460c      	mov	r4, r1
 800af5a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800af5e:	2100      	movs	r1, #0
 800af60:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800af64:	49a6      	ldr	r1, [pc, #664]	; (800b200 <__ssvfiscanf_r+0x2ac>)
 800af66:	91a0      	str	r1, [sp, #640]	; 0x280
 800af68:	f10d 0804 	add.w	r8, sp, #4
 800af6c:	49a5      	ldr	r1, [pc, #660]	; (800b204 <__ssvfiscanf_r+0x2b0>)
 800af6e:	4fa6      	ldr	r7, [pc, #664]	; (800b208 <__ssvfiscanf_r+0x2b4>)
 800af70:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b20c <__ssvfiscanf_r+0x2b8>
 800af74:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800af78:	4606      	mov	r6, r0
 800af7a:	91a1      	str	r1, [sp, #644]	; 0x284
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	7813      	ldrb	r3, [r2, #0]
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 815a 	beq.w	800b23a <__ssvfiscanf_r+0x2e6>
 800af86:	5dd9      	ldrb	r1, [r3, r7]
 800af88:	f011 0108 	ands.w	r1, r1, #8
 800af8c:	f102 0501 	add.w	r5, r2, #1
 800af90:	d019      	beq.n	800afc6 <__ssvfiscanf_r+0x72>
 800af92:	6863      	ldr	r3, [r4, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	dd0f      	ble.n	800afb8 <__ssvfiscanf_r+0x64>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	781a      	ldrb	r2, [r3, #0]
 800af9c:	5cba      	ldrb	r2, [r7, r2]
 800af9e:	0712      	lsls	r2, r2, #28
 800afa0:	d401      	bmi.n	800afa6 <__ssvfiscanf_r+0x52>
 800afa2:	462a      	mov	r2, r5
 800afa4:	e7eb      	b.n	800af7e <__ssvfiscanf_r+0x2a>
 800afa6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800afa8:	3201      	adds	r2, #1
 800afaa:	9245      	str	r2, [sp, #276]	; 0x114
 800afac:	6862      	ldr	r2, [r4, #4]
 800afae:	3301      	adds	r3, #1
 800afb0:	3a01      	subs	r2, #1
 800afb2:	6062      	str	r2, [r4, #4]
 800afb4:	6023      	str	r3, [r4, #0]
 800afb6:	e7ec      	b.n	800af92 <__ssvfiscanf_r+0x3e>
 800afb8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800afba:	4621      	mov	r1, r4
 800afbc:	4630      	mov	r0, r6
 800afbe:	4798      	blx	r3
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d0e9      	beq.n	800af98 <__ssvfiscanf_r+0x44>
 800afc4:	e7ed      	b.n	800afa2 <__ssvfiscanf_r+0x4e>
 800afc6:	2b25      	cmp	r3, #37	; 0x25
 800afc8:	d012      	beq.n	800aff0 <__ssvfiscanf_r+0x9c>
 800afca:	469a      	mov	sl, r3
 800afcc:	6863      	ldr	r3, [r4, #4]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f340 8091 	ble.w	800b0f6 <__ssvfiscanf_r+0x1a2>
 800afd4:	6822      	ldr	r2, [r4, #0]
 800afd6:	7813      	ldrb	r3, [r2, #0]
 800afd8:	4553      	cmp	r3, sl
 800afda:	f040 812e 	bne.w	800b23a <__ssvfiscanf_r+0x2e6>
 800afde:	6863      	ldr	r3, [r4, #4]
 800afe0:	3b01      	subs	r3, #1
 800afe2:	6063      	str	r3, [r4, #4]
 800afe4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800afe6:	3201      	adds	r2, #1
 800afe8:	3301      	adds	r3, #1
 800afea:	6022      	str	r2, [r4, #0]
 800afec:	9345      	str	r3, [sp, #276]	; 0x114
 800afee:	e7d8      	b.n	800afa2 <__ssvfiscanf_r+0x4e>
 800aff0:	9141      	str	r1, [sp, #260]	; 0x104
 800aff2:	9143      	str	r1, [sp, #268]	; 0x10c
 800aff4:	7853      	ldrb	r3, [r2, #1]
 800aff6:	2b2a      	cmp	r3, #42	; 0x2a
 800aff8:	bf02      	ittt	eq
 800affa:	2310      	moveq	r3, #16
 800affc:	1c95      	addeq	r5, r2, #2
 800affe:	9341      	streq	r3, [sp, #260]	; 0x104
 800b000:	220a      	movs	r2, #10
 800b002:	46aa      	mov	sl, r5
 800b004:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b008:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b00c:	2b09      	cmp	r3, #9
 800b00e:	d91d      	bls.n	800b04c <__ssvfiscanf_r+0xf8>
 800b010:	487e      	ldr	r0, [pc, #504]	; (800b20c <__ssvfiscanf_r+0x2b8>)
 800b012:	2203      	movs	r2, #3
 800b014:	f7f5 f8fc 	bl	8000210 <memchr>
 800b018:	b140      	cbz	r0, 800b02c <__ssvfiscanf_r+0xd8>
 800b01a:	2301      	movs	r3, #1
 800b01c:	eba0 0009 	sub.w	r0, r0, r9
 800b020:	fa03 f000 	lsl.w	r0, r3, r0
 800b024:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b026:	4318      	orrs	r0, r3
 800b028:	9041      	str	r0, [sp, #260]	; 0x104
 800b02a:	4655      	mov	r5, sl
 800b02c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b030:	2b78      	cmp	r3, #120	; 0x78
 800b032:	d806      	bhi.n	800b042 <__ssvfiscanf_r+0xee>
 800b034:	2b57      	cmp	r3, #87	; 0x57
 800b036:	d810      	bhi.n	800b05a <__ssvfiscanf_r+0x106>
 800b038:	2b25      	cmp	r3, #37	; 0x25
 800b03a:	d0c6      	beq.n	800afca <__ssvfiscanf_r+0x76>
 800b03c:	d856      	bhi.n	800b0ec <__ssvfiscanf_r+0x198>
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d064      	beq.n	800b10c <__ssvfiscanf_r+0x1b8>
 800b042:	2303      	movs	r3, #3
 800b044:	9347      	str	r3, [sp, #284]	; 0x11c
 800b046:	230a      	movs	r3, #10
 800b048:	9342      	str	r3, [sp, #264]	; 0x108
 800b04a:	e071      	b.n	800b130 <__ssvfiscanf_r+0x1dc>
 800b04c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b04e:	fb02 1103 	mla	r1, r2, r3, r1
 800b052:	3930      	subs	r1, #48	; 0x30
 800b054:	9143      	str	r1, [sp, #268]	; 0x10c
 800b056:	4655      	mov	r5, sl
 800b058:	e7d3      	b.n	800b002 <__ssvfiscanf_r+0xae>
 800b05a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b05e:	2a20      	cmp	r2, #32
 800b060:	d8ef      	bhi.n	800b042 <__ssvfiscanf_r+0xee>
 800b062:	a101      	add	r1, pc, #4	; (adr r1, 800b068 <__ssvfiscanf_r+0x114>)
 800b064:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b068:	0800b11b 	.word	0x0800b11b
 800b06c:	0800b043 	.word	0x0800b043
 800b070:	0800b043 	.word	0x0800b043
 800b074:	0800b179 	.word	0x0800b179
 800b078:	0800b043 	.word	0x0800b043
 800b07c:	0800b043 	.word	0x0800b043
 800b080:	0800b043 	.word	0x0800b043
 800b084:	0800b043 	.word	0x0800b043
 800b088:	0800b043 	.word	0x0800b043
 800b08c:	0800b043 	.word	0x0800b043
 800b090:	0800b043 	.word	0x0800b043
 800b094:	0800b18f 	.word	0x0800b18f
 800b098:	0800b165 	.word	0x0800b165
 800b09c:	0800b0f3 	.word	0x0800b0f3
 800b0a0:	0800b0f3 	.word	0x0800b0f3
 800b0a4:	0800b0f3 	.word	0x0800b0f3
 800b0a8:	0800b043 	.word	0x0800b043
 800b0ac:	0800b169 	.word	0x0800b169
 800b0b0:	0800b043 	.word	0x0800b043
 800b0b4:	0800b043 	.word	0x0800b043
 800b0b8:	0800b043 	.word	0x0800b043
 800b0bc:	0800b043 	.word	0x0800b043
 800b0c0:	0800b19f 	.word	0x0800b19f
 800b0c4:	0800b171 	.word	0x0800b171
 800b0c8:	0800b113 	.word	0x0800b113
 800b0cc:	0800b043 	.word	0x0800b043
 800b0d0:	0800b043 	.word	0x0800b043
 800b0d4:	0800b19b 	.word	0x0800b19b
 800b0d8:	0800b043 	.word	0x0800b043
 800b0dc:	0800b165 	.word	0x0800b165
 800b0e0:	0800b043 	.word	0x0800b043
 800b0e4:	0800b043 	.word	0x0800b043
 800b0e8:	0800b11b 	.word	0x0800b11b
 800b0ec:	3b45      	subs	r3, #69	; 0x45
 800b0ee:	2b02      	cmp	r3, #2
 800b0f0:	d8a7      	bhi.n	800b042 <__ssvfiscanf_r+0xee>
 800b0f2:	2305      	movs	r3, #5
 800b0f4:	e01b      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b0f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	4798      	blx	r3
 800b0fe:	2800      	cmp	r0, #0
 800b100:	f43f af68 	beq.w	800afd4 <__ssvfiscanf_r+0x80>
 800b104:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b106:	2800      	cmp	r0, #0
 800b108:	f040 808d 	bne.w	800b226 <__ssvfiscanf_r+0x2d2>
 800b10c:	f04f 30ff 	mov.w	r0, #4294967295
 800b110:	e08f      	b.n	800b232 <__ssvfiscanf_r+0x2de>
 800b112:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b114:	f042 0220 	orr.w	r2, r2, #32
 800b118:	9241      	str	r2, [sp, #260]	; 0x104
 800b11a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b11c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b120:	9241      	str	r2, [sp, #260]	; 0x104
 800b122:	2210      	movs	r2, #16
 800b124:	2b6f      	cmp	r3, #111	; 0x6f
 800b126:	9242      	str	r2, [sp, #264]	; 0x108
 800b128:	bf34      	ite	cc
 800b12a:	2303      	movcc	r3, #3
 800b12c:	2304      	movcs	r3, #4
 800b12e:	9347      	str	r3, [sp, #284]	; 0x11c
 800b130:	6863      	ldr	r3, [r4, #4]
 800b132:	2b00      	cmp	r3, #0
 800b134:	dd42      	ble.n	800b1bc <__ssvfiscanf_r+0x268>
 800b136:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b138:	0659      	lsls	r1, r3, #25
 800b13a:	d404      	bmi.n	800b146 <__ssvfiscanf_r+0x1f2>
 800b13c:	6823      	ldr	r3, [r4, #0]
 800b13e:	781a      	ldrb	r2, [r3, #0]
 800b140:	5cba      	ldrb	r2, [r7, r2]
 800b142:	0712      	lsls	r2, r2, #28
 800b144:	d441      	bmi.n	800b1ca <__ssvfiscanf_r+0x276>
 800b146:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b148:	2b02      	cmp	r3, #2
 800b14a:	dc50      	bgt.n	800b1ee <__ssvfiscanf_r+0x29a>
 800b14c:	466b      	mov	r3, sp
 800b14e:	4622      	mov	r2, r4
 800b150:	a941      	add	r1, sp, #260	; 0x104
 800b152:	4630      	mov	r0, r6
 800b154:	f000 f876 	bl	800b244 <_scanf_chars>
 800b158:	2801      	cmp	r0, #1
 800b15a:	d06e      	beq.n	800b23a <__ssvfiscanf_r+0x2e6>
 800b15c:	2802      	cmp	r0, #2
 800b15e:	f47f af20 	bne.w	800afa2 <__ssvfiscanf_r+0x4e>
 800b162:	e7cf      	b.n	800b104 <__ssvfiscanf_r+0x1b0>
 800b164:	220a      	movs	r2, #10
 800b166:	e7dd      	b.n	800b124 <__ssvfiscanf_r+0x1d0>
 800b168:	2300      	movs	r3, #0
 800b16a:	9342      	str	r3, [sp, #264]	; 0x108
 800b16c:	2303      	movs	r3, #3
 800b16e:	e7de      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b170:	2308      	movs	r3, #8
 800b172:	9342      	str	r3, [sp, #264]	; 0x108
 800b174:	2304      	movs	r3, #4
 800b176:	e7da      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b178:	4629      	mov	r1, r5
 800b17a:	4640      	mov	r0, r8
 800b17c:	f000 f9c6 	bl	800b50c <__sccl>
 800b180:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b186:	9341      	str	r3, [sp, #260]	; 0x104
 800b188:	4605      	mov	r5, r0
 800b18a:	2301      	movs	r3, #1
 800b18c:	e7cf      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b18e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b194:	9341      	str	r3, [sp, #260]	; 0x104
 800b196:	2300      	movs	r3, #0
 800b198:	e7c9      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b19a:	2302      	movs	r3, #2
 800b19c:	e7c7      	b.n	800b12e <__ssvfiscanf_r+0x1da>
 800b19e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b1a0:	06c3      	lsls	r3, r0, #27
 800b1a2:	f53f aefe 	bmi.w	800afa2 <__ssvfiscanf_r+0x4e>
 800b1a6:	9b00      	ldr	r3, [sp, #0]
 800b1a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1aa:	1d19      	adds	r1, r3, #4
 800b1ac:	9100      	str	r1, [sp, #0]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f010 0f01 	tst.w	r0, #1
 800b1b4:	bf14      	ite	ne
 800b1b6:	801a      	strhne	r2, [r3, #0]
 800b1b8:	601a      	streq	r2, [r3, #0]
 800b1ba:	e6f2      	b.n	800afa2 <__ssvfiscanf_r+0x4e>
 800b1bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1be:	4621      	mov	r1, r4
 800b1c0:	4630      	mov	r0, r6
 800b1c2:	4798      	blx	r3
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d0b6      	beq.n	800b136 <__ssvfiscanf_r+0x1e2>
 800b1c8:	e79c      	b.n	800b104 <__ssvfiscanf_r+0x1b0>
 800b1ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1cc:	3201      	adds	r2, #1
 800b1ce:	9245      	str	r2, [sp, #276]	; 0x114
 800b1d0:	6862      	ldr	r2, [r4, #4]
 800b1d2:	3a01      	subs	r2, #1
 800b1d4:	2a00      	cmp	r2, #0
 800b1d6:	6062      	str	r2, [r4, #4]
 800b1d8:	dd02      	ble.n	800b1e0 <__ssvfiscanf_r+0x28c>
 800b1da:	3301      	adds	r3, #1
 800b1dc:	6023      	str	r3, [r4, #0]
 800b1de:	e7ad      	b.n	800b13c <__ssvfiscanf_r+0x1e8>
 800b1e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1e2:	4621      	mov	r1, r4
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	4798      	blx	r3
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	d0a7      	beq.n	800b13c <__ssvfiscanf_r+0x1e8>
 800b1ec:	e78a      	b.n	800b104 <__ssvfiscanf_r+0x1b0>
 800b1ee:	2b04      	cmp	r3, #4
 800b1f0:	dc0e      	bgt.n	800b210 <__ssvfiscanf_r+0x2bc>
 800b1f2:	466b      	mov	r3, sp
 800b1f4:	4622      	mov	r2, r4
 800b1f6:	a941      	add	r1, sp, #260	; 0x104
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	f000 f87d 	bl	800b2f8 <_scanf_i>
 800b1fe:	e7ab      	b.n	800b158 <__ssvfiscanf_r+0x204>
 800b200:	0800aea1 	.word	0x0800aea1
 800b204:	0800af1b 	.word	0x0800af1b
 800b208:	0800cfc7 	.word	0x0800cfc7
 800b20c:	0800d2ba 	.word	0x0800d2ba
 800b210:	4b0b      	ldr	r3, [pc, #44]	; (800b240 <__ssvfiscanf_r+0x2ec>)
 800b212:	2b00      	cmp	r3, #0
 800b214:	f43f aec5 	beq.w	800afa2 <__ssvfiscanf_r+0x4e>
 800b218:	466b      	mov	r3, sp
 800b21a:	4622      	mov	r2, r4
 800b21c:	a941      	add	r1, sp, #260	; 0x104
 800b21e:	4630      	mov	r0, r6
 800b220:	f3af 8000 	nop.w
 800b224:	e798      	b.n	800b158 <__ssvfiscanf_r+0x204>
 800b226:	89a3      	ldrh	r3, [r4, #12]
 800b228:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b22c:	bf18      	it	ne
 800b22e:	f04f 30ff 	movne.w	r0, #4294967295
 800b232:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b23a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b23c:	e7f9      	b.n	800b232 <__ssvfiscanf_r+0x2de>
 800b23e:	bf00      	nop
 800b240:	00000000 	.word	0x00000000

0800b244 <_scanf_chars>:
 800b244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b248:	4615      	mov	r5, r2
 800b24a:	688a      	ldr	r2, [r1, #8]
 800b24c:	4680      	mov	r8, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b932      	cbnz	r2, 800b260 <_scanf_chars+0x1c>
 800b252:	698a      	ldr	r2, [r1, #24]
 800b254:	2a00      	cmp	r2, #0
 800b256:	bf0c      	ite	eq
 800b258:	2201      	moveq	r2, #1
 800b25a:	f04f 32ff 	movne.w	r2, #4294967295
 800b25e:	608a      	str	r2, [r1, #8]
 800b260:	6822      	ldr	r2, [r4, #0]
 800b262:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b2f4 <_scanf_chars+0xb0>
 800b266:	06d1      	lsls	r1, r2, #27
 800b268:	bf5f      	itttt	pl
 800b26a:	681a      	ldrpl	r2, [r3, #0]
 800b26c:	1d11      	addpl	r1, r2, #4
 800b26e:	6019      	strpl	r1, [r3, #0]
 800b270:	6816      	ldrpl	r6, [r2, #0]
 800b272:	2700      	movs	r7, #0
 800b274:	69a0      	ldr	r0, [r4, #24]
 800b276:	b188      	cbz	r0, 800b29c <_scanf_chars+0x58>
 800b278:	2801      	cmp	r0, #1
 800b27a:	d107      	bne.n	800b28c <_scanf_chars+0x48>
 800b27c:	682a      	ldr	r2, [r5, #0]
 800b27e:	7811      	ldrb	r1, [r2, #0]
 800b280:	6962      	ldr	r2, [r4, #20]
 800b282:	5c52      	ldrb	r2, [r2, r1]
 800b284:	b952      	cbnz	r2, 800b29c <_scanf_chars+0x58>
 800b286:	2f00      	cmp	r7, #0
 800b288:	d031      	beq.n	800b2ee <_scanf_chars+0xaa>
 800b28a:	e022      	b.n	800b2d2 <_scanf_chars+0x8e>
 800b28c:	2802      	cmp	r0, #2
 800b28e:	d120      	bne.n	800b2d2 <_scanf_chars+0x8e>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b298:	071b      	lsls	r3, r3, #28
 800b29a:	d41a      	bmi.n	800b2d2 <_scanf_chars+0x8e>
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	06da      	lsls	r2, r3, #27
 800b2a0:	bf5e      	ittt	pl
 800b2a2:	682b      	ldrpl	r3, [r5, #0]
 800b2a4:	781b      	ldrbpl	r3, [r3, #0]
 800b2a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b2aa:	682a      	ldr	r2, [r5, #0]
 800b2ac:	686b      	ldr	r3, [r5, #4]
 800b2ae:	3201      	adds	r2, #1
 800b2b0:	602a      	str	r2, [r5, #0]
 800b2b2:	68a2      	ldr	r2, [r4, #8]
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	3a01      	subs	r2, #1
 800b2b8:	606b      	str	r3, [r5, #4]
 800b2ba:	3701      	adds	r7, #1
 800b2bc:	60a2      	str	r2, [r4, #8]
 800b2be:	b142      	cbz	r2, 800b2d2 <_scanf_chars+0x8e>
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	dcd7      	bgt.n	800b274 <_scanf_chars+0x30>
 800b2c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	4640      	mov	r0, r8
 800b2cc:	4798      	blx	r3
 800b2ce:	2800      	cmp	r0, #0
 800b2d0:	d0d0      	beq.n	800b274 <_scanf_chars+0x30>
 800b2d2:	6823      	ldr	r3, [r4, #0]
 800b2d4:	f013 0310 	ands.w	r3, r3, #16
 800b2d8:	d105      	bne.n	800b2e6 <_scanf_chars+0xa2>
 800b2da:	68e2      	ldr	r2, [r4, #12]
 800b2dc:	3201      	adds	r2, #1
 800b2de:	60e2      	str	r2, [r4, #12]
 800b2e0:	69a2      	ldr	r2, [r4, #24]
 800b2e2:	b102      	cbz	r2, 800b2e6 <_scanf_chars+0xa2>
 800b2e4:	7033      	strb	r3, [r6, #0]
 800b2e6:	6923      	ldr	r3, [r4, #16]
 800b2e8:	443b      	add	r3, r7
 800b2ea:	6123      	str	r3, [r4, #16]
 800b2ec:	2000      	movs	r0, #0
 800b2ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2f2:	bf00      	nop
 800b2f4:	0800cfc7 	.word	0x0800cfc7

0800b2f8 <_scanf_i>:
 800b2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	4698      	mov	r8, r3
 800b2fe:	4b76      	ldr	r3, [pc, #472]	; (800b4d8 <_scanf_i+0x1e0>)
 800b300:	460c      	mov	r4, r1
 800b302:	4682      	mov	sl, r0
 800b304:	4616      	mov	r6, r2
 800b306:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b30a:	b087      	sub	sp, #28
 800b30c:	ab03      	add	r3, sp, #12
 800b30e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b312:	4b72      	ldr	r3, [pc, #456]	; (800b4dc <_scanf_i+0x1e4>)
 800b314:	69a1      	ldr	r1, [r4, #24]
 800b316:	4a72      	ldr	r2, [pc, #456]	; (800b4e0 <_scanf_i+0x1e8>)
 800b318:	2903      	cmp	r1, #3
 800b31a:	bf18      	it	ne
 800b31c:	461a      	movne	r2, r3
 800b31e:	68a3      	ldr	r3, [r4, #8]
 800b320:	9201      	str	r2, [sp, #4]
 800b322:	1e5a      	subs	r2, r3, #1
 800b324:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b328:	bf88      	it	hi
 800b32a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b32e:	4627      	mov	r7, r4
 800b330:	bf82      	ittt	hi
 800b332:	eb03 0905 	addhi.w	r9, r3, r5
 800b336:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b33a:	60a3      	strhi	r3, [r4, #8]
 800b33c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b340:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b344:	bf98      	it	ls
 800b346:	f04f 0900 	movls.w	r9, #0
 800b34a:	6023      	str	r3, [r4, #0]
 800b34c:	463d      	mov	r5, r7
 800b34e:	f04f 0b00 	mov.w	fp, #0
 800b352:	6831      	ldr	r1, [r6, #0]
 800b354:	ab03      	add	r3, sp, #12
 800b356:	7809      	ldrb	r1, [r1, #0]
 800b358:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b35c:	2202      	movs	r2, #2
 800b35e:	f7f4 ff57 	bl	8000210 <memchr>
 800b362:	b328      	cbz	r0, 800b3b0 <_scanf_i+0xb8>
 800b364:	f1bb 0f01 	cmp.w	fp, #1
 800b368:	d159      	bne.n	800b41e <_scanf_i+0x126>
 800b36a:	6862      	ldr	r2, [r4, #4]
 800b36c:	b92a      	cbnz	r2, 800b37a <_scanf_i+0x82>
 800b36e:	6822      	ldr	r2, [r4, #0]
 800b370:	2308      	movs	r3, #8
 800b372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b376:	6063      	str	r3, [r4, #4]
 800b378:	6022      	str	r2, [r4, #0]
 800b37a:	6822      	ldr	r2, [r4, #0]
 800b37c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b380:	6022      	str	r2, [r4, #0]
 800b382:	68a2      	ldr	r2, [r4, #8]
 800b384:	1e51      	subs	r1, r2, #1
 800b386:	60a1      	str	r1, [r4, #8]
 800b388:	b192      	cbz	r2, 800b3b0 <_scanf_i+0xb8>
 800b38a:	6832      	ldr	r2, [r6, #0]
 800b38c:	1c51      	adds	r1, r2, #1
 800b38e:	6031      	str	r1, [r6, #0]
 800b390:	7812      	ldrb	r2, [r2, #0]
 800b392:	f805 2b01 	strb.w	r2, [r5], #1
 800b396:	6872      	ldr	r2, [r6, #4]
 800b398:	3a01      	subs	r2, #1
 800b39a:	2a00      	cmp	r2, #0
 800b39c:	6072      	str	r2, [r6, #4]
 800b39e:	dc07      	bgt.n	800b3b0 <_scanf_i+0xb8>
 800b3a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b3a4:	4631      	mov	r1, r6
 800b3a6:	4650      	mov	r0, sl
 800b3a8:	4790      	blx	r2
 800b3aa:	2800      	cmp	r0, #0
 800b3ac:	f040 8085 	bne.w	800b4ba <_scanf_i+0x1c2>
 800b3b0:	f10b 0b01 	add.w	fp, fp, #1
 800b3b4:	f1bb 0f03 	cmp.w	fp, #3
 800b3b8:	d1cb      	bne.n	800b352 <_scanf_i+0x5a>
 800b3ba:	6863      	ldr	r3, [r4, #4]
 800b3bc:	b90b      	cbnz	r3, 800b3c2 <_scanf_i+0xca>
 800b3be:	230a      	movs	r3, #10
 800b3c0:	6063      	str	r3, [r4, #4]
 800b3c2:	6863      	ldr	r3, [r4, #4]
 800b3c4:	4947      	ldr	r1, [pc, #284]	; (800b4e4 <_scanf_i+0x1ec>)
 800b3c6:	6960      	ldr	r0, [r4, #20]
 800b3c8:	1ac9      	subs	r1, r1, r3
 800b3ca:	f000 f89f 	bl	800b50c <__sccl>
 800b3ce:	f04f 0b00 	mov.w	fp, #0
 800b3d2:	68a3      	ldr	r3, [r4, #8]
 800b3d4:	6822      	ldr	r2, [r4, #0]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d03d      	beq.n	800b456 <_scanf_i+0x15e>
 800b3da:	6831      	ldr	r1, [r6, #0]
 800b3dc:	6960      	ldr	r0, [r4, #20]
 800b3de:	f891 c000 	ldrb.w	ip, [r1]
 800b3e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d035      	beq.n	800b456 <_scanf_i+0x15e>
 800b3ea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b3ee:	d124      	bne.n	800b43a <_scanf_i+0x142>
 800b3f0:	0510      	lsls	r0, r2, #20
 800b3f2:	d522      	bpl.n	800b43a <_scanf_i+0x142>
 800b3f4:	f10b 0b01 	add.w	fp, fp, #1
 800b3f8:	f1b9 0f00 	cmp.w	r9, #0
 800b3fc:	d003      	beq.n	800b406 <_scanf_i+0x10e>
 800b3fe:	3301      	adds	r3, #1
 800b400:	f109 39ff 	add.w	r9, r9, #4294967295
 800b404:	60a3      	str	r3, [r4, #8]
 800b406:	6873      	ldr	r3, [r6, #4]
 800b408:	3b01      	subs	r3, #1
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	6073      	str	r3, [r6, #4]
 800b40e:	dd1b      	ble.n	800b448 <_scanf_i+0x150>
 800b410:	6833      	ldr	r3, [r6, #0]
 800b412:	3301      	adds	r3, #1
 800b414:	6033      	str	r3, [r6, #0]
 800b416:	68a3      	ldr	r3, [r4, #8]
 800b418:	3b01      	subs	r3, #1
 800b41a:	60a3      	str	r3, [r4, #8]
 800b41c:	e7d9      	b.n	800b3d2 <_scanf_i+0xda>
 800b41e:	f1bb 0f02 	cmp.w	fp, #2
 800b422:	d1ae      	bne.n	800b382 <_scanf_i+0x8a>
 800b424:	6822      	ldr	r2, [r4, #0]
 800b426:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b42a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b42e:	d1bf      	bne.n	800b3b0 <_scanf_i+0xb8>
 800b430:	2310      	movs	r3, #16
 800b432:	6063      	str	r3, [r4, #4]
 800b434:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b438:	e7a2      	b.n	800b380 <_scanf_i+0x88>
 800b43a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b43e:	6022      	str	r2, [r4, #0]
 800b440:	780b      	ldrb	r3, [r1, #0]
 800b442:	f805 3b01 	strb.w	r3, [r5], #1
 800b446:	e7de      	b.n	800b406 <_scanf_i+0x10e>
 800b448:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b44c:	4631      	mov	r1, r6
 800b44e:	4650      	mov	r0, sl
 800b450:	4798      	blx	r3
 800b452:	2800      	cmp	r0, #0
 800b454:	d0df      	beq.n	800b416 <_scanf_i+0x11e>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	05db      	lsls	r3, r3, #23
 800b45a:	d50d      	bpl.n	800b478 <_scanf_i+0x180>
 800b45c:	42bd      	cmp	r5, r7
 800b45e:	d909      	bls.n	800b474 <_scanf_i+0x17c>
 800b460:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b464:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b468:	4632      	mov	r2, r6
 800b46a:	4650      	mov	r0, sl
 800b46c:	4798      	blx	r3
 800b46e:	f105 39ff 	add.w	r9, r5, #4294967295
 800b472:	464d      	mov	r5, r9
 800b474:	42bd      	cmp	r5, r7
 800b476:	d02d      	beq.n	800b4d4 <_scanf_i+0x1dc>
 800b478:	6822      	ldr	r2, [r4, #0]
 800b47a:	f012 0210 	ands.w	r2, r2, #16
 800b47e:	d113      	bne.n	800b4a8 <_scanf_i+0x1b0>
 800b480:	702a      	strb	r2, [r5, #0]
 800b482:	6863      	ldr	r3, [r4, #4]
 800b484:	9e01      	ldr	r6, [sp, #4]
 800b486:	4639      	mov	r1, r7
 800b488:	4650      	mov	r0, sl
 800b48a:	47b0      	blx	r6
 800b48c:	6821      	ldr	r1, [r4, #0]
 800b48e:	f8d8 3000 	ldr.w	r3, [r8]
 800b492:	f011 0f20 	tst.w	r1, #32
 800b496:	d013      	beq.n	800b4c0 <_scanf_i+0x1c8>
 800b498:	1d1a      	adds	r2, r3, #4
 800b49a:	f8c8 2000 	str.w	r2, [r8]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	6018      	str	r0, [r3, #0]
 800b4a2:	68e3      	ldr	r3, [r4, #12]
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	60e3      	str	r3, [r4, #12]
 800b4a8:	1bed      	subs	r5, r5, r7
 800b4aa:	44ab      	add	fp, r5
 800b4ac:	6925      	ldr	r5, [r4, #16]
 800b4ae:	445d      	add	r5, fp
 800b4b0:	6125      	str	r5, [r4, #16]
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	b007      	add	sp, #28
 800b4b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ba:	f04f 0b00 	mov.w	fp, #0
 800b4be:	e7ca      	b.n	800b456 <_scanf_i+0x15e>
 800b4c0:	1d1a      	adds	r2, r3, #4
 800b4c2:	f8c8 2000 	str.w	r2, [r8]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f011 0f01 	tst.w	r1, #1
 800b4cc:	bf14      	ite	ne
 800b4ce:	8018      	strhne	r0, [r3, #0]
 800b4d0:	6018      	streq	r0, [r3, #0]
 800b4d2:	e7e6      	b.n	800b4a2 <_scanf_i+0x1aa>
 800b4d4:	2001      	movs	r0, #1
 800b4d6:	e7ed      	b.n	800b4b4 <_scanf_i+0x1bc>
 800b4d8:	0800cc00 	.word	0x0800cc00
 800b4dc:	0800b661 	.word	0x0800b661
 800b4e0:	08009701 	.word	0x08009701
 800b4e4:	0800d2de 	.word	0x0800d2de

0800b4e8 <_read_r>:
 800b4e8:	b538      	push	{r3, r4, r5, lr}
 800b4ea:	4d07      	ldr	r5, [pc, #28]	; (800b508 <_read_r+0x20>)
 800b4ec:	4604      	mov	r4, r0
 800b4ee:	4608      	mov	r0, r1
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	602a      	str	r2, [r5, #0]
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	f7f7 fb46 	bl	8002b88 <_read>
 800b4fc:	1c43      	adds	r3, r0, #1
 800b4fe:	d102      	bne.n	800b506 <_read_r+0x1e>
 800b500:	682b      	ldr	r3, [r5, #0]
 800b502:	b103      	cbz	r3, 800b506 <_read_r+0x1e>
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	bd38      	pop	{r3, r4, r5, pc}
 800b508:	20000644 	.word	0x20000644

0800b50c <__sccl>:
 800b50c:	b570      	push	{r4, r5, r6, lr}
 800b50e:	780b      	ldrb	r3, [r1, #0]
 800b510:	4604      	mov	r4, r0
 800b512:	2b5e      	cmp	r3, #94	; 0x5e
 800b514:	bf0b      	itete	eq
 800b516:	784b      	ldrbeq	r3, [r1, #1]
 800b518:	1c48      	addne	r0, r1, #1
 800b51a:	1c88      	addeq	r0, r1, #2
 800b51c:	2200      	movne	r2, #0
 800b51e:	bf08      	it	eq
 800b520:	2201      	moveq	r2, #1
 800b522:	1e61      	subs	r1, r4, #1
 800b524:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b528:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b52c:	42a9      	cmp	r1, r5
 800b52e:	d1fb      	bne.n	800b528 <__sccl+0x1c>
 800b530:	b90b      	cbnz	r3, 800b536 <__sccl+0x2a>
 800b532:	3801      	subs	r0, #1
 800b534:	bd70      	pop	{r4, r5, r6, pc}
 800b536:	f082 0201 	eor.w	r2, r2, #1
 800b53a:	54e2      	strb	r2, [r4, r3]
 800b53c:	4605      	mov	r5, r0
 800b53e:	4628      	mov	r0, r5
 800b540:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b544:	292d      	cmp	r1, #45	; 0x2d
 800b546:	d006      	beq.n	800b556 <__sccl+0x4a>
 800b548:	295d      	cmp	r1, #93	; 0x5d
 800b54a:	d0f3      	beq.n	800b534 <__sccl+0x28>
 800b54c:	b909      	cbnz	r1, 800b552 <__sccl+0x46>
 800b54e:	4628      	mov	r0, r5
 800b550:	e7f0      	b.n	800b534 <__sccl+0x28>
 800b552:	460b      	mov	r3, r1
 800b554:	e7f1      	b.n	800b53a <__sccl+0x2e>
 800b556:	786e      	ldrb	r6, [r5, #1]
 800b558:	2e5d      	cmp	r6, #93	; 0x5d
 800b55a:	d0fa      	beq.n	800b552 <__sccl+0x46>
 800b55c:	42b3      	cmp	r3, r6
 800b55e:	dcf8      	bgt.n	800b552 <__sccl+0x46>
 800b560:	3502      	adds	r5, #2
 800b562:	4619      	mov	r1, r3
 800b564:	3101      	adds	r1, #1
 800b566:	428e      	cmp	r6, r1
 800b568:	5462      	strb	r2, [r4, r1]
 800b56a:	dcfb      	bgt.n	800b564 <__sccl+0x58>
 800b56c:	1af1      	subs	r1, r6, r3
 800b56e:	3901      	subs	r1, #1
 800b570:	1c58      	adds	r0, r3, #1
 800b572:	42b3      	cmp	r3, r6
 800b574:	bfa8      	it	ge
 800b576:	2100      	movge	r1, #0
 800b578:	1843      	adds	r3, r0, r1
 800b57a:	e7e0      	b.n	800b53e <__sccl+0x32>

0800b57c <_strtoul_l.constprop.0>:
 800b57c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b580:	4f36      	ldr	r7, [pc, #216]	; (800b65c <_strtoul_l.constprop.0+0xe0>)
 800b582:	4686      	mov	lr, r0
 800b584:	460d      	mov	r5, r1
 800b586:	4628      	mov	r0, r5
 800b588:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b58c:	5de6      	ldrb	r6, [r4, r7]
 800b58e:	f016 0608 	ands.w	r6, r6, #8
 800b592:	d1f8      	bne.n	800b586 <_strtoul_l.constprop.0+0xa>
 800b594:	2c2d      	cmp	r4, #45	; 0x2d
 800b596:	d12f      	bne.n	800b5f8 <_strtoul_l.constprop.0+0x7c>
 800b598:	782c      	ldrb	r4, [r5, #0]
 800b59a:	2601      	movs	r6, #1
 800b59c:	1c85      	adds	r5, r0, #2
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d057      	beq.n	800b652 <_strtoul_l.constprop.0+0xd6>
 800b5a2:	2b10      	cmp	r3, #16
 800b5a4:	d109      	bne.n	800b5ba <_strtoul_l.constprop.0+0x3e>
 800b5a6:	2c30      	cmp	r4, #48	; 0x30
 800b5a8:	d107      	bne.n	800b5ba <_strtoul_l.constprop.0+0x3e>
 800b5aa:	7828      	ldrb	r0, [r5, #0]
 800b5ac:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b5b0:	2858      	cmp	r0, #88	; 0x58
 800b5b2:	d149      	bne.n	800b648 <_strtoul_l.constprop.0+0xcc>
 800b5b4:	786c      	ldrb	r4, [r5, #1]
 800b5b6:	2310      	movs	r3, #16
 800b5b8:	3502      	adds	r5, #2
 800b5ba:	f04f 38ff 	mov.w	r8, #4294967295
 800b5be:	2700      	movs	r7, #0
 800b5c0:	fbb8 f8f3 	udiv	r8, r8, r3
 800b5c4:	fb03 f908 	mul.w	r9, r3, r8
 800b5c8:	ea6f 0909 	mvn.w	r9, r9
 800b5cc:	4638      	mov	r0, r7
 800b5ce:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b5d2:	f1bc 0f09 	cmp.w	ip, #9
 800b5d6:	d814      	bhi.n	800b602 <_strtoul_l.constprop.0+0x86>
 800b5d8:	4664      	mov	r4, ip
 800b5da:	42a3      	cmp	r3, r4
 800b5dc:	dd22      	ble.n	800b624 <_strtoul_l.constprop.0+0xa8>
 800b5de:	2f00      	cmp	r7, #0
 800b5e0:	db1d      	blt.n	800b61e <_strtoul_l.constprop.0+0xa2>
 800b5e2:	4580      	cmp	r8, r0
 800b5e4:	d31b      	bcc.n	800b61e <_strtoul_l.constprop.0+0xa2>
 800b5e6:	d101      	bne.n	800b5ec <_strtoul_l.constprop.0+0x70>
 800b5e8:	45a1      	cmp	r9, r4
 800b5ea:	db18      	blt.n	800b61e <_strtoul_l.constprop.0+0xa2>
 800b5ec:	fb00 4003 	mla	r0, r0, r3, r4
 800b5f0:	2701      	movs	r7, #1
 800b5f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5f6:	e7ea      	b.n	800b5ce <_strtoul_l.constprop.0+0x52>
 800b5f8:	2c2b      	cmp	r4, #43	; 0x2b
 800b5fa:	bf04      	itt	eq
 800b5fc:	782c      	ldrbeq	r4, [r5, #0]
 800b5fe:	1c85      	addeq	r5, r0, #2
 800b600:	e7cd      	b.n	800b59e <_strtoul_l.constprop.0+0x22>
 800b602:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b606:	f1bc 0f19 	cmp.w	ip, #25
 800b60a:	d801      	bhi.n	800b610 <_strtoul_l.constprop.0+0x94>
 800b60c:	3c37      	subs	r4, #55	; 0x37
 800b60e:	e7e4      	b.n	800b5da <_strtoul_l.constprop.0+0x5e>
 800b610:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b614:	f1bc 0f19 	cmp.w	ip, #25
 800b618:	d804      	bhi.n	800b624 <_strtoul_l.constprop.0+0xa8>
 800b61a:	3c57      	subs	r4, #87	; 0x57
 800b61c:	e7dd      	b.n	800b5da <_strtoul_l.constprop.0+0x5e>
 800b61e:	f04f 37ff 	mov.w	r7, #4294967295
 800b622:	e7e6      	b.n	800b5f2 <_strtoul_l.constprop.0+0x76>
 800b624:	2f00      	cmp	r7, #0
 800b626:	da07      	bge.n	800b638 <_strtoul_l.constprop.0+0xbc>
 800b628:	2322      	movs	r3, #34	; 0x22
 800b62a:	f8ce 3000 	str.w	r3, [lr]
 800b62e:	f04f 30ff 	mov.w	r0, #4294967295
 800b632:	b932      	cbnz	r2, 800b642 <_strtoul_l.constprop.0+0xc6>
 800b634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b638:	b106      	cbz	r6, 800b63c <_strtoul_l.constprop.0+0xc0>
 800b63a:	4240      	negs	r0, r0
 800b63c:	2a00      	cmp	r2, #0
 800b63e:	d0f9      	beq.n	800b634 <_strtoul_l.constprop.0+0xb8>
 800b640:	b107      	cbz	r7, 800b644 <_strtoul_l.constprop.0+0xc8>
 800b642:	1e69      	subs	r1, r5, #1
 800b644:	6011      	str	r1, [r2, #0]
 800b646:	e7f5      	b.n	800b634 <_strtoul_l.constprop.0+0xb8>
 800b648:	2430      	movs	r4, #48	; 0x30
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d1b5      	bne.n	800b5ba <_strtoul_l.constprop.0+0x3e>
 800b64e:	2308      	movs	r3, #8
 800b650:	e7b3      	b.n	800b5ba <_strtoul_l.constprop.0+0x3e>
 800b652:	2c30      	cmp	r4, #48	; 0x30
 800b654:	d0a9      	beq.n	800b5aa <_strtoul_l.constprop.0+0x2e>
 800b656:	230a      	movs	r3, #10
 800b658:	e7af      	b.n	800b5ba <_strtoul_l.constprop.0+0x3e>
 800b65a:	bf00      	nop
 800b65c:	0800cfc7 	.word	0x0800cfc7

0800b660 <_strtoul_r>:
 800b660:	f7ff bf8c 	b.w	800b57c <_strtoul_l.constprop.0>

0800b664 <__submore>:
 800b664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b668:	460c      	mov	r4, r1
 800b66a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b66c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b670:	4299      	cmp	r1, r3
 800b672:	d11d      	bne.n	800b6b0 <__submore+0x4c>
 800b674:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b678:	f7fd fa18 	bl	8008aac <_malloc_r>
 800b67c:	b918      	cbnz	r0, 800b686 <__submore+0x22>
 800b67e:	f04f 30ff 	mov.w	r0, #4294967295
 800b682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b68a:	63a3      	str	r3, [r4, #56]	; 0x38
 800b68c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b690:	6360      	str	r0, [r4, #52]	; 0x34
 800b692:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b696:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b69a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b69e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b6a2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b6a6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b6aa:	6020      	str	r0, [r4, #0]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e7e8      	b.n	800b682 <__submore+0x1e>
 800b6b0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b6b2:	0077      	lsls	r7, r6, #1
 800b6b4:	463a      	mov	r2, r7
 800b6b6:	f000 fa25 	bl	800bb04 <_realloc_r>
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d0de      	beq.n	800b67e <__submore+0x1a>
 800b6c0:	eb00 0806 	add.w	r8, r0, r6
 800b6c4:	4601      	mov	r1, r0
 800b6c6:	4632      	mov	r2, r6
 800b6c8:	4640      	mov	r0, r8
 800b6ca:	f7fe fed9 	bl	800a480 <memcpy>
 800b6ce:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b6d2:	f8c4 8000 	str.w	r8, [r4]
 800b6d6:	e7e9      	b.n	800b6ac <__submore+0x48>

0800b6d8 <__assert_func>:
 800b6d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6da:	4614      	mov	r4, r2
 800b6dc:	461a      	mov	r2, r3
 800b6de:	4b09      	ldr	r3, [pc, #36]	; (800b704 <__assert_func+0x2c>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4605      	mov	r5, r0
 800b6e4:	68d8      	ldr	r0, [r3, #12]
 800b6e6:	b14c      	cbz	r4, 800b6fc <__assert_func+0x24>
 800b6e8:	4b07      	ldr	r3, [pc, #28]	; (800b708 <__assert_func+0x30>)
 800b6ea:	9100      	str	r1, [sp, #0]
 800b6ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6f0:	4906      	ldr	r1, [pc, #24]	; (800b70c <__assert_func+0x34>)
 800b6f2:	462b      	mov	r3, r5
 800b6f4:	f000 f9a6 	bl	800ba44 <fiprintf>
 800b6f8:	f000 fc5a 	bl	800bfb0 <abort>
 800b6fc:	4b04      	ldr	r3, [pc, #16]	; (800b710 <__assert_func+0x38>)
 800b6fe:	461c      	mov	r4, r3
 800b700:	e7f3      	b.n	800b6ea <__assert_func+0x12>
 800b702:	bf00      	nop
 800b704:	2000009c 	.word	0x2000009c
 800b708:	0800d2e0 	.word	0x0800d2e0
 800b70c:	0800d2ed 	.word	0x0800d2ed
 800b710:	0800d31b 	.word	0x0800d31b

0800b714 <__sflush_r>:
 800b714:	898a      	ldrh	r2, [r1, #12]
 800b716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b71a:	4605      	mov	r5, r0
 800b71c:	0710      	lsls	r0, r2, #28
 800b71e:	460c      	mov	r4, r1
 800b720:	d458      	bmi.n	800b7d4 <__sflush_r+0xc0>
 800b722:	684b      	ldr	r3, [r1, #4]
 800b724:	2b00      	cmp	r3, #0
 800b726:	dc05      	bgt.n	800b734 <__sflush_r+0x20>
 800b728:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	dc02      	bgt.n	800b734 <__sflush_r+0x20>
 800b72e:	2000      	movs	r0, #0
 800b730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b734:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b736:	2e00      	cmp	r6, #0
 800b738:	d0f9      	beq.n	800b72e <__sflush_r+0x1a>
 800b73a:	2300      	movs	r3, #0
 800b73c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b740:	682f      	ldr	r7, [r5, #0]
 800b742:	602b      	str	r3, [r5, #0]
 800b744:	d032      	beq.n	800b7ac <__sflush_r+0x98>
 800b746:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b748:	89a3      	ldrh	r3, [r4, #12]
 800b74a:	075a      	lsls	r2, r3, #29
 800b74c:	d505      	bpl.n	800b75a <__sflush_r+0x46>
 800b74e:	6863      	ldr	r3, [r4, #4]
 800b750:	1ac0      	subs	r0, r0, r3
 800b752:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b754:	b10b      	cbz	r3, 800b75a <__sflush_r+0x46>
 800b756:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b758:	1ac0      	subs	r0, r0, r3
 800b75a:	2300      	movs	r3, #0
 800b75c:	4602      	mov	r2, r0
 800b75e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b760:	6a21      	ldr	r1, [r4, #32]
 800b762:	4628      	mov	r0, r5
 800b764:	47b0      	blx	r6
 800b766:	1c43      	adds	r3, r0, #1
 800b768:	89a3      	ldrh	r3, [r4, #12]
 800b76a:	d106      	bne.n	800b77a <__sflush_r+0x66>
 800b76c:	6829      	ldr	r1, [r5, #0]
 800b76e:	291d      	cmp	r1, #29
 800b770:	d82c      	bhi.n	800b7cc <__sflush_r+0xb8>
 800b772:	4a2a      	ldr	r2, [pc, #168]	; (800b81c <__sflush_r+0x108>)
 800b774:	40ca      	lsrs	r2, r1
 800b776:	07d6      	lsls	r6, r2, #31
 800b778:	d528      	bpl.n	800b7cc <__sflush_r+0xb8>
 800b77a:	2200      	movs	r2, #0
 800b77c:	6062      	str	r2, [r4, #4]
 800b77e:	04d9      	lsls	r1, r3, #19
 800b780:	6922      	ldr	r2, [r4, #16]
 800b782:	6022      	str	r2, [r4, #0]
 800b784:	d504      	bpl.n	800b790 <__sflush_r+0x7c>
 800b786:	1c42      	adds	r2, r0, #1
 800b788:	d101      	bne.n	800b78e <__sflush_r+0x7a>
 800b78a:	682b      	ldr	r3, [r5, #0]
 800b78c:	b903      	cbnz	r3, 800b790 <__sflush_r+0x7c>
 800b78e:	6560      	str	r0, [r4, #84]	; 0x54
 800b790:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b792:	602f      	str	r7, [r5, #0]
 800b794:	2900      	cmp	r1, #0
 800b796:	d0ca      	beq.n	800b72e <__sflush_r+0x1a>
 800b798:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b79c:	4299      	cmp	r1, r3
 800b79e:	d002      	beq.n	800b7a6 <__sflush_r+0x92>
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	f7fd f917 	bl	80089d4 <_free_r>
 800b7a6:	2000      	movs	r0, #0
 800b7a8:	6360      	str	r0, [r4, #52]	; 0x34
 800b7aa:	e7c1      	b.n	800b730 <__sflush_r+0x1c>
 800b7ac:	6a21      	ldr	r1, [r4, #32]
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	47b0      	blx	r6
 800b7b4:	1c41      	adds	r1, r0, #1
 800b7b6:	d1c7      	bne.n	800b748 <__sflush_r+0x34>
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d0c4      	beq.n	800b748 <__sflush_r+0x34>
 800b7be:	2b1d      	cmp	r3, #29
 800b7c0:	d001      	beq.n	800b7c6 <__sflush_r+0xb2>
 800b7c2:	2b16      	cmp	r3, #22
 800b7c4:	d101      	bne.n	800b7ca <__sflush_r+0xb6>
 800b7c6:	602f      	str	r7, [r5, #0]
 800b7c8:	e7b1      	b.n	800b72e <__sflush_r+0x1a>
 800b7ca:	89a3      	ldrh	r3, [r4, #12]
 800b7cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d0:	81a3      	strh	r3, [r4, #12]
 800b7d2:	e7ad      	b.n	800b730 <__sflush_r+0x1c>
 800b7d4:	690f      	ldr	r7, [r1, #16]
 800b7d6:	2f00      	cmp	r7, #0
 800b7d8:	d0a9      	beq.n	800b72e <__sflush_r+0x1a>
 800b7da:	0793      	lsls	r3, r2, #30
 800b7dc:	680e      	ldr	r6, [r1, #0]
 800b7de:	bf08      	it	eq
 800b7e0:	694b      	ldreq	r3, [r1, #20]
 800b7e2:	600f      	str	r7, [r1, #0]
 800b7e4:	bf18      	it	ne
 800b7e6:	2300      	movne	r3, #0
 800b7e8:	eba6 0807 	sub.w	r8, r6, r7
 800b7ec:	608b      	str	r3, [r1, #8]
 800b7ee:	f1b8 0f00 	cmp.w	r8, #0
 800b7f2:	dd9c      	ble.n	800b72e <__sflush_r+0x1a>
 800b7f4:	6a21      	ldr	r1, [r4, #32]
 800b7f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7f8:	4643      	mov	r3, r8
 800b7fa:	463a      	mov	r2, r7
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	47b0      	blx	r6
 800b800:	2800      	cmp	r0, #0
 800b802:	dc06      	bgt.n	800b812 <__sflush_r+0xfe>
 800b804:	89a3      	ldrh	r3, [r4, #12]
 800b806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b80a:	81a3      	strh	r3, [r4, #12]
 800b80c:	f04f 30ff 	mov.w	r0, #4294967295
 800b810:	e78e      	b.n	800b730 <__sflush_r+0x1c>
 800b812:	4407      	add	r7, r0
 800b814:	eba8 0800 	sub.w	r8, r8, r0
 800b818:	e7e9      	b.n	800b7ee <__sflush_r+0xda>
 800b81a:	bf00      	nop
 800b81c:	20400001 	.word	0x20400001

0800b820 <_fflush_r>:
 800b820:	b538      	push	{r3, r4, r5, lr}
 800b822:	690b      	ldr	r3, [r1, #16]
 800b824:	4605      	mov	r5, r0
 800b826:	460c      	mov	r4, r1
 800b828:	b913      	cbnz	r3, 800b830 <_fflush_r+0x10>
 800b82a:	2500      	movs	r5, #0
 800b82c:	4628      	mov	r0, r5
 800b82e:	bd38      	pop	{r3, r4, r5, pc}
 800b830:	b118      	cbz	r0, 800b83a <_fflush_r+0x1a>
 800b832:	6983      	ldr	r3, [r0, #24]
 800b834:	b90b      	cbnz	r3, 800b83a <_fflush_r+0x1a>
 800b836:	f000 f887 	bl	800b948 <__sinit>
 800b83a:	4b14      	ldr	r3, [pc, #80]	; (800b88c <_fflush_r+0x6c>)
 800b83c:	429c      	cmp	r4, r3
 800b83e:	d11b      	bne.n	800b878 <_fflush_r+0x58>
 800b840:	686c      	ldr	r4, [r5, #4]
 800b842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0ef      	beq.n	800b82a <_fflush_r+0xa>
 800b84a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b84c:	07d0      	lsls	r0, r2, #31
 800b84e:	d404      	bmi.n	800b85a <_fflush_r+0x3a>
 800b850:	0599      	lsls	r1, r3, #22
 800b852:	d402      	bmi.n	800b85a <_fflush_r+0x3a>
 800b854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b856:	f000 f927 	bl	800baa8 <__retarget_lock_acquire_recursive>
 800b85a:	4628      	mov	r0, r5
 800b85c:	4621      	mov	r1, r4
 800b85e:	f7ff ff59 	bl	800b714 <__sflush_r>
 800b862:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b864:	07da      	lsls	r2, r3, #31
 800b866:	4605      	mov	r5, r0
 800b868:	d4e0      	bmi.n	800b82c <_fflush_r+0xc>
 800b86a:	89a3      	ldrh	r3, [r4, #12]
 800b86c:	059b      	lsls	r3, r3, #22
 800b86e:	d4dd      	bmi.n	800b82c <_fflush_r+0xc>
 800b870:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b872:	f000 f91a 	bl	800baaa <__retarget_lock_release_recursive>
 800b876:	e7d9      	b.n	800b82c <_fflush_r+0xc>
 800b878:	4b05      	ldr	r3, [pc, #20]	; (800b890 <_fflush_r+0x70>)
 800b87a:	429c      	cmp	r4, r3
 800b87c:	d101      	bne.n	800b882 <_fflush_r+0x62>
 800b87e:	68ac      	ldr	r4, [r5, #8]
 800b880:	e7df      	b.n	800b842 <_fflush_r+0x22>
 800b882:	4b04      	ldr	r3, [pc, #16]	; (800b894 <_fflush_r+0x74>)
 800b884:	429c      	cmp	r4, r3
 800b886:	bf08      	it	eq
 800b888:	68ec      	ldreq	r4, [r5, #12]
 800b88a:	e7da      	b.n	800b842 <_fflush_r+0x22>
 800b88c:	0800d33c 	.word	0x0800d33c
 800b890:	0800d35c 	.word	0x0800d35c
 800b894:	0800d31c 	.word	0x0800d31c

0800b898 <std>:
 800b898:	2300      	movs	r3, #0
 800b89a:	b510      	push	{r4, lr}
 800b89c:	4604      	mov	r4, r0
 800b89e:	e9c0 3300 	strd	r3, r3, [r0]
 800b8a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8a6:	6083      	str	r3, [r0, #8]
 800b8a8:	8181      	strh	r1, [r0, #12]
 800b8aa:	6643      	str	r3, [r0, #100]	; 0x64
 800b8ac:	81c2      	strh	r2, [r0, #14]
 800b8ae:	6183      	str	r3, [r0, #24]
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	2208      	movs	r2, #8
 800b8b4:	305c      	adds	r0, #92	; 0x5c
 800b8b6:	f7fd f885 	bl	80089c4 <memset>
 800b8ba:	4b05      	ldr	r3, [pc, #20]	; (800b8d0 <std+0x38>)
 800b8bc:	6263      	str	r3, [r4, #36]	; 0x24
 800b8be:	4b05      	ldr	r3, [pc, #20]	; (800b8d4 <std+0x3c>)
 800b8c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8c2:	4b05      	ldr	r3, [pc, #20]	; (800b8d8 <std+0x40>)
 800b8c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8c6:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <std+0x44>)
 800b8c8:	6224      	str	r4, [r4, #32]
 800b8ca:	6323      	str	r3, [r4, #48]	; 0x30
 800b8cc:	bd10      	pop	{r4, pc}
 800b8ce:	bf00      	nop
 800b8d0:	08009521 	.word	0x08009521
 800b8d4:	08009547 	.word	0x08009547
 800b8d8:	0800957f 	.word	0x0800957f
 800b8dc:	080095a3 	.word	0x080095a3

0800b8e0 <_cleanup_r>:
 800b8e0:	4901      	ldr	r1, [pc, #4]	; (800b8e8 <_cleanup_r+0x8>)
 800b8e2:	f000 b8c1 	b.w	800ba68 <_fwalk_reent>
 800b8e6:	bf00      	nop
 800b8e8:	0800b821 	.word	0x0800b821

0800b8ec <__sfmoreglue>:
 800b8ec:	b570      	push	{r4, r5, r6, lr}
 800b8ee:	2268      	movs	r2, #104	; 0x68
 800b8f0:	1e4d      	subs	r5, r1, #1
 800b8f2:	4355      	muls	r5, r2
 800b8f4:	460e      	mov	r6, r1
 800b8f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8fa:	f7fd f8d7 	bl	8008aac <_malloc_r>
 800b8fe:	4604      	mov	r4, r0
 800b900:	b140      	cbz	r0, 800b914 <__sfmoreglue+0x28>
 800b902:	2100      	movs	r1, #0
 800b904:	e9c0 1600 	strd	r1, r6, [r0]
 800b908:	300c      	adds	r0, #12
 800b90a:	60a0      	str	r0, [r4, #8]
 800b90c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b910:	f7fd f858 	bl	80089c4 <memset>
 800b914:	4620      	mov	r0, r4
 800b916:	bd70      	pop	{r4, r5, r6, pc}

0800b918 <__sfp_lock_acquire>:
 800b918:	4801      	ldr	r0, [pc, #4]	; (800b920 <__sfp_lock_acquire+0x8>)
 800b91a:	f000 b8c5 	b.w	800baa8 <__retarget_lock_acquire_recursive>
 800b91e:	bf00      	nop
 800b920:	20000649 	.word	0x20000649

0800b924 <__sfp_lock_release>:
 800b924:	4801      	ldr	r0, [pc, #4]	; (800b92c <__sfp_lock_release+0x8>)
 800b926:	f000 b8c0 	b.w	800baaa <__retarget_lock_release_recursive>
 800b92a:	bf00      	nop
 800b92c:	20000649 	.word	0x20000649

0800b930 <__sinit_lock_acquire>:
 800b930:	4801      	ldr	r0, [pc, #4]	; (800b938 <__sinit_lock_acquire+0x8>)
 800b932:	f000 b8b9 	b.w	800baa8 <__retarget_lock_acquire_recursive>
 800b936:	bf00      	nop
 800b938:	2000064a 	.word	0x2000064a

0800b93c <__sinit_lock_release>:
 800b93c:	4801      	ldr	r0, [pc, #4]	; (800b944 <__sinit_lock_release+0x8>)
 800b93e:	f000 b8b4 	b.w	800baaa <__retarget_lock_release_recursive>
 800b942:	bf00      	nop
 800b944:	2000064a 	.word	0x2000064a

0800b948 <__sinit>:
 800b948:	b510      	push	{r4, lr}
 800b94a:	4604      	mov	r4, r0
 800b94c:	f7ff fff0 	bl	800b930 <__sinit_lock_acquire>
 800b950:	69a3      	ldr	r3, [r4, #24]
 800b952:	b11b      	cbz	r3, 800b95c <__sinit+0x14>
 800b954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b958:	f7ff bff0 	b.w	800b93c <__sinit_lock_release>
 800b95c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b960:	6523      	str	r3, [r4, #80]	; 0x50
 800b962:	4b13      	ldr	r3, [pc, #76]	; (800b9b0 <__sinit+0x68>)
 800b964:	4a13      	ldr	r2, [pc, #76]	; (800b9b4 <__sinit+0x6c>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	62a2      	str	r2, [r4, #40]	; 0x28
 800b96a:	42a3      	cmp	r3, r4
 800b96c:	bf04      	itt	eq
 800b96e:	2301      	moveq	r3, #1
 800b970:	61a3      	streq	r3, [r4, #24]
 800b972:	4620      	mov	r0, r4
 800b974:	f000 f820 	bl	800b9b8 <__sfp>
 800b978:	6060      	str	r0, [r4, #4]
 800b97a:	4620      	mov	r0, r4
 800b97c:	f000 f81c 	bl	800b9b8 <__sfp>
 800b980:	60a0      	str	r0, [r4, #8]
 800b982:	4620      	mov	r0, r4
 800b984:	f000 f818 	bl	800b9b8 <__sfp>
 800b988:	2200      	movs	r2, #0
 800b98a:	60e0      	str	r0, [r4, #12]
 800b98c:	2104      	movs	r1, #4
 800b98e:	6860      	ldr	r0, [r4, #4]
 800b990:	f7ff ff82 	bl	800b898 <std>
 800b994:	68a0      	ldr	r0, [r4, #8]
 800b996:	2201      	movs	r2, #1
 800b998:	2109      	movs	r1, #9
 800b99a:	f7ff ff7d 	bl	800b898 <std>
 800b99e:	68e0      	ldr	r0, [r4, #12]
 800b9a0:	2202      	movs	r2, #2
 800b9a2:	2112      	movs	r1, #18
 800b9a4:	f7ff ff78 	bl	800b898 <std>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	61a3      	str	r3, [r4, #24]
 800b9ac:	e7d2      	b.n	800b954 <__sinit+0xc>
 800b9ae:	bf00      	nop
 800b9b0:	0800cf90 	.word	0x0800cf90
 800b9b4:	0800b8e1 	.word	0x0800b8e1

0800b9b8 <__sfp>:
 800b9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ba:	4607      	mov	r7, r0
 800b9bc:	f7ff ffac 	bl	800b918 <__sfp_lock_acquire>
 800b9c0:	4b1e      	ldr	r3, [pc, #120]	; (800ba3c <__sfp+0x84>)
 800b9c2:	681e      	ldr	r6, [r3, #0]
 800b9c4:	69b3      	ldr	r3, [r6, #24]
 800b9c6:	b913      	cbnz	r3, 800b9ce <__sfp+0x16>
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	f7ff ffbd 	bl	800b948 <__sinit>
 800b9ce:	3648      	adds	r6, #72	; 0x48
 800b9d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	d503      	bpl.n	800b9e0 <__sfp+0x28>
 800b9d8:	6833      	ldr	r3, [r6, #0]
 800b9da:	b30b      	cbz	r3, 800ba20 <__sfp+0x68>
 800b9dc:	6836      	ldr	r6, [r6, #0]
 800b9de:	e7f7      	b.n	800b9d0 <__sfp+0x18>
 800b9e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9e4:	b9d5      	cbnz	r5, 800ba1c <__sfp+0x64>
 800b9e6:	4b16      	ldr	r3, [pc, #88]	; (800ba40 <__sfp+0x88>)
 800b9e8:	60e3      	str	r3, [r4, #12]
 800b9ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9ee:	6665      	str	r5, [r4, #100]	; 0x64
 800b9f0:	f000 f859 	bl	800baa6 <__retarget_lock_init_recursive>
 800b9f4:	f7ff ff96 	bl	800b924 <__sfp_lock_release>
 800b9f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b9fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba00:	6025      	str	r5, [r4, #0]
 800ba02:	61a5      	str	r5, [r4, #24]
 800ba04:	2208      	movs	r2, #8
 800ba06:	4629      	mov	r1, r5
 800ba08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba0c:	f7fc ffda 	bl	80089c4 <memset>
 800ba10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba18:	4620      	mov	r0, r4
 800ba1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba1c:	3468      	adds	r4, #104	; 0x68
 800ba1e:	e7d9      	b.n	800b9d4 <__sfp+0x1c>
 800ba20:	2104      	movs	r1, #4
 800ba22:	4638      	mov	r0, r7
 800ba24:	f7ff ff62 	bl	800b8ec <__sfmoreglue>
 800ba28:	4604      	mov	r4, r0
 800ba2a:	6030      	str	r0, [r6, #0]
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	d1d5      	bne.n	800b9dc <__sfp+0x24>
 800ba30:	f7ff ff78 	bl	800b924 <__sfp_lock_release>
 800ba34:	230c      	movs	r3, #12
 800ba36:	603b      	str	r3, [r7, #0]
 800ba38:	e7ee      	b.n	800ba18 <__sfp+0x60>
 800ba3a:	bf00      	nop
 800ba3c:	0800cf90 	.word	0x0800cf90
 800ba40:	ffff0001 	.word	0xffff0001

0800ba44 <fiprintf>:
 800ba44:	b40e      	push	{r1, r2, r3}
 800ba46:	b503      	push	{r0, r1, lr}
 800ba48:	4601      	mov	r1, r0
 800ba4a:	ab03      	add	r3, sp, #12
 800ba4c:	4805      	ldr	r0, [pc, #20]	; (800ba64 <fiprintf+0x20>)
 800ba4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba52:	6800      	ldr	r0, [r0, #0]
 800ba54:	9301      	str	r3, [sp, #4]
 800ba56:	f000 f8ad 	bl	800bbb4 <_vfiprintf_r>
 800ba5a:	b002      	add	sp, #8
 800ba5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba60:	b003      	add	sp, #12
 800ba62:	4770      	bx	lr
 800ba64:	2000009c 	.word	0x2000009c

0800ba68 <_fwalk_reent>:
 800ba68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba6c:	4606      	mov	r6, r0
 800ba6e:	4688      	mov	r8, r1
 800ba70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba74:	2700      	movs	r7, #0
 800ba76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba7a:	f1b9 0901 	subs.w	r9, r9, #1
 800ba7e:	d505      	bpl.n	800ba8c <_fwalk_reent+0x24>
 800ba80:	6824      	ldr	r4, [r4, #0]
 800ba82:	2c00      	cmp	r4, #0
 800ba84:	d1f7      	bne.n	800ba76 <_fwalk_reent+0xe>
 800ba86:	4638      	mov	r0, r7
 800ba88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8c:	89ab      	ldrh	r3, [r5, #12]
 800ba8e:	2b01      	cmp	r3, #1
 800ba90:	d907      	bls.n	800baa2 <_fwalk_reent+0x3a>
 800ba92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba96:	3301      	adds	r3, #1
 800ba98:	d003      	beq.n	800baa2 <_fwalk_reent+0x3a>
 800ba9a:	4629      	mov	r1, r5
 800ba9c:	4630      	mov	r0, r6
 800ba9e:	47c0      	blx	r8
 800baa0:	4307      	orrs	r7, r0
 800baa2:	3568      	adds	r5, #104	; 0x68
 800baa4:	e7e9      	b.n	800ba7a <_fwalk_reent+0x12>

0800baa6 <__retarget_lock_init_recursive>:
 800baa6:	4770      	bx	lr

0800baa8 <__retarget_lock_acquire_recursive>:
 800baa8:	4770      	bx	lr

0800baaa <__retarget_lock_release_recursive>:
 800baaa:	4770      	bx	lr

0800baac <__ascii_mbtowc>:
 800baac:	b082      	sub	sp, #8
 800baae:	b901      	cbnz	r1, 800bab2 <__ascii_mbtowc+0x6>
 800bab0:	a901      	add	r1, sp, #4
 800bab2:	b142      	cbz	r2, 800bac6 <__ascii_mbtowc+0x1a>
 800bab4:	b14b      	cbz	r3, 800baca <__ascii_mbtowc+0x1e>
 800bab6:	7813      	ldrb	r3, [r2, #0]
 800bab8:	600b      	str	r3, [r1, #0]
 800baba:	7812      	ldrb	r2, [r2, #0]
 800babc:	1e10      	subs	r0, r2, #0
 800babe:	bf18      	it	ne
 800bac0:	2001      	movne	r0, #1
 800bac2:	b002      	add	sp, #8
 800bac4:	4770      	bx	lr
 800bac6:	4610      	mov	r0, r2
 800bac8:	e7fb      	b.n	800bac2 <__ascii_mbtowc+0x16>
 800baca:	f06f 0001 	mvn.w	r0, #1
 800bace:	e7f8      	b.n	800bac2 <__ascii_mbtowc+0x16>

0800bad0 <memmove>:
 800bad0:	4288      	cmp	r0, r1
 800bad2:	b510      	push	{r4, lr}
 800bad4:	eb01 0402 	add.w	r4, r1, r2
 800bad8:	d902      	bls.n	800bae0 <memmove+0x10>
 800bada:	4284      	cmp	r4, r0
 800badc:	4623      	mov	r3, r4
 800bade:	d807      	bhi.n	800baf0 <memmove+0x20>
 800bae0:	1e43      	subs	r3, r0, #1
 800bae2:	42a1      	cmp	r1, r4
 800bae4:	d008      	beq.n	800baf8 <memmove+0x28>
 800bae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800baea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800baee:	e7f8      	b.n	800bae2 <memmove+0x12>
 800baf0:	4402      	add	r2, r0
 800baf2:	4601      	mov	r1, r0
 800baf4:	428a      	cmp	r2, r1
 800baf6:	d100      	bne.n	800bafa <memmove+0x2a>
 800baf8:	bd10      	pop	{r4, pc}
 800bafa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bafe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb02:	e7f7      	b.n	800baf4 <memmove+0x24>

0800bb04 <_realloc_r>:
 800bb04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb08:	4680      	mov	r8, r0
 800bb0a:	4614      	mov	r4, r2
 800bb0c:	460e      	mov	r6, r1
 800bb0e:	b921      	cbnz	r1, 800bb1a <_realloc_r+0x16>
 800bb10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb14:	4611      	mov	r1, r2
 800bb16:	f7fc bfc9 	b.w	8008aac <_malloc_r>
 800bb1a:	b92a      	cbnz	r2, 800bb28 <_realloc_r+0x24>
 800bb1c:	f7fc ff5a 	bl	80089d4 <_free_r>
 800bb20:	4625      	mov	r5, r4
 800bb22:	4628      	mov	r0, r5
 800bb24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb28:	f000 faae 	bl	800c088 <_malloc_usable_size_r>
 800bb2c:	4284      	cmp	r4, r0
 800bb2e:	4607      	mov	r7, r0
 800bb30:	d802      	bhi.n	800bb38 <_realloc_r+0x34>
 800bb32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb36:	d812      	bhi.n	800bb5e <_realloc_r+0x5a>
 800bb38:	4621      	mov	r1, r4
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	f7fc ffb6 	bl	8008aac <_malloc_r>
 800bb40:	4605      	mov	r5, r0
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d0ed      	beq.n	800bb22 <_realloc_r+0x1e>
 800bb46:	42bc      	cmp	r4, r7
 800bb48:	4622      	mov	r2, r4
 800bb4a:	4631      	mov	r1, r6
 800bb4c:	bf28      	it	cs
 800bb4e:	463a      	movcs	r2, r7
 800bb50:	f7fe fc96 	bl	800a480 <memcpy>
 800bb54:	4631      	mov	r1, r6
 800bb56:	4640      	mov	r0, r8
 800bb58:	f7fc ff3c 	bl	80089d4 <_free_r>
 800bb5c:	e7e1      	b.n	800bb22 <_realloc_r+0x1e>
 800bb5e:	4635      	mov	r5, r6
 800bb60:	e7df      	b.n	800bb22 <_realloc_r+0x1e>

0800bb62 <__sfputc_r>:
 800bb62:	6893      	ldr	r3, [r2, #8]
 800bb64:	3b01      	subs	r3, #1
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	b410      	push	{r4}
 800bb6a:	6093      	str	r3, [r2, #8]
 800bb6c:	da08      	bge.n	800bb80 <__sfputc_r+0x1e>
 800bb6e:	6994      	ldr	r4, [r2, #24]
 800bb70:	42a3      	cmp	r3, r4
 800bb72:	db01      	blt.n	800bb78 <__sfputc_r+0x16>
 800bb74:	290a      	cmp	r1, #10
 800bb76:	d103      	bne.n	800bb80 <__sfputc_r+0x1e>
 800bb78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb7c:	f000 b94a 	b.w	800be14 <__swbuf_r>
 800bb80:	6813      	ldr	r3, [r2, #0]
 800bb82:	1c58      	adds	r0, r3, #1
 800bb84:	6010      	str	r0, [r2, #0]
 800bb86:	7019      	strb	r1, [r3, #0]
 800bb88:	4608      	mov	r0, r1
 800bb8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <__sfputs_r>:
 800bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb92:	4606      	mov	r6, r0
 800bb94:	460f      	mov	r7, r1
 800bb96:	4614      	mov	r4, r2
 800bb98:	18d5      	adds	r5, r2, r3
 800bb9a:	42ac      	cmp	r4, r5
 800bb9c:	d101      	bne.n	800bba2 <__sfputs_r+0x12>
 800bb9e:	2000      	movs	r0, #0
 800bba0:	e007      	b.n	800bbb2 <__sfputs_r+0x22>
 800bba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bba6:	463a      	mov	r2, r7
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7ff ffda 	bl	800bb62 <__sfputc_r>
 800bbae:	1c43      	adds	r3, r0, #1
 800bbb0:	d1f3      	bne.n	800bb9a <__sfputs_r+0xa>
 800bbb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bbb4 <_vfiprintf_r>:
 800bbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb8:	460d      	mov	r5, r1
 800bbba:	b09d      	sub	sp, #116	; 0x74
 800bbbc:	4614      	mov	r4, r2
 800bbbe:	4698      	mov	r8, r3
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	b118      	cbz	r0, 800bbcc <_vfiprintf_r+0x18>
 800bbc4:	6983      	ldr	r3, [r0, #24]
 800bbc6:	b90b      	cbnz	r3, 800bbcc <_vfiprintf_r+0x18>
 800bbc8:	f7ff febe 	bl	800b948 <__sinit>
 800bbcc:	4b89      	ldr	r3, [pc, #548]	; (800bdf4 <_vfiprintf_r+0x240>)
 800bbce:	429d      	cmp	r5, r3
 800bbd0:	d11b      	bne.n	800bc0a <_vfiprintf_r+0x56>
 800bbd2:	6875      	ldr	r5, [r6, #4]
 800bbd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbd6:	07d9      	lsls	r1, r3, #31
 800bbd8:	d405      	bmi.n	800bbe6 <_vfiprintf_r+0x32>
 800bbda:	89ab      	ldrh	r3, [r5, #12]
 800bbdc:	059a      	lsls	r2, r3, #22
 800bbde:	d402      	bmi.n	800bbe6 <_vfiprintf_r+0x32>
 800bbe0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbe2:	f7ff ff61 	bl	800baa8 <__retarget_lock_acquire_recursive>
 800bbe6:	89ab      	ldrh	r3, [r5, #12]
 800bbe8:	071b      	lsls	r3, r3, #28
 800bbea:	d501      	bpl.n	800bbf0 <_vfiprintf_r+0x3c>
 800bbec:	692b      	ldr	r3, [r5, #16]
 800bbee:	b9eb      	cbnz	r3, 800bc2c <_vfiprintf_r+0x78>
 800bbf0:	4629      	mov	r1, r5
 800bbf2:	4630      	mov	r0, r6
 800bbf4:	f000 f96e 	bl	800bed4 <__swsetup_r>
 800bbf8:	b1c0      	cbz	r0, 800bc2c <_vfiprintf_r+0x78>
 800bbfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbfc:	07dc      	lsls	r4, r3, #31
 800bbfe:	d50e      	bpl.n	800bc1e <_vfiprintf_r+0x6a>
 800bc00:	f04f 30ff 	mov.w	r0, #4294967295
 800bc04:	b01d      	add	sp, #116	; 0x74
 800bc06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc0a:	4b7b      	ldr	r3, [pc, #492]	; (800bdf8 <_vfiprintf_r+0x244>)
 800bc0c:	429d      	cmp	r5, r3
 800bc0e:	d101      	bne.n	800bc14 <_vfiprintf_r+0x60>
 800bc10:	68b5      	ldr	r5, [r6, #8]
 800bc12:	e7df      	b.n	800bbd4 <_vfiprintf_r+0x20>
 800bc14:	4b79      	ldr	r3, [pc, #484]	; (800bdfc <_vfiprintf_r+0x248>)
 800bc16:	429d      	cmp	r5, r3
 800bc18:	bf08      	it	eq
 800bc1a:	68f5      	ldreq	r5, [r6, #12]
 800bc1c:	e7da      	b.n	800bbd4 <_vfiprintf_r+0x20>
 800bc1e:	89ab      	ldrh	r3, [r5, #12]
 800bc20:	0598      	lsls	r0, r3, #22
 800bc22:	d4ed      	bmi.n	800bc00 <_vfiprintf_r+0x4c>
 800bc24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc26:	f7ff ff40 	bl	800baaa <__retarget_lock_release_recursive>
 800bc2a:	e7e9      	b.n	800bc00 <_vfiprintf_r+0x4c>
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc30:	2320      	movs	r3, #32
 800bc32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc36:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc3a:	2330      	movs	r3, #48	; 0x30
 800bc3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800be00 <_vfiprintf_r+0x24c>
 800bc40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc44:	f04f 0901 	mov.w	r9, #1
 800bc48:	4623      	mov	r3, r4
 800bc4a:	469a      	mov	sl, r3
 800bc4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc50:	b10a      	cbz	r2, 800bc56 <_vfiprintf_r+0xa2>
 800bc52:	2a25      	cmp	r2, #37	; 0x25
 800bc54:	d1f9      	bne.n	800bc4a <_vfiprintf_r+0x96>
 800bc56:	ebba 0b04 	subs.w	fp, sl, r4
 800bc5a:	d00b      	beq.n	800bc74 <_vfiprintf_r+0xc0>
 800bc5c:	465b      	mov	r3, fp
 800bc5e:	4622      	mov	r2, r4
 800bc60:	4629      	mov	r1, r5
 800bc62:	4630      	mov	r0, r6
 800bc64:	f7ff ff94 	bl	800bb90 <__sfputs_r>
 800bc68:	3001      	adds	r0, #1
 800bc6a:	f000 80aa 	beq.w	800bdc2 <_vfiprintf_r+0x20e>
 800bc6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc70:	445a      	add	r2, fp
 800bc72:	9209      	str	r2, [sp, #36]	; 0x24
 800bc74:	f89a 3000 	ldrb.w	r3, [sl]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	f000 80a2 	beq.w	800bdc2 <_vfiprintf_r+0x20e>
 800bc7e:	2300      	movs	r3, #0
 800bc80:	f04f 32ff 	mov.w	r2, #4294967295
 800bc84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc88:	f10a 0a01 	add.w	sl, sl, #1
 800bc8c:	9304      	str	r3, [sp, #16]
 800bc8e:	9307      	str	r3, [sp, #28]
 800bc90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc94:	931a      	str	r3, [sp, #104]	; 0x68
 800bc96:	4654      	mov	r4, sl
 800bc98:	2205      	movs	r2, #5
 800bc9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc9e:	4858      	ldr	r0, [pc, #352]	; (800be00 <_vfiprintf_r+0x24c>)
 800bca0:	f7f4 fab6 	bl	8000210 <memchr>
 800bca4:	9a04      	ldr	r2, [sp, #16]
 800bca6:	b9d8      	cbnz	r0, 800bce0 <_vfiprintf_r+0x12c>
 800bca8:	06d1      	lsls	r1, r2, #27
 800bcaa:	bf44      	itt	mi
 800bcac:	2320      	movmi	r3, #32
 800bcae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcb2:	0713      	lsls	r3, r2, #28
 800bcb4:	bf44      	itt	mi
 800bcb6:	232b      	movmi	r3, #43	; 0x2b
 800bcb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcbc:	f89a 3000 	ldrb.w	r3, [sl]
 800bcc0:	2b2a      	cmp	r3, #42	; 0x2a
 800bcc2:	d015      	beq.n	800bcf0 <_vfiprintf_r+0x13c>
 800bcc4:	9a07      	ldr	r2, [sp, #28]
 800bcc6:	4654      	mov	r4, sl
 800bcc8:	2000      	movs	r0, #0
 800bcca:	f04f 0c0a 	mov.w	ip, #10
 800bcce:	4621      	mov	r1, r4
 800bcd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcd4:	3b30      	subs	r3, #48	; 0x30
 800bcd6:	2b09      	cmp	r3, #9
 800bcd8:	d94e      	bls.n	800bd78 <_vfiprintf_r+0x1c4>
 800bcda:	b1b0      	cbz	r0, 800bd0a <_vfiprintf_r+0x156>
 800bcdc:	9207      	str	r2, [sp, #28]
 800bcde:	e014      	b.n	800bd0a <_vfiprintf_r+0x156>
 800bce0:	eba0 0308 	sub.w	r3, r0, r8
 800bce4:	fa09 f303 	lsl.w	r3, r9, r3
 800bce8:	4313      	orrs	r3, r2
 800bcea:	9304      	str	r3, [sp, #16]
 800bcec:	46a2      	mov	sl, r4
 800bcee:	e7d2      	b.n	800bc96 <_vfiprintf_r+0xe2>
 800bcf0:	9b03      	ldr	r3, [sp, #12]
 800bcf2:	1d19      	adds	r1, r3, #4
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	9103      	str	r1, [sp, #12]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	bfbb      	ittet	lt
 800bcfc:	425b      	neglt	r3, r3
 800bcfe:	f042 0202 	orrlt.w	r2, r2, #2
 800bd02:	9307      	strge	r3, [sp, #28]
 800bd04:	9307      	strlt	r3, [sp, #28]
 800bd06:	bfb8      	it	lt
 800bd08:	9204      	strlt	r2, [sp, #16]
 800bd0a:	7823      	ldrb	r3, [r4, #0]
 800bd0c:	2b2e      	cmp	r3, #46	; 0x2e
 800bd0e:	d10c      	bne.n	800bd2a <_vfiprintf_r+0x176>
 800bd10:	7863      	ldrb	r3, [r4, #1]
 800bd12:	2b2a      	cmp	r3, #42	; 0x2a
 800bd14:	d135      	bne.n	800bd82 <_vfiprintf_r+0x1ce>
 800bd16:	9b03      	ldr	r3, [sp, #12]
 800bd18:	1d1a      	adds	r2, r3, #4
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	9203      	str	r2, [sp, #12]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	bfb8      	it	lt
 800bd22:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd26:	3402      	adds	r4, #2
 800bd28:	9305      	str	r3, [sp, #20]
 800bd2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800be10 <_vfiprintf_r+0x25c>
 800bd2e:	7821      	ldrb	r1, [r4, #0]
 800bd30:	2203      	movs	r2, #3
 800bd32:	4650      	mov	r0, sl
 800bd34:	f7f4 fa6c 	bl	8000210 <memchr>
 800bd38:	b140      	cbz	r0, 800bd4c <_vfiprintf_r+0x198>
 800bd3a:	2340      	movs	r3, #64	; 0x40
 800bd3c:	eba0 000a 	sub.w	r0, r0, sl
 800bd40:	fa03 f000 	lsl.w	r0, r3, r0
 800bd44:	9b04      	ldr	r3, [sp, #16]
 800bd46:	4303      	orrs	r3, r0
 800bd48:	3401      	adds	r4, #1
 800bd4a:	9304      	str	r3, [sp, #16]
 800bd4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd50:	482c      	ldr	r0, [pc, #176]	; (800be04 <_vfiprintf_r+0x250>)
 800bd52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd56:	2206      	movs	r2, #6
 800bd58:	f7f4 fa5a 	bl	8000210 <memchr>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d03f      	beq.n	800bde0 <_vfiprintf_r+0x22c>
 800bd60:	4b29      	ldr	r3, [pc, #164]	; (800be08 <_vfiprintf_r+0x254>)
 800bd62:	bb1b      	cbnz	r3, 800bdac <_vfiprintf_r+0x1f8>
 800bd64:	9b03      	ldr	r3, [sp, #12]
 800bd66:	3307      	adds	r3, #7
 800bd68:	f023 0307 	bic.w	r3, r3, #7
 800bd6c:	3308      	adds	r3, #8
 800bd6e:	9303      	str	r3, [sp, #12]
 800bd70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd72:	443b      	add	r3, r7
 800bd74:	9309      	str	r3, [sp, #36]	; 0x24
 800bd76:	e767      	b.n	800bc48 <_vfiprintf_r+0x94>
 800bd78:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd7c:	460c      	mov	r4, r1
 800bd7e:	2001      	movs	r0, #1
 800bd80:	e7a5      	b.n	800bcce <_vfiprintf_r+0x11a>
 800bd82:	2300      	movs	r3, #0
 800bd84:	3401      	adds	r4, #1
 800bd86:	9305      	str	r3, [sp, #20]
 800bd88:	4619      	mov	r1, r3
 800bd8a:	f04f 0c0a 	mov.w	ip, #10
 800bd8e:	4620      	mov	r0, r4
 800bd90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd94:	3a30      	subs	r2, #48	; 0x30
 800bd96:	2a09      	cmp	r2, #9
 800bd98:	d903      	bls.n	800bda2 <_vfiprintf_r+0x1ee>
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d0c5      	beq.n	800bd2a <_vfiprintf_r+0x176>
 800bd9e:	9105      	str	r1, [sp, #20]
 800bda0:	e7c3      	b.n	800bd2a <_vfiprintf_r+0x176>
 800bda2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bda6:	4604      	mov	r4, r0
 800bda8:	2301      	movs	r3, #1
 800bdaa:	e7f0      	b.n	800bd8e <_vfiprintf_r+0x1da>
 800bdac:	ab03      	add	r3, sp, #12
 800bdae:	9300      	str	r3, [sp, #0]
 800bdb0:	462a      	mov	r2, r5
 800bdb2:	4b16      	ldr	r3, [pc, #88]	; (800be0c <_vfiprintf_r+0x258>)
 800bdb4:	a904      	add	r1, sp, #16
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	f7fc ff8c 	bl	8008cd4 <_printf_float>
 800bdbc:	4607      	mov	r7, r0
 800bdbe:	1c78      	adds	r0, r7, #1
 800bdc0:	d1d6      	bne.n	800bd70 <_vfiprintf_r+0x1bc>
 800bdc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdc4:	07d9      	lsls	r1, r3, #31
 800bdc6:	d405      	bmi.n	800bdd4 <_vfiprintf_r+0x220>
 800bdc8:	89ab      	ldrh	r3, [r5, #12]
 800bdca:	059a      	lsls	r2, r3, #22
 800bdcc:	d402      	bmi.n	800bdd4 <_vfiprintf_r+0x220>
 800bdce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdd0:	f7ff fe6b 	bl	800baaa <__retarget_lock_release_recursive>
 800bdd4:	89ab      	ldrh	r3, [r5, #12]
 800bdd6:	065b      	lsls	r3, r3, #25
 800bdd8:	f53f af12 	bmi.w	800bc00 <_vfiprintf_r+0x4c>
 800bddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdde:	e711      	b.n	800bc04 <_vfiprintf_r+0x50>
 800bde0:	ab03      	add	r3, sp, #12
 800bde2:	9300      	str	r3, [sp, #0]
 800bde4:	462a      	mov	r2, r5
 800bde6:	4b09      	ldr	r3, [pc, #36]	; (800be0c <_vfiprintf_r+0x258>)
 800bde8:	a904      	add	r1, sp, #16
 800bdea:	4630      	mov	r0, r6
 800bdec:	f7fd fa16 	bl	800921c <_printf_i>
 800bdf0:	e7e4      	b.n	800bdbc <_vfiprintf_r+0x208>
 800bdf2:	bf00      	nop
 800bdf4:	0800d33c 	.word	0x0800d33c
 800bdf8:	0800d35c 	.word	0x0800d35c
 800bdfc:	0800d31c 	.word	0x0800d31c
 800be00:	0800d2b4 	.word	0x0800d2b4
 800be04:	0800d2be 	.word	0x0800d2be
 800be08:	08008cd5 	.word	0x08008cd5
 800be0c:	0800bb91 	.word	0x0800bb91
 800be10:	0800d2ba 	.word	0x0800d2ba

0800be14 <__swbuf_r>:
 800be14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be16:	460e      	mov	r6, r1
 800be18:	4614      	mov	r4, r2
 800be1a:	4605      	mov	r5, r0
 800be1c:	b118      	cbz	r0, 800be26 <__swbuf_r+0x12>
 800be1e:	6983      	ldr	r3, [r0, #24]
 800be20:	b90b      	cbnz	r3, 800be26 <__swbuf_r+0x12>
 800be22:	f7ff fd91 	bl	800b948 <__sinit>
 800be26:	4b21      	ldr	r3, [pc, #132]	; (800beac <__swbuf_r+0x98>)
 800be28:	429c      	cmp	r4, r3
 800be2a:	d12b      	bne.n	800be84 <__swbuf_r+0x70>
 800be2c:	686c      	ldr	r4, [r5, #4]
 800be2e:	69a3      	ldr	r3, [r4, #24]
 800be30:	60a3      	str	r3, [r4, #8]
 800be32:	89a3      	ldrh	r3, [r4, #12]
 800be34:	071a      	lsls	r2, r3, #28
 800be36:	d52f      	bpl.n	800be98 <__swbuf_r+0x84>
 800be38:	6923      	ldr	r3, [r4, #16]
 800be3a:	b36b      	cbz	r3, 800be98 <__swbuf_r+0x84>
 800be3c:	6923      	ldr	r3, [r4, #16]
 800be3e:	6820      	ldr	r0, [r4, #0]
 800be40:	1ac0      	subs	r0, r0, r3
 800be42:	6963      	ldr	r3, [r4, #20]
 800be44:	b2f6      	uxtb	r6, r6
 800be46:	4283      	cmp	r3, r0
 800be48:	4637      	mov	r7, r6
 800be4a:	dc04      	bgt.n	800be56 <__swbuf_r+0x42>
 800be4c:	4621      	mov	r1, r4
 800be4e:	4628      	mov	r0, r5
 800be50:	f7ff fce6 	bl	800b820 <_fflush_r>
 800be54:	bb30      	cbnz	r0, 800bea4 <__swbuf_r+0x90>
 800be56:	68a3      	ldr	r3, [r4, #8]
 800be58:	3b01      	subs	r3, #1
 800be5a:	60a3      	str	r3, [r4, #8]
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	1c5a      	adds	r2, r3, #1
 800be60:	6022      	str	r2, [r4, #0]
 800be62:	701e      	strb	r6, [r3, #0]
 800be64:	6963      	ldr	r3, [r4, #20]
 800be66:	3001      	adds	r0, #1
 800be68:	4283      	cmp	r3, r0
 800be6a:	d004      	beq.n	800be76 <__swbuf_r+0x62>
 800be6c:	89a3      	ldrh	r3, [r4, #12]
 800be6e:	07db      	lsls	r3, r3, #31
 800be70:	d506      	bpl.n	800be80 <__swbuf_r+0x6c>
 800be72:	2e0a      	cmp	r6, #10
 800be74:	d104      	bne.n	800be80 <__swbuf_r+0x6c>
 800be76:	4621      	mov	r1, r4
 800be78:	4628      	mov	r0, r5
 800be7a:	f7ff fcd1 	bl	800b820 <_fflush_r>
 800be7e:	b988      	cbnz	r0, 800bea4 <__swbuf_r+0x90>
 800be80:	4638      	mov	r0, r7
 800be82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be84:	4b0a      	ldr	r3, [pc, #40]	; (800beb0 <__swbuf_r+0x9c>)
 800be86:	429c      	cmp	r4, r3
 800be88:	d101      	bne.n	800be8e <__swbuf_r+0x7a>
 800be8a:	68ac      	ldr	r4, [r5, #8]
 800be8c:	e7cf      	b.n	800be2e <__swbuf_r+0x1a>
 800be8e:	4b09      	ldr	r3, [pc, #36]	; (800beb4 <__swbuf_r+0xa0>)
 800be90:	429c      	cmp	r4, r3
 800be92:	bf08      	it	eq
 800be94:	68ec      	ldreq	r4, [r5, #12]
 800be96:	e7ca      	b.n	800be2e <__swbuf_r+0x1a>
 800be98:	4621      	mov	r1, r4
 800be9a:	4628      	mov	r0, r5
 800be9c:	f000 f81a 	bl	800bed4 <__swsetup_r>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	d0cb      	beq.n	800be3c <__swbuf_r+0x28>
 800bea4:	f04f 37ff 	mov.w	r7, #4294967295
 800bea8:	e7ea      	b.n	800be80 <__swbuf_r+0x6c>
 800beaa:	bf00      	nop
 800beac:	0800d33c 	.word	0x0800d33c
 800beb0:	0800d35c 	.word	0x0800d35c
 800beb4:	0800d31c 	.word	0x0800d31c

0800beb8 <__ascii_wctomb>:
 800beb8:	b149      	cbz	r1, 800bece <__ascii_wctomb+0x16>
 800beba:	2aff      	cmp	r2, #255	; 0xff
 800bebc:	bf85      	ittet	hi
 800bebe:	238a      	movhi	r3, #138	; 0x8a
 800bec0:	6003      	strhi	r3, [r0, #0]
 800bec2:	700a      	strbls	r2, [r1, #0]
 800bec4:	f04f 30ff 	movhi.w	r0, #4294967295
 800bec8:	bf98      	it	ls
 800beca:	2001      	movls	r0, #1
 800becc:	4770      	bx	lr
 800bece:	4608      	mov	r0, r1
 800bed0:	4770      	bx	lr
	...

0800bed4 <__swsetup_r>:
 800bed4:	4b32      	ldr	r3, [pc, #200]	; (800bfa0 <__swsetup_r+0xcc>)
 800bed6:	b570      	push	{r4, r5, r6, lr}
 800bed8:	681d      	ldr	r5, [r3, #0]
 800beda:	4606      	mov	r6, r0
 800bedc:	460c      	mov	r4, r1
 800bede:	b125      	cbz	r5, 800beea <__swsetup_r+0x16>
 800bee0:	69ab      	ldr	r3, [r5, #24]
 800bee2:	b913      	cbnz	r3, 800beea <__swsetup_r+0x16>
 800bee4:	4628      	mov	r0, r5
 800bee6:	f7ff fd2f 	bl	800b948 <__sinit>
 800beea:	4b2e      	ldr	r3, [pc, #184]	; (800bfa4 <__swsetup_r+0xd0>)
 800beec:	429c      	cmp	r4, r3
 800beee:	d10f      	bne.n	800bf10 <__swsetup_r+0x3c>
 800bef0:	686c      	ldr	r4, [r5, #4]
 800bef2:	89a3      	ldrh	r3, [r4, #12]
 800bef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bef8:	0719      	lsls	r1, r3, #28
 800befa:	d42c      	bmi.n	800bf56 <__swsetup_r+0x82>
 800befc:	06dd      	lsls	r5, r3, #27
 800befe:	d411      	bmi.n	800bf24 <__swsetup_r+0x50>
 800bf00:	2309      	movs	r3, #9
 800bf02:	6033      	str	r3, [r6, #0]
 800bf04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bf08:	81a3      	strh	r3, [r4, #12]
 800bf0a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf0e:	e03e      	b.n	800bf8e <__swsetup_r+0xba>
 800bf10:	4b25      	ldr	r3, [pc, #148]	; (800bfa8 <__swsetup_r+0xd4>)
 800bf12:	429c      	cmp	r4, r3
 800bf14:	d101      	bne.n	800bf1a <__swsetup_r+0x46>
 800bf16:	68ac      	ldr	r4, [r5, #8]
 800bf18:	e7eb      	b.n	800bef2 <__swsetup_r+0x1e>
 800bf1a:	4b24      	ldr	r3, [pc, #144]	; (800bfac <__swsetup_r+0xd8>)
 800bf1c:	429c      	cmp	r4, r3
 800bf1e:	bf08      	it	eq
 800bf20:	68ec      	ldreq	r4, [r5, #12]
 800bf22:	e7e6      	b.n	800bef2 <__swsetup_r+0x1e>
 800bf24:	0758      	lsls	r0, r3, #29
 800bf26:	d512      	bpl.n	800bf4e <__swsetup_r+0x7a>
 800bf28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf2a:	b141      	cbz	r1, 800bf3e <__swsetup_r+0x6a>
 800bf2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf30:	4299      	cmp	r1, r3
 800bf32:	d002      	beq.n	800bf3a <__swsetup_r+0x66>
 800bf34:	4630      	mov	r0, r6
 800bf36:	f7fc fd4d 	bl	80089d4 <_free_r>
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	6363      	str	r3, [r4, #52]	; 0x34
 800bf3e:	89a3      	ldrh	r3, [r4, #12]
 800bf40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bf44:	81a3      	strh	r3, [r4, #12]
 800bf46:	2300      	movs	r3, #0
 800bf48:	6063      	str	r3, [r4, #4]
 800bf4a:	6923      	ldr	r3, [r4, #16]
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	89a3      	ldrh	r3, [r4, #12]
 800bf50:	f043 0308 	orr.w	r3, r3, #8
 800bf54:	81a3      	strh	r3, [r4, #12]
 800bf56:	6923      	ldr	r3, [r4, #16]
 800bf58:	b94b      	cbnz	r3, 800bf6e <__swsetup_r+0x9a>
 800bf5a:	89a3      	ldrh	r3, [r4, #12]
 800bf5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf64:	d003      	beq.n	800bf6e <__swsetup_r+0x9a>
 800bf66:	4621      	mov	r1, r4
 800bf68:	4630      	mov	r0, r6
 800bf6a:	f000 f84d 	bl	800c008 <__smakebuf_r>
 800bf6e:	89a0      	ldrh	r0, [r4, #12]
 800bf70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf74:	f010 0301 	ands.w	r3, r0, #1
 800bf78:	d00a      	beq.n	800bf90 <__swsetup_r+0xbc>
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	60a3      	str	r3, [r4, #8]
 800bf7e:	6963      	ldr	r3, [r4, #20]
 800bf80:	425b      	negs	r3, r3
 800bf82:	61a3      	str	r3, [r4, #24]
 800bf84:	6923      	ldr	r3, [r4, #16]
 800bf86:	b943      	cbnz	r3, 800bf9a <__swsetup_r+0xc6>
 800bf88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf8c:	d1ba      	bne.n	800bf04 <__swsetup_r+0x30>
 800bf8e:	bd70      	pop	{r4, r5, r6, pc}
 800bf90:	0781      	lsls	r1, r0, #30
 800bf92:	bf58      	it	pl
 800bf94:	6963      	ldrpl	r3, [r4, #20]
 800bf96:	60a3      	str	r3, [r4, #8]
 800bf98:	e7f4      	b.n	800bf84 <__swsetup_r+0xb0>
 800bf9a:	2000      	movs	r0, #0
 800bf9c:	e7f7      	b.n	800bf8e <__swsetup_r+0xba>
 800bf9e:	bf00      	nop
 800bfa0:	2000009c 	.word	0x2000009c
 800bfa4:	0800d33c 	.word	0x0800d33c
 800bfa8:	0800d35c 	.word	0x0800d35c
 800bfac:	0800d31c 	.word	0x0800d31c

0800bfb0 <abort>:
 800bfb0:	b508      	push	{r3, lr}
 800bfb2:	2006      	movs	r0, #6
 800bfb4:	f000 f898 	bl	800c0e8 <raise>
 800bfb8:	2001      	movs	r0, #1
 800bfba:	f7f6 fddb 	bl	8002b74 <_exit>

0800bfbe <__swhatbuf_r>:
 800bfbe:	b570      	push	{r4, r5, r6, lr}
 800bfc0:	460e      	mov	r6, r1
 800bfc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfc6:	2900      	cmp	r1, #0
 800bfc8:	b096      	sub	sp, #88	; 0x58
 800bfca:	4614      	mov	r4, r2
 800bfcc:	461d      	mov	r5, r3
 800bfce:	da08      	bge.n	800bfe2 <__swhatbuf_r+0x24>
 800bfd0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	602a      	str	r2, [r5, #0]
 800bfd8:	061a      	lsls	r2, r3, #24
 800bfda:	d410      	bmi.n	800bffe <__swhatbuf_r+0x40>
 800bfdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfe0:	e00e      	b.n	800c000 <__swhatbuf_r+0x42>
 800bfe2:	466a      	mov	r2, sp
 800bfe4:	f000 f89c 	bl	800c120 <_fstat_r>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	dbf1      	blt.n	800bfd0 <__swhatbuf_r+0x12>
 800bfec:	9a01      	ldr	r2, [sp, #4]
 800bfee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bff2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bff6:	425a      	negs	r2, r3
 800bff8:	415a      	adcs	r2, r3
 800bffa:	602a      	str	r2, [r5, #0]
 800bffc:	e7ee      	b.n	800bfdc <__swhatbuf_r+0x1e>
 800bffe:	2340      	movs	r3, #64	; 0x40
 800c000:	2000      	movs	r0, #0
 800c002:	6023      	str	r3, [r4, #0]
 800c004:	b016      	add	sp, #88	; 0x58
 800c006:	bd70      	pop	{r4, r5, r6, pc}

0800c008 <__smakebuf_r>:
 800c008:	898b      	ldrh	r3, [r1, #12]
 800c00a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c00c:	079d      	lsls	r5, r3, #30
 800c00e:	4606      	mov	r6, r0
 800c010:	460c      	mov	r4, r1
 800c012:	d507      	bpl.n	800c024 <__smakebuf_r+0x1c>
 800c014:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c018:	6023      	str	r3, [r4, #0]
 800c01a:	6123      	str	r3, [r4, #16]
 800c01c:	2301      	movs	r3, #1
 800c01e:	6163      	str	r3, [r4, #20]
 800c020:	b002      	add	sp, #8
 800c022:	bd70      	pop	{r4, r5, r6, pc}
 800c024:	ab01      	add	r3, sp, #4
 800c026:	466a      	mov	r2, sp
 800c028:	f7ff ffc9 	bl	800bfbe <__swhatbuf_r>
 800c02c:	9900      	ldr	r1, [sp, #0]
 800c02e:	4605      	mov	r5, r0
 800c030:	4630      	mov	r0, r6
 800c032:	f7fc fd3b 	bl	8008aac <_malloc_r>
 800c036:	b948      	cbnz	r0, 800c04c <__smakebuf_r+0x44>
 800c038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c03c:	059a      	lsls	r2, r3, #22
 800c03e:	d4ef      	bmi.n	800c020 <__smakebuf_r+0x18>
 800c040:	f023 0303 	bic.w	r3, r3, #3
 800c044:	f043 0302 	orr.w	r3, r3, #2
 800c048:	81a3      	strh	r3, [r4, #12]
 800c04a:	e7e3      	b.n	800c014 <__smakebuf_r+0xc>
 800c04c:	4b0d      	ldr	r3, [pc, #52]	; (800c084 <__smakebuf_r+0x7c>)
 800c04e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	6020      	str	r0, [r4, #0]
 800c054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c058:	81a3      	strh	r3, [r4, #12]
 800c05a:	9b00      	ldr	r3, [sp, #0]
 800c05c:	6163      	str	r3, [r4, #20]
 800c05e:	9b01      	ldr	r3, [sp, #4]
 800c060:	6120      	str	r0, [r4, #16]
 800c062:	b15b      	cbz	r3, 800c07c <__smakebuf_r+0x74>
 800c064:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c068:	4630      	mov	r0, r6
 800c06a:	f000 f86b 	bl	800c144 <_isatty_r>
 800c06e:	b128      	cbz	r0, 800c07c <__smakebuf_r+0x74>
 800c070:	89a3      	ldrh	r3, [r4, #12]
 800c072:	f023 0303 	bic.w	r3, r3, #3
 800c076:	f043 0301 	orr.w	r3, r3, #1
 800c07a:	81a3      	strh	r3, [r4, #12]
 800c07c:	89a0      	ldrh	r0, [r4, #12]
 800c07e:	4305      	orrs	r5, r0
 800c080:	81a5      	strh	r5, [r4, #12]
 800c082:	e7cd      	b.n	800c020 <__smakebuf_r+0x18>
 800c084:	0800b8e1 	.word	0x0800b8e1

0800c088 <_malloc_usable_size_r>:
 800c088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c08c:	1f18      	subs	r0, r3, #4
 800c08e:	2b00      	cmp	r3, #0
 800c090:	bfbc      	itt	lt
 800c092:	580b      	ldrlt	r3, [r1, r0]
 800c094:	18c0      	addlt	r0, r0, r3
 800c096:	4770      	bx	lr

0800c098 <_raise_r>:
 800c098:	291f      	cmp	r1, #31
 800c09a:	b538      	push	{r3, r4, r5, lr}
 800c09c:	4604      	mov	r4, r0
 800c09e:	460d      	mov	r5, r1
 800c0a0:	d904      	bls.n	800c0ac <_raise_r+0x14>
 800c0a2:	2316      	movs	r3, #22
 800c0a4:	6003      	str	r3, [r0, #0]
 800c0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0ae:	b112      	cbz	r2, 800c0b6 <_raise_r+0x1e>
 800c0b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0b4:	b94b      	cbnz	r3, 800c0ca <_raise_r+0x32>
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f000 f830 	bl	800c11c <_getpid_r>
 800c0bc:	462a      	mov	r2, r5
 800c0be:	4601      	mov	r1, r0
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0c6:	f000 b817 	b.w	800c0f8 <_kill_r>
 800c0ca:	2b01      	cmp	r3, #1
 800c0cc:	d00a      	beq.n	800c0e4 <_raise_r+0x4c>
 800c0ce:	1c59      	adds	r1, r3, #1
 800c0d0:	d103      	bne.n	800c0da <_raise_r+0x42>
 800c0d2:	2316      	movs	r3, #22
 800c0d4:	6003      	str	r3, [r0, #0]
 800c0d6:	2001      	movs	r0, #1
 800c0d8:	e7e7      	b.n	800c0aa <_raise_r+0x12>
 800c0da:	2400      	movs	r4, #0
 800c0dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	4798      	blx	r3
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	e7e0      	b.n	800c0aa <_raise_r+0x12>

0800c0e8 <raise>:
 800c0e8:	4b02      	ldr	r3, [pc, #8]	; (800c0f4 <raise+0xc>)
 800c0ea:	4601      	mov	r1, r0
 800c0ec:	6818      	ldr	r0, [r3, #0]
 800c0ee:	f7ff bfd3 	b.w	800c098 <_raise_r>
 800c0f2:	bf00      	nop
 800c0f4:	2000009c 	.word	0x2000009c

0800c0f8 <_kill_r>:
 800c0f8:	b538      	push	{r3, r4, r5, lr}
 800c0fa:	4d07      	ldr	r5, [pc, #28]	; (800c118 <_kill_r+0x20>)
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	4604      	mov	r4, r0
 800c100:	4608      	mov	r0, r1
 800c102:	4611      	mov	r1, r2
 800c104:	602b      	str	r3, [r5, #0]
 800c106:	f7f6 fd25 	bl	8002b54 <_kill>
 800c10a:	1c43      	adds	r3, r0, #1
 800c10c:	d102      	bne.n	800c114 <_kill_r+0x1c>
 800c10e:	682b      	ldr	r3, [r5, #0]
 800c110:	b103      	cbz	r3, 800c114 <_kill_r+0x1c>
 800c112:	6023      	str	r3, [r4, #0]
 800c114:	bd38      	pop	{r3, r4, r5, pc}
 800c116:	bf00      	nop
 800c118:	20000644 	.word	0x20000644

0800c11c <_getpid_r>:
 800c11c:	f7f6 bd12 	b.w	8002b44 <_getpid>

0800c120 <_fstat_r>:
 800c120:	b538      	push	{r3, r4, r5, lr}
 800c122:	4d07      	ldr	r5, [pc, #28]	; (800c140 <_fstat_r+0x20>)
 800c124:	2300      	movs	r3, #0
 800c126:	4604      	mov	r4, r0
 800c128:	4608      	mov	r0, r1
 800c12a:	4611      	mov	r1, r2
 800c12c:	602b      	str	r3, [r5, #0]
 800c12e:	f7f6 fd70 	bl	8002c12 <_fstat>
 800c132:	1c43      	adds	r3, r0, #1
 800c134:	d102      	bne.n	800c13c <_fstat_r+0x1c>
 800c136:	682b      	ldr	r3, [r5, #0]
 800c138:	b103      	cbz	r3, 800c13c <_fstat_r+0x1c>
 800c13a:	6023      	str	r3, [r4, #0]
 800c13c:	bd38      	pop	{r3, r4, r5, pc}
 800c13e:	bf00      	nop
 800c140:	20000644 	.word	0x20000644

0800c144 <_isatty_r>:
 800c144:	b538      	push	{r3, r4, r5, lr}
 800c146:	4d06      	ldr	r5, [pc, #24]	; (800c160 <_isatty_r+0x1c>)
 800c148:	2300      	movs	r3, #0
 800c14a:	4604      	mov	r4, r0
 800c14c:	4608      	mov	r0, r1
 800c14e:	602b      	str	r3, [r5, #0]
 800c150:	f7f6 fd6f 	bl	8002c32 <_isatty>
 800c154:	1c43      	adds	r3, r0, #1
 800c156:	d102      	bne.n	800c15e <_isatty_r+0x1a>
 800c158:	682b      	ldr	r3, [r5, #0]
 800c15a:	b103      	cbz	r3, 800c15e <_isatty_r+0x1a>
 800c15c:	6023      	str	r3, [r4, #0]
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
 800c160:	20000644 	.word	0x20000644
 800c164:	00000000 	.word	0x00000000

0800c168 <atan>:
 800c168:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16c:	ec55 4b10 	vmov	r4, r5, d0
 800c170:	4bc3      	ldr	r3, [pc, #780]	; (800c480 <atan+0x318>)
 800c172:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c176:	429e      	cmp	r6, r3
 800c178:	46ab      	mov	fp, r5
 800c17a:	dd18      	ble.n	800c1ae <atan+0x46>
 800c17c:	4bc1      	ldr	r3, [pc, #772]	; (800c484 <atan+0x31c>)
 800c17e:	429e      	cmp	r6, r3
 800c180:	dc01      	bgt.n	800c186 <atan+0x1e>
 800c182:	d109      	bne.n	800c198 <atan+0x30>
 800c184:	b144      	cbz	r4, 800c198 <atan+0x30>
 800c186:	4622      	mov	r2, r4
 800c188:	462b      	mov	r3, r5
 800c18a:	4620      	mov	r0, r4
 800c18c:	4629      	mov	r1, r5
 800c18e:	f7f4 f895 	bl	80002bc <__adddf3>
 800c192:	4604      	mov	r4, r0
 800c194:	460d      	mov	r5, r1
 800c196:	e006      	b.n	800c1a6 <atan+0x3e>
 800c198:	f1bb 0f00 	cmp.w	fp, #0
 800c19c:	f300 8131 	bgt.w	800c402 <atan+0x29a>
 800c1a0:	a59b      	add	r5, pc, #620	; (adr r5, 800c410 <atan+0x2a8>)
 800c1a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c1a6:	ec45 4b10 	vmov	d0, r4, r5
 800c1aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ae:	4bb6      	ldr	r3, [pc, #728]	; (800c488 <atan+0x320>)
 800c1b0:	429e      	cmp	r6, r3
 800c1b2:	dc14      	bgt.n	800c1de <atan+0x76>
 800c1b4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c1b8:	429e      	cmp	r6, r3
 800c1ba:	dc0d      	bgt.n	800c1d8 <atan+0x70>
 800c1bc:	a396      	add	r3, pc, #600	; (adr r3, 800c418 <atan+0x2b0>)
 800c1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c2:	ee10 0a10 	vmov	r0, s0
 800c1c6:	4629      	mov	r1, r5
 800c1c8:	f7f4 f878 	bl	80002bc <__adddf3>
 800c1cc:	4baf      	ldr	r3, [pc, #700]	; (800c48c <atan+0x324>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f7f4 fcba 	bl	8000b48 <__aeabi_dcmpgt>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	d1e6      	bne.n	800c1a6 <atan+0x3e>
 800c1d8:	f04f 3aff 	mov.w	sl, #4294967295
 800c1dc:	e02b      	b.n	800c236 <atan+0xce>
 800c1de:	f000 f963 	bl	800c4a8 <fabs>
 800c1e2:	4bab      	ldr	r3, [pc, #684]	; (800c490 <atan+0x328>)
 800c1e4:	429e      	cmp	r6, r3
 800c1e6:	ec55 4b10 	vmov	r4, r5, d0
 800c1ea:	f300 80bf 	bgt.w	800c36c <atan+0x204>
 800c1ee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c1f2:	429e      	cmp	r6, r3
 800c1f4:	f300 80a0 	bgt.w	800c338 <atan+0x1d0>
 800c1f8:	ee10 2a10 	vmov	r2, s0
 800c1fc:	ee10 0a10 	vmov	r0, s0
 800c200:	462b      	mov	r3, r5
 800c202:	4629      	mov	r1, r5
 800c204:	f7f4 f85a 	bl	80002bc <__adddf3>
 800c208:	4ba0      	ldr	r3, [pc, #640]	; (800c48c <atan+0x324>)
 800c20a:	2200      	movs	r2, #0
 800c20c:	f7f4 f854 	bl	80002b8 <__aeabi_dsub>
 800c210:	2200      	movs	r2, #0
 800c212:	4606      	mov	r6, r0
 800c214:	460f      	mov	r7, r1
 800c216:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c21a:	4620      	mov	r0, r4
 800c21c:	4629      	mov	r1, r5
 800c21e:	f7f4 f84d 	bl	80002bc <__adddf3>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	4630      	mov	r0, r6
 800c228:	4639      	mov	r1, r7
 800c22a:	f7f4 fb27 	bl	800087c <__aeabi_ddiv>
 800c22e:	f04f 0a00 	mov.w	sl, #0
 800c232:	4604      	mov	r4, r0
 800c234:	460d      	mov	r5, r1
 800c236:	4622      	mov	r2, r4
 800c238:	462b      	mov	r3, r5
 800c23a:	4620      	mov	r0, r4
 800c23c:	4629      	mov	r1, r5
 800c23e:	f7f4 f9f3 	bl	8000628 <__aeabi_dmul>
 800c242:	4602      	mov	r2, r0
 800c244:	460b      	mov	r3, r1
 800c246:	4680      	mov	r8, r0
 800c248:	4689      	mov	r9, r1
 800c24a:	f7f4 f9ed 	bl	8000628 <__aeabi_dmul>
 800c24e:	a374      	add	r3, pc, #464	; (adr r3, 800c420 <atan+0x2b8>)
 800c250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c254:	4606      	mov	r6, r0
 800c256:	460f      	mov	r7, r1
 800c258:	f7f4 f9e6 	bl	8000628 <__aeabi_dmul>
 800c25c:	a372      	add	r3, pc, #456	; (adr r3, 800c428 <atan+0x2c0>)
 800c25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c262:	f7f4 f82b 	bl	80002bc <__adddf3>
 800c266:	4632      	mov	r2, r6
 800c268:	463b      	mov	r3, r7
 800c26a:	f7f4 f9dd 	bl	8000628 <__aeabi_dmul>
 800c26e:	a370      	add	r3, pc, #448	; (adr r3, 800c430 <atan+0x2c8>)
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	f7f4 f822 	bl	80002bc <__adddf3>
 800c278:	4632      	mov	r2, r6
 800c27a:	463b      	mov	r3, r7
 800c27c:	f7f4 f9d4 	bl	8000628 <__aeabi_dmul>
 800c280:	a36d      	add	r3, pc, #436	; (adr r3, 800c438 <atan+0x2d0>)
 800c282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c286:	f7f4 f819 	bl	80002bc <__adddf3>
 800c28a:	4632      	mov	r2, r6
 800c28c:	463b      	mov	r3, r7
 800c28e:	f7f4 f9cb 	bl	8000628 <__aeabi_dmul>
 800c292:	a36b      	add	r3, pc, #428	; (adr r3, 800c440 <atan+0x2d8>)
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	f7f4 f810 	bl	80002bc <__adddf3>
 800c29c:	4632      	mov	r2, r6
 800c29e:	463b      	mov	r3, r7
 800c2a0:	f7f4 f9c2 	bl	8000628 <__aeabi_dmul>
 800c2a4:	a368      	add	r3, pc, #416	; (adr r3, 800c448 <atan+0x2e0>)
 800c2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2aa:	f7f4 f807 	bl	80002bc <__adddf3>
 800c2ae:	4642      	mov	r2, r8
 800c2b0:	464b      	mov	r3, r9
 800c2b2:	f7f4 f9b9 	bl	8000628 <__aeabi_dmul>
 800c2b6:	a366      	add	r3, pc, #408	; (adr r3, 800c450 <atan+0x2e8>)
 800c2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2bc:	4680      	mov	r8, r0
 800c2be:	4689      	mov	r9, r1
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	4639      	mov	r1, r7
 800c2c4:	f7f4 f9b0 	bl	8000628 <__aeabi_dmul>
 800c2c8:	a363      	add	r3, pc, #396	; (adr r3, 800c458 <atan+0x2f0>)
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f7f3 fff3 	bl	80002b8 <__aeabi_dsub>
 800c2d2:	4632      	mov	r2, r6
 800c2d4:	463b      	mov	r3, r7
 800c2d6:	f7f4 f9a7 	bl	8000628 <__aeabi_dmul>
 800c2da:	a361      	add	r3, pc, #388	; (adr r3, 800c460 <atan+0x2f8>)
 800c2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e0:	f7f3 ffea 	bl	80002b8 <__aeabi_dsub>
 800c2e4:	4632      	mov	r2, r6
 800c2e6:	463b      	mov	r3, r7
 800c2e8:	f7f4 f99e 	bl	8000628 <__aeabi_dmul>
 800c2ec:	a35e      	add	r3, pc, #376	; (adr r3, 800c468 <atan+0x300>)
 800c2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f2:	f7f3 ffe1 	bl	80002b8 <__aeabi_dsub>
 800c2f6:	4632      	mov	r2, r6
 800c2f8:	463b      	mov	r3, r7
 800c2fa:	f7f4 f995 	bl	8000628 <__aeabi_dmul>
 800c2fe:	a35c      	add	r3, pc, #368	; (adr r3, 800c470 <atan+0x308>)
 800c300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c304:	f7f3 ffd8 	bl	80002b8 <__aeabi_dsub>
 800c308:	4632      	mov	r2, r6
 800c30a:	463b      	mov	r3, r7
 800c30c:	f7f4 f98c 	bl	8000628 <__aeabi_dmul>
 800c310:	4602      	mov	r2, r0
 800c312:	460b      	mov	r3, r1
 800c314:	4640      	mov	r0, r8
 800c316:	4649      	mov	r1, r9
 800c318:	f7f3 ffd0 	bl	80002bc <__adddf3>
 800c31c:	4622      	mov	r2, r4
 800c31e:	462b      	mov	r3, r5
 800c320:	f7f4 f982 	bl	8000628 <__aeabi_dmul>
 800c324:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c328:	4602      	mov	r2, r0
 800c32a:	460b      	mov	r3, r1
 800c32c:	d14b      	bne.n	800c3c6 <atan+0x25e>
 800c32e:	4620      	mov	r0, r4
 800c330:	4629      	mov	r1, r5
 800c332:	f7f3 ffc1 	bl	80002b8 <__aeabi_dsub>
 800c336:	e72c      	b.n	800c192 <atan+0x2a>
 800c338:	ee10 0a10 	vmov	r0, s0
 800c33c:	4b53      	ldr	r3, [pc, #332]	; (800c48c <atan+0x324>)
 800c33e:	2200      	movs	r2, #0
 800c340:	4629      	mov	r1, r5
 800c342:	f7f3 ffb9 	bl	80002b8 <__aeabi_dsub>
 800c346:	4b51      	ldr	r3, [pc, #324]	; (800c48c <atan+0x324>)
 800c348:	4606      	mov	r6, r0
 800c34a:	460f      	mov	r7, r1
 800c34c:	2200      	movs	r2, #0
 800c34e:	4620      	mov	r0, r4
 800c350:	4629      	mov	r1, r5
 800c352:	f7f3 ffb3 	bl	80002bc <__adddf3>
 800c356:	4602      	mov	r2, r0
 800c358:	460b      	mov	r3, r1
 800c35a:	4630      	mov	r0, r6
 800c35c:	4639      	mov	r1, r7
 800c35e:	f7f4 fa8d 	bl	800087c <__aeabi_ddiv>
 800c362:	f04f 0a01 	mov.w	sl, #1
 800c366:	4604      	mov	r4, r0
 800c368:	460d      	mov	r5, r1
 800c36a:	e764      	b.n	800c236 <atan+0xce>
 800c36c:	4b49      	ldr	r3, [pc, #292]	; (800c494 <atan+0x32c>)
 800c36e:	429e      	cmp	r6, r3
 800c370:	da1d      	bge.n	800c3ae <atan+0x246>
 800c372:	ee10 0a10 	vmov	r0, s0
 800c376:	4b48      	ldr	r3, [pc, #288]	; (800c498 <atan+0x330>)
 800c378:	2200      	movs	r2, #0
 800c37a:	4629      	mov	r1, r5
 800c37c:	f7f3 ff9c 	bl	80002b8 <__aeabi_dsub>
 800c380:	4b45      	ldr	r3, [pc, #276]	; (800c498 <atan+0x330>)
 800c382:	4606      	mov	r6, r0
 800c384:	460f      	mov	r7, r1
 800c386:	2200      	movs	r2, #0
 800c388:	4620      	mov	r0, r4
 800c38a:	4629      	mov	r1, r5
 800c38c:	f7f4 f94c 	bl	8000628 <__aeabi_dmul>
 800c390:	4b3e      	ldr	r3, [pc, #248]	; (800c48c <atan+0x324>)
 800c392:	2200      	movs	r2, #0
 800c394:	f7f3 ff92 	bl	80002bc <__adddf3>
 800c398:	4602      	mov	r2, r0
 800c39a:	460b      	mov	r3, r1
 800c39c:	4630      	mov	r0, r6
 800c39e:	4639      	mov	r1, r7
 800c3a0:	f7f4 fa6c 	bl	800087c <__aeabi_ddiv>
 800c3a4:	f04f 0a02 	mov.w	sl, #2
 800c3a8:	4604      	mov	r4, r0
 800c3aa:	460d      	mov	r5, r1
 800c3ac:	e743      	b.n	800c236 <atan+0xce>
 800c3ae:	462b      	mov	r3, r5
 800c3b0:	ee10 2a10 	vmov	r2, s0
 800c3b4:	4939      	ldr	r1, [pc, #228]	; (800c49c <atan+0x334>)
 800c3b6:	2000      	movs	r0, #0
 800c3b8:	f7f4 fa60 	bl	800087c <__aeabi_ddiv>
 800c3bc:	f04f 0a03 	mov.w	sl, #3
 800c3c0:	4604      	mov	r4, r0
 800c3c2:	460d      	mov	r5, r1
 800c3c4:	e737      	b.n	800c236 <atan+0xce>
 800c3c6:	4b36      	ldr	r3, [pc, #216]	; (800c4a0 <atan+0x338>)
 800c3c8:	4e36      	ldr	r6, [pc, #216]	; (800c4a4 <atan+0x33c>)
 800c3ca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c3ce:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c3d2:	e9da 2300 	ldrd	r2, r3, [sl]
 800c3d6:	f7f3 ff6f 	bl	80002b8 <__aeabi_dsub>
 800c3da:	4622      	mov	r2, r4
 800c3dc:	462b      	mov	r3, r5
 800c3de:	f7f3 ff6b 	bl	80002b8 <__aeabi_dsub>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c3ea:	f7f3 ff65 	bl	80002b8 <__aeabi_dsub>
 800c3ee:	f1bb 0f00 	cmp.w	fp, #0
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	460d      	mov	r5, r1
 800c3f6:	f6bf aed6 	bge.w	800c1a6 <atan+0x3e>
 800c3fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3fe:	461d      	mov	r5, r3
 800c400:	e6d1      	b.n	800c1a6 <atan+0x3e>
 800c402:	a51d      	add	r5, pc, #116	; (adr r5, 800c478 <atan+0x310>)
 800c404:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c408:	e6cd      	b.n	800c1a6 <atan+0x3e>
 800c40a:	bf00      	nop
 800c40c:	f3af 8000 	nop.w
 800c410:	54442d18 	.word	0x54442d18
 800c414:	bff921fb 	.word	0xbff921fb
 800c418:	8800759c 	.word	0x8800759c
 800c41c:	7e37e43c 	.word	0x7e37e43c
 800c420:	e322da11 	.word	0xe322da11
 800c424:	3f90ad3a 	.word	0x3f90ad3a
 800c428:	24760deb 	.word	0x24760deb
 800c42c:	3fa97b4b 	.word	0x3fa97b4b
 800c430:	a0d03d51 	.word	0xa0d03d51
 800c434:	3fb10d66 	.word	0x3fb10d66
 800c438:	c54c206e 	.word	0xc54c206e
 800c43c:	3fb745cd 	.word	0x3fb745cd
 800c440:	920083ff 	.word	0x920083ff
 800c444:	3fc24924 	.word	0x3fc24924
 800c448:	5555550d 	.word	0x5555550d
 800c44c:	3fd55555 	.word	0x3fd55555
 800c450:	2c6a6c2f 	.word	0x2c6a6c2f
 800c454:	bfa2b444 	.word	0xbfa2b444
 800c458:	52defd9a 	.word	0x52defd9a
 800c45c:	3fadde2d 	.word	0x3fadde2d
 800c460:	af749a6d 	.word	0xaf749a6d
 800c464:	3fb3b0f2 	.word	0x3fb3b0f2
 800c468:	fe231671 	.word	0xfe231671
 800c46c:	3fbc71c6 	.word	0x3fbc71c6
 800c470:	9998ebc4 	.word	0x9998ebc4
 800c474:	3fc99999 	.word	0x3fc99999
 800c478:	54442d18 	.word	0x54442d18
 800c47c:	3ff921fb 	.word	0x3ff921fb
 800c480:	440fffff 	.word	0x440fffff
 800c484:	7ff00000 	.word	0x7ff00000
 800c488:	3fdbffff 	.word	0x3fdbffff
 800c48c:	3ff00000 	.word	0x3ff00000
 800c490:	3ff2ffff 	.word	0x3ff2ffff
 800c494:	40038000 	.word	0x40038000
 800c498:	3ff80000 	.word	0x3ff80000
 800c49c:	bff00000 	.word	0xbff00000
 800c4a0:	0800d3a8 	.word	0x0800d3a8
 800c4a4:	0800d388 	.word	0x0800d388

0800c4a8 <fabs>:
 800c4a8:	ec51 0b10 	vmov	r0, r1, d0
 800c4ac:	ee10 2a10 	vmov	r2, s0
 800c4b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c4b4:	ec43 2b10 	vmov	d0, r2, r3
 800c4b8:	4770      	bx	lr

0800c4ba <atan2>:
 800c4ba:	f000 b82d 	b.w	800c518 <__ieee754_atan2>

0800c4be <sqrt>:
 800c4be:	b538      	push	{r3, r4, r5, lr}
 800c4c0:	ed2d 8b02 	vpush	{d8}
 800c4c4:	ec55 4b10 	vmov	r4, r5, d0
 800c4c8:	f000 f8f0 	bl	800c6ac <__ieee754_sqrt>
 800c4cc:	4622      	mov	r2, r4
 800c4ce:	462b      	mov	r3, r5
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	4629      	mov	r1, r5
 800c4d4:	eeb0 8a40 	vmov.f32	s16, s0
 800c4d8:	eef0 8a60 	vmov.f32	s17, s1
 800c4dc:	f7f4 fb3e 	bl	8000b5c <__aeabi_dcmpun>
 800c4e0:	b990      	cbnz	r0, 800c508 <sqrt+0x4a>
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7f4 fb0f 	bl	8000b0c <__aeabi_dcmplt>
 800c4ee:	b158      	cbz	r0, 800c508 <sqrt+0x4a>
 800c4f0:	f7fc fa2e 	bl	8008950 <__errno>
 800c4f4:	2321      	movs	r3, #33	; 0x21
 800c4f6:	6003      	str	r3, [r0, #0]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	4610      	mov	r0, r2
 800c4fe:	4619      	mov	r1, r3
 800c500:	f7f4 f9bc 	bl	800087c <__aeabi_ddiv>
 800c504:	ec41 0b18 	vmov	d8, r0, r1
 800c508:	eeb0 0a48 	vmov.f32	s0, s16
 800c50c:	eef0 0a68 	vmov.f32	s1, s17
 800c510:	ecbd 8b02 	vpop	{d8}
 800c514:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c518 <__ieee754_atan2>:
 800c518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c51c:	ec57 6b11 	vmov	r6, r7, d1
 800c520:	4273      	negs	r3, r6
 800c522:	f8df e184 	ldr.w	lr, [pc, #388]	; 800c6a8 <__ieee754_atan2+0x190>
 800c526:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c52a:	4333      	orrs	r3, r6
 800c52c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c530:	4573      	cmp	r3, lr
 800c532:	ec51 0b10 	vmov	r0, r1, d0
 800c536:	ee11 8a10 	vmov	r8, s2
 800c53a:	d80a      	bhi.n	800c552 <__ieee754_atan2+0x3a>
 800c53c:	4244      	negs	r4, r0
 800c53e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c542:	4304      	orrs	r4, r0
 800c544:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c548:	4574      	cmp	r4, lr
 800c54a:	ee10 9a10 	vmov	r9, s0
 800c54e:	468c      	mov	ip, r1
 800c550:	d907      	bls.n	800c562 <__ieee754_atan2+0x4a>
 800c552:	4632      	mov	r2, r6
 800c554:	463b      	mov	r3, r7
 800c556:	f7f3 feb1 	bl	80002bc <__adddf3>
 800c55a:	ec41 0b10 	vmov	d0, r0, r1
 800c55e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c562:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c566:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c56a:	4334      	orrs	r4, r6
 800c56c:	d103      	bne.n	800c576 <__ieee754_atan2+0x5e>
 800c56e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c572:	f7ff bdf9 	b.w	800c168 <atan>
 800c576:	17bc      	asrs	r4, r7, #30
 800c578:	f004 0402 	and.w	r4, r4, #2
 800c57c:	ea53 0909 	orrs.w	r9, r3, r9
 800c580:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c584:	d107      	bne.n	800c596 <__ieee754_atan2+0x7e>
 800c586:	2c02      	cmp	r4, #2
 800c588:	d060      	beq.n	800c64c <__ieee754_atan2+0x134>
 800c58a:	2c03      	cmp	r4, #3
 800c58c:	d1e5      	bne.n	800c55a <__ieee754_atan2+0x42>
 800c58e:	a142      	add	r1, pc, #264	; (adr r1, 800c698 <__ieee754_atan2+0x180>)
 800c590:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c594:	e7e1      	b.n	800c55a <__ieee754_atan2+0x42>
 800c596:	ea52 0808 	orrs.w	r8, r2, r8
 800c59a:	d106      	bne.n	800c5aa <__ieee754_atan2+0x92>
 800c59c:	f1bc 0f00 	cmp.w	ip, #0
 800c5a0:	da5f      	bge.n	800c662 <__ieee754_atan2+0x14a>
 800c5a2:	a13f      	add	r1, pc, #252	; (adr r1, 800c6a0 <__ieee754_atan2+0x188>)
 800c5a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5a8:	e7d7      	b.n	800c55a <__ieee754_atan2+0x42>
 800c5aa:	4572      	cmp	r2, lr
 800c5ac:	d10f      	bne.n	800c5ce <__ieee754_atan2+0xb6>
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	f104 34ff 	add.w	r4, r4, #4294967295
 800c5b4:	d107      	bne.n	800c5c6 <__ieee754_atan2+0xae>
 800c5b6:	2c02      	cmp	r4, #2
 800c5b8:	d84c      	bhi.n	800c654 <__ieee754_atan2+0x13c>
 800c5ba:	4b35      	ldr	r3, [pc, #212]	; (800c690 <__ieee754_atan2+0x178>)
 800c5bc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c5c0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c5c4:	e7c9      	b.n	800c55a <__ieee754_atan2+0x42>
 800c5c6:	2c02      	cmp	r4, #2
 800c5c8:	d848      	bhi.n	800c65c <__ieee754_atan2+0x144>
 800c5ca:	4b32      	ldr	r3, [pc, #200]	; (800c694 <__ieee754_atan2+0x17c>)
 800c5cc:	e7f6      	b.n	800c5bc <__ieee754_atan2+0xa4>
 800c5ce:	4573      	cmp	r3, lr
 800c5d0:	d0e4      	beq.n	800c59c <__ieee754_atan2+0x84>
 800c5d2:	1a9b      	subs	r3, r3, r2
 800c5d4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c5d8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c5dc:	da1e      	bge.n	800c61c <__ieee754_atan2+0x104>
 800c5de:	2f00      	cmp	r7, #0
 800c5e0:	da01      	bge.n	800c5e6 <__ieee754_atan2+0xce>
 800c5e2:	323c      	adds	r2, #60	; 0x3c
 800c5e4:	db1e      	blt.n	800c624 <__ieee754_atan2+0x10c>
 800c5e6:	4632      	mov	r2, r6
 800c5e8:	463b      	mov	r3, r7
 800c5ea:	f7f4 f947 	bl	800087c <__aeabi_ddiv>
 800c5ee:	ec41 0b10 	vmov	d0, r0, r1
 800c5f2:	f7ff ff59 	bl	800c4a8 <fabs>
 800c5f6:	f7ff fdb7 	bl	800c168 <atan>
 800c5fa:	ec51 0b10 	vmov	r0, r1, d0
 800c5fe:	2c01      	cmp	r4, #1
 800c600:	d013      	beq.n	800c62a <__ieee754_atan2+0x112>
 800c602:	2c02      	cmp	r4, #2
 800c604:	d015      	beq.n	800c632 <__ieee754_atan2+0x11a>
 800c606:	2c00      	cmp	r4, #0
 800c608:	d0a7      	beq.n	800c55a <__ieee754_atan2+0x42>
 800c60a:	a319      	add	r3, pc, #100	; (adr r3, 800c670 <__ieee754_atan2+0x158>)
 800c60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c610:	f7f3 fe52 	bl	80002b8 <__aeabi_dsub>
 800c614:	a318      	add	r3, pc, #96	; (adr r3, 800c678 <__ieee754_atan2+0x160>)
 800c616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61a:	e014      	b.n	800c646 <__ieee754_atan2+0x12e>
 800c61c:	a118      	add	r1, pc, #96	; (adr r1, 800c680 <__ieee754_atan2+0x168>)
 800c61e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c622:	e7ec      	b.n	800c5fe <__ieee754_atan2+0xe6>
 800c624:	2000      	movs	r0, #0
 800c626:	2100      	movs	r1, #0
 800c628:	e7e9      	b.n	800c5fe <__ieee754_atan2+0xe6>
 800c62a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c62e:	4619      	mov	r1, r3
 800c630:	e793      	b.n	800c55a <__ieee754_atan2+0x42>
 800c632:	a30f      	add	r3, pc, #60	; (adr r3, 800c670 <__ieee754_atan2+0x158>)
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	f7f3 fe3e 	bl	80002b8 <__aeabi_dsub>
 800c63c:	4602      	mov	r2, r0
 800c63e:	460b      	mov	r3, r1
 800c640:	a10d      	add	r1, pc, #52	; (adr r1, 800c678 <__ieee754_atan2+0x160>)
 800c642:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c646:	f7f3 fe37 	bl	80002b8 <__aeabi_dsub>
 800c64a:	e786      	b.n	800c55a <__ieee754_atan2+0x42>
 800c64c:	a10a      	add	r1, pc, #40	; (adr r1, 800c678 <__ieee754_atan2+0x160>)
 800c64e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c652:	e782      	b.n	800c55a <__ieee754_atan2+0x42>
 800c654:	a10c      	add	r1, pc, #48	; (adr r1, 800c688 <__ieee754_atan2+0x170>)
 800c656:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c65a:	e77e      	b.n	800c55a <__ieee754_atan2+0x42>
 800c65c:	2000      	movs	r0, #0
 800c65e:	2100      	movs	r1, #0
 800c660:	e77b      	b.n	800c55a <__ieee754_atan2+0x42>
 800c662:	a107      	add	r1, pc, #28	; (adr r1, 800c680 <__ieee754_atan2+0x168>)
 800c664:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c668:	e777      	b.n	800c55a <__ieee754_atan2+0x42>
 800c66a:	bf00      	nop
 800c66c:	f3af 8000 	nop.w
 800c670:	33145c07 	.word	0x33145c07
 800c674:	3ca1a626 	.word	0x3ca1a626
 800c678:	54442d18 	.word	0x54442d18
 800c67c:	400921fb 	.word	0x400921fb
 800c680:	54442d18 	.word	0x54442d18
 800c684:	3ff921fb 	.word	0x3ff921fb
 800c688:	54442d18 	.word	0x54442d18
 800c68c:	3fe921fb 	.word	0x3fe921fb
 800c690:	0800d3c8 	.word	0x0800d3c8
 800c694:	0800d3e0 	.word	0x0800d3e0
 800c698:	54442d18 	.word	0x54442d18
 800c69c:	c00921fb 	.word	0xc00921fb
 800c6a0:	54442d18 	.word	0x54442d18
 800c6a4:	bff921fb 	.word	0xbff921fb
 800c6a8:	7ff00000 	.word	0x7ff00000

0800c6ac <__ieee754_sqrt>:
 800c6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b0:	ec55 4b10 	vmov	r4, r5, d0
 800c6b4:	4e55      	ldr	r6, [pc, #340]	; (800c80c <__ieee754_sqrt+0x160>)
 800c6b6:	43ae      	bics	r6, r5
 800c6b8:	ee10 0a10 	vmov	r0, s0
 800c6bc:	ee10 3a10 	vmov	r3, s0
 800c6c0:	462a      	mov	r2, r5
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	d110      	bne.n	800c6e8 <__ieee754_sqrt+0x3c>
 800c6c6:	ee10 2a10 	vmov	r2, s0
 800c6ca:	462b      	mov	r3, r5
 800c6cc:	f7f3 ffac 	bl	8000628 <__aeabi_dmul>
 800c6d0:	4602      	mov	r2, r0
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	4620      	mov	r0, r4
 800c6d6:	4629      	mov	r1, r5
 800c6d8:	f7f3 fdf0 	bl	80002bc <__adddf3>
 800c6dc:	4604      	mov	r4, r0
 800c6de:	460d      	mov	r5, r1
 800c6e0:	ec45 4b10 	vmov	d0, r4, r5
 800c6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6e8:	2d00      	cmp	r5, #0
 800c6ea:	dc10      	bgt.n	800c70e <__ieee754_sqrt+0x62>
 800c6ec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c6f0:	4330      	orrs	r0, r6
 800c6f2:	d0f5      	beq.n	800c6e0 <__ieee754_sqrt+0x34>
 800c6f4:	b15d      	cbz	r5, 800c70e <__ieee754_sqrt+0x62>
 800c6f6:	ee10 2a10 	vmov	r2, s0
 800c6fa:	462b      	mov	r3, r5
 800c6fc:	ee10 0a10 	vmov	r0, s0
 800c700:	f7f3 fdda 	bl	80002b8 <__aeabi_dsub>
 800c704:	4602      	mov	r2, r0
 800c706:	460b      	mov	r3, r1
 800c708:	f7f4 f8b8 	bl	800087c <__aeabi_ddiv>
 800c70c:	e7e6      	b.n	800c6dc <__ieee754_sqrt+0x30>
 800c70e:	1512      	asrs	r2, r2, #20
 800c710:	d074      	beq.n	800c7fc <__ieee754_sqrt+0x150>
 800c712:	07d4      	lsls	r4, r2, #31
 800c714:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c718:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c71c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c720:	bf5e      	ittt	pl
 800c722:	0fda      	lsrpl	r2, r3, #31
 800c724:	005b      	lslpl	r3, r3, #1
 800c726:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c72a:	2400      	movs	r4, #0
 800c72c:	0fda      	lsrs	r2, r3, #31
 800c72e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c732:	107f      	asrs	r7, r7, #1
 800c734:	005b      	lsls	r3, r3, #1
 800c736:	2516      	movs	r5, #22
 800c738:	4620      	mov	r0, r4
 800c73a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c73e:	1886      	adds	r6, r0, r2
 800c740:	428e      	cmp	r6, r1
 800c742:	bfde      	ittt	le
 800c744:	1b89      	suble	r1, r1, r6
 800c746:	18b0      	addle	r0, r6, r2
 800c748:	18a4      	addle	r4, r4, r2
 800c74a:	0049      	lsls	r1, r1, #1
 800c74c:	3d01      	subs	r5, #1
 800c74e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c752:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c756:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c75a:	d1f0      	bne.n	800c73e <__ieee754_sqrt+0x92>
 800c75c:	462a      	mov	r2, r5
 800c75e:	f04f 0e20 	mov.w	lr, #32
 800c762:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c766:	4281      	cmp	r1, r0
 800c768:	eb06 0c05 	add.w	ip, r6, r5
 800c76c:	dc02      	bgt.n	800c774 <__ieee754_sqrt+0xc8>
 800c76e:	d113      	bne.n	800c798 <__ieee754_sqrt+0xec>
 800c770:	459c      	cmp	ip, r3
 800c772:	d811      	bhi.n	800c798 <__ieee754_sqrt+0xec>
 800c774:	f1bc 0f00 	cmp.w	ip, #0
 800c778:	eb0c 0506 	add.w	r5, ip, r6
 800c77c:	da43      	bge.n	800c806 <__ieee754_sqrt+0x15a>
 800c77e:	2d00      	cmp	r5, #0
 800c780:	db41      	blt.n	800c806 <__ieee754_sqrt+0x15a>
 800c782:	f100 0801 	add.w	r8, r0, #1
 800c786:	1a09      	subs	r1, r1, r0
 800c788:	459c      	cmp	ip, r3
 800c78a:	bf88      	it	hi
 800c78c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c790:	eba3 030c 	sub.w	r3, r3, ip
 800c794:	4432      	add	r2, r6
 800c796:	4640      	mov	r0, r8
 800c798:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c79c:	f1be 0e01 	subs.w	lr, lr, #1
 800c7a0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c7a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c7a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c7ac:	d1db      	bne.n	800c766 <__ieee754_sqrt+0xba>
 800c7ae:	430b      	orrs	r3, r1
 800c7b0:	d006      	beq.n	800c7c0 <__ieee754_sqrt+0x114>
 800c7b2:	1c50      	adds	r0, r2, #1
 800c7b4:	bf13      	iteet	ne
 800c7b6:	3201      	addne	r2, #1
 800c7b8:	3401      	addeq	r4, #1
 800c7ba:	4672      	moveq	r2, lr
 800c7bc:	f022 0201 	bicne.w	r2, r2, #1
 800c7c0:	1063      	asrs	r3, r4, #1
 800c7c2:	0852      	lsrs	r2, r2, #1
 800c7c4:	07e1      	lsls	r1, r4, #31
 800c7c6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c7ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c7ce:	bf48      	it	mi
 800c7d0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c7d4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c7d8:	4614      	mov	r4, r2
 800c7da:	e781      	b.n	800c6e0 <__ieee754_sqrt+0x34>
 800c7dc:	0ad9      	lsrs	r1, r3, #11
 800c7de:	3815      	subs	r0, #21
 800c7e0:	055b      	lsls	r3, r3, #21
 800c7e2:	2900      	cmp	r1, #0
 800c7e4:	d0fa      	beq.n	800c7dc <__ieee754_sqrt+0x130>
 800c7e6:	02cd      	lsls	r5, r1, #11
 800c7e8:	d50a      	bpl.n	800c800 <__ieee754_sqrt+0x154>
 800c7ea:	f1c2 0420 	rsb	r4, r2, #32
 800c7ee:	fa23 f404 	lsr.w	r4, r3, r4
 800c7f2:	1e55      	subs	r5, r2, #1
 800c7f4:	4093      	lsls	r3, r2
 800c7f6:	4321      	orrs	r1, r4
 800c7f8:	1b42      	subs	r2, r0, r5
 800c7fa:	e78a      	b.n	800c712 <__ieee754_sqrt+0x66>
 800c7fc:	4610      	mov	r0, r2
 800c7fe:	e7f0      	b.n	800c7e2 <__ieee754_sqrt+0x136>
 800c800:	0049      	lsls	r1, r1, #1
 800c802:	3201      	adds	r2, #1
 800c804:	e7ef      	b.n	800c7e6 <__ieee754_sqrt+0x13a>
 800c806:	4680      	mov	r8, r0
 800c808:	e7bd      	b.n	800c786 <__ieee754_sqrt+0xda>
 800c80a:	bf00      	nop
 800c80c:	7ff00000 	.word	0x7ff00000

0800c810 <_init>:
 800c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c812:	bf00      	nop
 800c814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c816:	bc08      	pop	{r3}
 800c818:	469e      	mov	lr, r3
 800c81a:	4770      	bx	lr

0800c81c <_fini>:
 800c81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c81e:	bf00      	nop
 800c820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c822:	bc08      	pop	{r3}
 800c824:	469e      	mov	lr, r3
 800c826:	4770      	bx	lr
