Analysis & Synthesis report for specific_cpu
Tue Mar 15 14:32:38 2022
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: InstROM:IR1
 11. Parameter Settings for User Entity Instance: ProgCtr:PC1
 12. Parameter Settings for User Entity Instance: RegFile:RF1
 13. Parameter Settings for User Entity Instance: ALU:ALU1
 14. Parameter Settings for User Entity Instance: DataMem:DM1
 15. Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_add_sub:Add0
 16. Port Connectivity Checks: "ALU:ALU1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 15 14:32:38 2022       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; specific_cpu                                ;
; Top-level Entity Name              ; TopLevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,026                                       ;
;     Total combinational functions  ; 2,920                                       ;
;     Dedicated logic registers      ; 2,122                                       ;
; Total registers                    ; 2122                                        ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F29C6       ;                    ;
; Top-level entity name                                                      ; TopLevel           ; specific_cpu       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+
; TopLevel.sv                      ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/TopLevel.sv             ;         ;
; RegFile.sv                       ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/RegFile.sv              ;         ;
; ProgCtr.sv                       ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/ProgCtr.sv              ;         ;
; LUT.sv                           ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/LUT.sv                  ;         ;
; InstROM.sv                       ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/InstROM.sv              ;         ;
; Definitions.sv                   ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/Definitions.sv          ;         ;
; DataMem.sv                       ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/DataMem.sv              ;         ;
; Ctrl.sv                          ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/Ctrl.sv                 ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File                 ; D:/Program coding/Verilog project/special_processor/ALU.sv                  ;         ;
; data_mem.hex                     ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; D:/Program coding/Verilog project/special_processor/data_mem.hex            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                                ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; db/add_sub_cui.tdf               ; yes             ; Auto-Generated Megafunction                 ; D:/Program coding/Verilog project/special_processor/db/add_sub_cui.tdf      ;         ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,026     ;
;                                             ;           ;
; Total combinational functions               ; 2920      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1852      ;
;     -- 3 input functions                    ; 44        ;
;     -- <=2 input functions                  ; 1024      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2903      ;
;     -- arithmetic mode                      ; 17        ;
;                                             ;           ;
; Total registers                             ; 2122      ;
;     -- Dedicated logic registers            ; 2122      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 68        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 2122      ;
; Total fan-out                               ; 15095     ;
; Average fan-out                             ; 2.92      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Entity Name ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+-------------+--------------+
; |TopLevel                             ; 2920 (46)         ; 2122 (0)     ; 0           ; 0            ; 0       ; 0         ; 68   ; 0            ; |TopLevel                                                      ; TopLevel    ; work         ;
;    |ALU:ALU1|                         ; 61 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|ALU:ALU1                                             ; ALU         ; work         ;
;       |lpm_add_sub:Add0|              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|ALU:ALU1|lpm_add_sub:Add0                            ; lpm_add_sub ; work         ;
;          |add_sub_cui:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|ALU:ALU1|lpm_add_sub:Add0|add_sub_cui:auto_generated ; add_sub_cui ; work         ;
;    |Ctrl:Ctrl1|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|Ctrl:Ctrl1                                           ; Ctrl        ; work         ;
;    |DataMem:DM1|                      ; 2638 (2638)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|DataMem:DM1                                          ; DataMem     ; work         ;
;    |InstROM:IR1|                      ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|InstROM:IR1                                          ; InstROM     ; work         ;
;    |LUT:LUT1|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|LUT:LUT1                                             ; LUT         ; work         ;
;    |ProgCtr:PC1|                      ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|ProgCtr:PC1                                          ; ProgCtr     ; work         ;
;    |RegFile:RF1|                      ; 104 (104)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|RegFile:RF1                                          ; RegFile     ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2122  ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2112  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|ProgCtr:PC1|ProgCtr[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[0][3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[1][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[2][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[3][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[4][2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[5][6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[6][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|RegFile:RF1|Registers[7][4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopLevel|ExMem_RegValue_out[7]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopLevel|RegFile:RF1|Mux7            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopLevel|RegFile:RF1|Mux15           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstROM:IR1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; A              ; 10    ; Signed Integer                  ;
; W              ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgCtr:PC1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; A              ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:RF1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
; A              ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; W              ; 8     ; Signed Integer               ;
; Ops            ; 4     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMem:DM1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
; A              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_add_sub:Add0 ;
+------------------------+--------------+------------------------------------+
; Parameter Name         ; Value        ; Type                               ;
+------------------------+--------------+------------------------------------+
; LPM_WIDTH              ; 8            ; Untyped                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                            ;
; LPM_PIPELINE           ; 0            ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                            ;
; USE_WYS                ; OFF          ; Untyped                            ;
; STYLE                  ; FAST         ; Untyped                            ;
; CBXI_PARAMETER         ; add_sub_cui  ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                     ;
+------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU1"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; SC_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Parity ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Odd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 2122                        ;
;     ENA               ; 2112                        ;
;     SCLR              ; 10                          ;
; cycloneiii_lcell_comb ; 2924                        ;
;     arith             ; 17                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 2907                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 994                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 1852                        ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 11.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Mar 15 14:32:20 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off specific_cpu -c specific_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file finalsubmission_tb.sv
    Info (12023): Found entity 1: FinalSubmission_tb File: D:/Program coding/Verilog project/special_processor/FinalSubmission_tb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: TopLevel File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: D:/Program coding/Verilog project/special_processor/RegFile.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file progctr.sv
    Info (12023): Found entity 1: ProgCtr File: D:/Program coding/Verilog project/special_processor/ProgCtr.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file lut.sv
    Info (12023): Found entity 1: LUT File: D:/Program coding/Verilog project/special_processor/LUT.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file instrom.sv
    Info (12023): Found entity 1: InstROM File: D:/Program coding/Verilog project/special_processor/InstROM.sv Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file definitions.sv
    Info (12022): Found design unit 1: Definitions (SystemVerilog) File: D:/Program coding/Verilog project/special_processor/Definitions.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: DataMem File: D:/Program coding/Verilog project/special_processor/DataMem.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file ctrl.sv
    Info (12023): Found entity 1: Ctrl File: D:/Program coding/Verilog project/special_processor/Ctrl.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: D:/Program coding/Verilog project/special_processor/ALU.sv Line: 10
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "InstROM" for hierarchy "InstROM:IR1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 102
Warning (10270): Verilog HDL Case Statement warning at InstROM.sv(32): incomplete case statement has no default case item File: D:/Program coding/Verilog project/special_processor/InstROM.sv Line: 32
Info (12128): Elaborating entity "ProgCtr" for hierarchy "ProgCtr:PC1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 114
Warning (10230): Verilog HDL assignment warning at ProgCtr.sv(37): truncated value with size 32 to match size of target (10) File: D:/Program coding/Verilog project/special_processor/ProgCtr.sv Line: 37
Info (12128): Elaborating entity "LUT" for hierarchy "LUT:LUT1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 121
Info (12128): Elaborating entity "Ctrl" for hierarchy "Ctrl:Ctrl1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 159
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:RF1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 180
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 226
Warning (10036): Verilog HDL or VHDL warning at ALU.sv(23): object "op_mnemonic" assigned a value but never read File: D:/Program coding/Verilog project/special_processor/ALU.sv Line: 23
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:DM1" File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 236
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "DataMem:DM1|Core" is uninferred due to asynchronous read logic File: D:/Program coding/Verilog project/special_processor/DataMem.sv Line: 25
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:ALU1|Add0" File: D:/Program coding/Verilog project/special_processor/ALU.sv Line: 30
Info (12130): Elaborated megafunction instantiation "ALU:ALU1|lpm_add_sub:Add0" File: D:/Program coding/Verilog project/special_processor/ALU.sv Line: 30
Info (12133): Instantiated megafunction "ALU:ALU1|lpm_add_sub:Add0" with the following parameter: File: D:/Program coding/Verilog project/special_processor/ALU.sv Line: 30
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf
    Info (12023): Found entity 1: add_sub_cui File: D:/Program coding/Verilog project/special_processor/db/add_sub_cui.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Immediate[5]" is stuck at GND File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 13
    Warning (13410): Pin "Ack" is stuck at GND File: D:/Program coding/Verilog project/special_processor/TopLevel.sv Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 4042 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5081 megabytes
    Info: Processing ended: Tue Mar 15 14:32:38 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


