git clone --depth 1 --no-tags https://github.com/oriod-malo/DE10-Lite-SONAR-2.0.git f:/verilog_sva_gh_scraper/data/full_repos/628008979
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/2023_HAPS_Finalproject_111064559.git f:/verilog_sva_gh_scraper/data/full_repos/627949816
git clone --depth 1 --no-tags https://github.com/Martofol/bz403_spring_2023_Davud_Kalayal.git f:/verilog_sva_gh_scraper/data/full_repos/629685205
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/JK_Flip-Flop-Day-011-.git f:/verilog_sva_gh_scraper/data/full_repos/630574217
git clone --depth 1 --no-tags https://github.com/meerkat-log/Digital_Logic_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/631557442
git clone --depth 1 --no-tags https://github.com/YinCH724/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/631789766
git clone --depth 1 --no-tags https://github.com/hossein0gh/nand-only-xnor.git f:/verilog_sva_gh_scraper/data/full_repos/631605511
git clone --depth 1 --no-tags https://github.com/wjcccccc/NYCU_CO.git f:/verilog_sva_gh_scraper/data/full_repos/633294515
git clone --depth 1 --no-tags https://github.com/pibha/UART.git f:/verilog_sva_gh_scraper/data/full_repos/633785029
git clone --depth 1 --no-tags https://github.com/matchy-at-snu/logic-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/634203718
git clone --depth 1 --no-tags https://github.com/JuanIgnacioHZ/Tarea-1-IE0523-B93826.git f:/verilog_sva_gh_scraper/data/full_repos/628802163
git clone --depth 1 --no-tags https://github.com/panicmarvin/Learn-Cortex-M0.git f:/verilog_sva_gh_scraper/data/full_repos/628973323
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/3X8_Decoder-Day-007-.git f:/verilog_sva_gh_scraper/data/full_repos/628648352
git clone --depth 1 --no-tags https://github.com/GulnurKorkmaz/GomuluSistemler.git f:/verilog_sva_gh_scraper/data/full_repos/628627689
git clone --depth 1 --no-tags https://github.com/chienthan-cucu/MS.git f:/verilog_sva_gh_scraper/data/full_repos/628280772
git clone --depth 1 --no-tags https://github.com/AxlNuke/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628302910
git clone --depth 1 --no-tags https://github.com/arthurnamz/Mini-Lab-Project-on-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629363259
git clone --depth 1 --no-tags https://github.com/Arima9/IMTC20.git f:/verilog_sva_gh_scraper/data/full_repos/631481966
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/628836640
git clone --depth 1 --no-tags https://github.com/Sameersinghere/Verilogcodes.git f:/verilog_sva_gh_scraper/data/full_repos/634229515
git clone --depth 1 --no-tags https://github.com/Wevel/ExperiarSoC_Tests.git f:/verilog_sva_gh_scraper/data/full_repos/631958539
git clone --depth 1 --no-tags https://github.com/mec2021045/RTL_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/628035800
git clone --depth 1 --no-tags https://github.com/bogdan-krstic/round-robin.git f:/verilog_sva_gh_scraper/data/full_repos/628000272
git clone --depth 1 --no-tags https://github.com/eymay/L2R_Exp.git f:/verilog_sva_gh_scraper/data/full_repos/629208778
git clone --depth 1 --no-tags https://github.com/kurm33/verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/630064847
git clone --depth 1 --no-tags https://github.com/AkshayD13/SAD_full_search.git f:/verilog_sva_gh_scraper/data/full_repos/628011381
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/8X3_Encoder-Day-006-.git f:/verilog_sva_gh_scraper/data/full_repos/628330854
git clone --depth 1 --no-tags https://github.com/ttffer/thesis_code.git f:/verilog_sva_gh_scraper/data/full_repos/628143894
git clone --depth 1 --no-tags https://github.com/ozcaglarbora/trafik_sinyalizasyonu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628197014
git clone --depth 1 --no-tags https://github.com/qviettt/rv.git f:/verilog_sva_gh_scraper/data/full_repos/634548187
git clone --depth 1 --no-tags https://github.com/mohos455/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/627707947
git clone --depth 1 --no-tags https://github.com/AbdullahAyman02/AES-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/631668473
git clone --depth 1 --no-tags https://github.com/MohammadAmr20/AES-System.git f:/verilog_sva_gh_scraper/data/full_repos/631673233
git clone --depth 1 --no-tags https://github.com/HarithSami/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/631461472
git clone --depth 1 --no-tags https://github.com/chakshandhir004/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/632277268
git clone --depth 1 --no-tags https://github.com/CoquettishZyz/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/630923802
git clone --depth 1 --no-tags https://github.com/maiquanh1210/digitalDesign_lab.git f:/verilog_sva_gh_scraper/data/full_repos/631292426
git clone --depth 1 --no-tags https://github.com/Pedro-Seixas/Digital-Stop-Watch.git f:/verilog_sva_gh_scraper/data/full_repos/633491297
git clone --depth 1 --no-tags https://github.com/vsiva308/385FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/633649279
git clone --depth 1 --no-tags https://github.com/piyushkandoriya/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/633504182
git clone --depth 1 --no-tags https://github.com/aserenate/multicast_router.git f:/verilog_sva_gh_scraper/data/full_repos/633287681
git clone --depth 1 --no-tags https://github.com/NoNounknow/I2C_EEPROM_control.git f:/verilog_sva_gh_scraper/data/full_repos/631988104
git clone --depth 1 --no-tags https://github.com/shinyuchen/ICDLAB_Final.git f:/verilog_sva_gh_scraper/data/full_repos/632914434
git clone --depth 1 --no-tags https://github.com/anasabk/A-Single-Cycle-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/632951108
git clone --depth 1 --no-tags https://github.com/minhaj6/modelsim-tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/633793649
git clone --depth 1 --no-tags https://github.com/ljtxsg/HDL_BITs.git f:/verilog_sva_gh_scraper/data/full_repos/633782875
git clone --depth 1 --no-tags https://github.com/aileneiioana/NiosII_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/633825385
git clone --depth 1 --no-tags https://github.com/Soham-coder/TPU_4_X_4.git f:/verilog_sva_gh_scraper/data/full_repos/628198065
git clone --depth 1 --no-tags https://github.com/htfab/microtapeout.git f:/verilog_sva_gh_scraper/data/full_repos/630125841
git clone --depth 1 --no-tags https://github.com/Zofek/SDUP_quicksort.git f:/verilog_sva_gh_scraper/data/full_repos/630454195
git clone --depth 1 --no-tags https://github.com/AgamemnonasKyriazis/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/630521587
git clone --depth 1 --no-tags https://github.com/giuseppequaratino/daniel_kim_tapeout_temp.git f:/verilog_sva_gh_scraper/data/full_repos/632209597
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/verilog-ass.git f:/verilog_sva_gh_scraper/data/full_repos/632218507
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P3_Traffic_Light_Controllers_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/630992938
git clone --depth 1 --no-tags https://github.com/AnanyaV2004/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/631038127
git clone --depth 1 --no-tags https://github.com/eymay/Memory_Units.git f:/verilog_sva_gh_scraper/data/full_repos/629954275
git clone --depth 1 --no-tags https://github.com/New-pro125/AES_Project.git f:/verilog_sva_gh_scraper/data/full_repos/633461967
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-alberto_vargas_garrido.git f:/verilog_sva_gh_scraper/data/full_repos/627695843
git clone --depth 1 --no-tags https://github.com/meosii/ahbmaster.git f:/verilog_sva_gh_scraper/data/full_repos/627705078
git clone --depth 1 --no-tags https://github.com/OzanAkgon/TrafikIsikSinyalizasyon.git f:/verilog_sva_gh_scraper/data/full_repos/627890000
git clone --depth 1 --no-tags https://github.com/Erfan-nia/rply_project_TempSense.git f:/verilog_sva_gh_scraper/data/full_repos/634265303
git clone --depth 1 --no-tags https://github.com/guaguagua132/datenlord_interview.git f:/verilog_sva_gh_scraper/data/full_repos/633400774
git clone --depth 1 --no-tags https://github.com/pibha/VotingSecureAES_SHA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633545589
git clone --depth 1 --no-tags https://github.com/mostafa0001-me/Piplined-RiscV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/633534900
git clone --depth 1 --no-tags https://github.com/jkinyanjui/VLSIRippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/633369265
git clone --depth 1 --no-tags https://github.com/YI-CHENG-SHIH645/NYCU-AAML.git f:/verilog_sva_gh_scraper/data/full_repos/632292711
git clone --depth 1 --no-tags https://github.com/mwolff79/jtcoresX.git f:/verilog_sva_gh_scraper/data/full_repos/632396163
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/gupsiseAkademi.git f:/verilog_sva_gh_scraper/data/full_repos/630607335
git clone --depth 1 --no-tags https://github.com/WHUCSstetman/Computer-Organization-and-Design-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/631447573
git clone --depth 1 --no-tags https://github.com/Brohan9126/Chip_Droid.git f:/verilog_sva_gh_scraper/data/full_repos/631636514
git clone --depth 1 --no-tags https://github.com/calint/znxcr.git f:/verilog_sva_gh_scraper/data/full_repos/631526958
git clone --depth 1 --no-tags https://github.com/cjfman/Mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/631653448
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/BCD-counter.git f:/verilog_sva_gh_scraper/data/full_repos/629071017
git clone --depth 1 --no-tags https://github.com/uslsteen/risc-v_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/632132683
git clone --depth 1 --no-tags https://github.com/hacerakinci/Logic-Circuits-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/631950863
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/SISO_Using_D-FF-Day-015-.git f:/verilog_sva_gh_scraper/data/full_repos/631882506
git clone --depth 1 --no-tags https://github.com/sumanthbs17/0000to9999_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/632390580
git clone --depth 1 --no-tags https://github.com/xjh2000/fpga-learn.git f:/verilog_sva_gh_scraper/data/full_repos/630807256
git clone --depth 1 --no-tags https://github.com/nickleeair/Haps_final_111501555.git f:/verilog_sva_gh_scraper/data/full_repos/630261780
git clone --depth 1 --no-tags https://github.com/Zilly-1213/UART_Design.git f:/verilog_sva_gh_scraper/data/full_repos/630338628
git clone --depth 1 --no-tags https://github.com/tsl-robt/graph-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/629838332
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Traffic-Light-Controller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629943892
git clone --depth 1 --no-tags https://github.com/kwokkeith/50002-OthelloBeep.git f:/verilog_sva_gh_scraper/data/full_repos/627965052
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/DFF.git f:/verilog_sva_gh_scraper/data/full_repos/630983476
git clone --depth 1 --no-tags https://github.com/MooMooHorse/FPGA-Tank-World.git f:/verilog_sva_gh_scraper/data/full_repos/631344100
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/Embedded-EVR.git f:/verilog_sva_gh_scraper/data/full_repos/628626581
git clone --depth 1 --no-tags https://github.com/aylanckerem/Embedded_System.git f:/verilog_sva_gh_scraper/data/full_repos/628628946
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/629003487
git clone --depth 1 --no-tags https://github.com/h20man13/ARM7TDMISEmulator.git f:/verilog_sva_gh_scraper/data/full_repos/629610192
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/D_Flip-Flop-day-009-.git f:/verilog_sva_gh_scraper/data/full_repos/629608005
git clone --depth 1 --no-tags https://github.com/FDULsy/arm_ai.git f:/verilog_sva_gh_scraper/data/full_repos/629441657
git clone --depth 1 --no-tags https://github.com/Dimanteo/RISC-V_pipeline_model.git f:/verilog_sva_gh_scraper/data/full_repos/633589196
git clone --depth 1 --no-tags https://github.com/Zamir-Khan/64-Bit_ALU_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/632973103
git clone --depth 1 --no-tags https://github.com/smischny/ws2812b_fpga_gowin.git f:/verilog_sva_gh_scraper/data/full_repos/633829797
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/example-gate-level-design.git f:/verilog_sva_gh_scraper/data/full_repos/633689742
git clone --depth 1 --no-tags https://github.com/srinivasbonthu551/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/627842985
git clone --depth 1 --no-tags https://github.com/PeterHung26/ASIC-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/634243132
git clone --depth 1 --no-tags https://github.com/jjejdhhd/License-Plate-Recognition-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/641714494
git clone --depth 1 --no-tags https://github.com/FPGAwars/FLIX-V.git f:/verilog_sva_gh_scraper/data/full_repos/639297365
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGATechnologyGroup.git f:/verilog_sva_gh_scraper/data/full_repos/638975380
