set ::env(PROJECT_NAME) ethmac10g_tx_engine
set ::env(DESIGN_TOP) TransmitTop
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/tx_engine
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethmac10g/trunk/rtl/verilog/tx_engine/TransmitTop.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

