{"top":"global.SISO4",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse":{
        "type":["Record",{
          "I":"BitIn",
          "O":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],0]}
          }
        },
        "connections":[
          ["inst0.clk","self.CLK"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "SISO4":{
        "type":["Record",{
          "I":"BitIn",
          "O":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          }
        },
        "connections":[
          ["inst0.CLK","self.CLK"],
          ["inst0.I","self.I"],
          ["inst0.O","inst1.I"],
          ["inst1.CLK","self.CLK"],
          ["inst1.O","inst2.I"],
          ["inst2.CLK","self.CLK"],
          ["inst2.O","inst3.I"],
          ["inst3.CLK","self.CLK"],
          ["inst3.O","self.O"]
        ]
      }
    }
  }
}
}