Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'test1'

Design Information
------------------
Command Line   : map -intstyle ise -p xc4vsx35-ff668-10 -global_opt speed
-equivalent_register_removal on -cm area -detail -ir off -pr off -c 100 -o
test1_map.ncd test1.ngd test1.pcf 
Target Device  : xc4vsx35
Target Package : ff668
Target Speed   : -10
Mapper Version : virtex4 -- $Revision: 1.55 $
Mapped Date    : Sun Sep  1 15:38:49 2024

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:           652 out of  30,720    2%
  Number of 4 input LUTs:             1,029 out of  30,720    3%
Logic Distribution:
  Number of occupied Slices:            752 out of  15,360    4%
    Number of Slices containing only related logic:     752 out of     752 100%
    Number of Slices containing unrelated logic:          0 out of     752   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,143 out of  30,720    3%
    Number used as logic:             1,020
    Number used as a route-thru:        114
    Number used as Shift registers:       9

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                 32 out of     448    7%
  Number of BUFG/BUFGCTRLs:               2 out of      32    6%
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:               9 out of     192    4%
    Number used as RAMB16s:               9
  Number of DSP48s:                      10 out of     192    5%

Average Fanout of Non-Clock Nets:                3.08

Peak Memory Usage:  705 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   19 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <inst_float2fixed/Mshreg_sig00000022>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <inst_float2fixed/Mshreg_sig00000024>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <inst_float2fixed/Mshreg_sig00000026>
   is incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network i_clock_BUFGP/N2 has no load.
INFO:LIT:243 - Logical network i_clock_BUFGP/N3 has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal i_clock are pushed forward
   through input buffer.
INFO:MapLib:797 - Your design is targeting LX/SX Production Step 0/1/ES devices.
   Please note that there are new specifications for the DCMs to guarantee
   maximum frequency performance. If the DCM input clock might stop or if the
   DCM reset might be asserted for an extended time, then use of the dcm_standby
   macro may be required. Please see Answer Record 21127.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   2 block(s) optimized away
   2 signal(s) removed
 153 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "i_clock_BUFGP/N2" is sourceless and has been removed.
The signal "i_clock_BUFGP/N3" is sourceless and has been removed.
Unused block "i_clock_BUFGP/XST_GND" (ZERO) removed.
Unused block "i_clock_BUFGP/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		vts_inst/activeArea112_SW0/LUT2_L_BUF
LOCALBUF 		inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>21_SW0/LUT2_L_BUF
LOCALBUF 		inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>21_SW1/LUT2_L_BUF
LOCALBUF 		inst_streamScaler/Madd_preCoeff00_sub0001_cy<7>21_SW0/LUT2_L_BUF
LOCALBUF 		inst_streamScaler/Madd_preCoeff00_sub0001_cy<7>21_SW1/LUT2_L_BUF
LOCALBUF 		vts_inst/videoOn_or00008_SW0_SW0/LUT4_L_BUF
LOCALBUF 		vts_inst/videoOn_or0000181_SW0/LUT4_L_BUF
LOCALBUF 		inst_streamScaler/dOutValidInt_cmp_eq0000692_SW0/LUT4_L_BUF
LOCALBUF 		inst_streamScaler/dOutValidInt_mux000059/LUT4_L_BUF
LOCALBUF 		vts_inst/activeArea1371/LUT4_L_BUF
LOCALBUF 		vts_inst/videoOn_or00001102/LUT4_L_BUF
LOCALBUF 		vts_inst/videoOn_or00001232/LUT4_L_BUF
LOCALBUF 		vts_inst/videoOn_or00002860/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk0000010d/LUT4_L_BUF
LOCALBUF 		inst_float2fixed/blk00000110/LUT4_L_BUF
LOCALBUF 		inst_float2fixed/blk00000118/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000117/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000116/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000115/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000114/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000113/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000112/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000111/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000104/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000103/LUT2_L_BUF
LOCALBUF 		inst_float2fixed/blk0000010c/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk0000010b/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk0000010a/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000109/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000108/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000107/LUT3_L_BUF
LOCALBUF 		inst_float2fixed/blk00000102/LUT3_L_BUF
LUT1 		Mcount_streamScaler_ag_cy<1>_rt
LUT1 		Mcount_streamScaler_ag_cy<2>_rt
LUT1 		Mcount_streamScaler_ag_cy<3>_rt
LUT1 		Mcount_streamScaler_ag_cy<4>_rt
LUT1 		Mcount_streamScaler_ag_cy<5>_rt
LUT1 		Mcount_streamScaler_ag_cy<6>_rt
LUT1 		Mcount_streamScaler_ag_cy<7>_rt
LUT1 		Mcount_streamScaler_ag_cy<8>_rt
LUT1 		Mcount_douti_cy<1>_rt
LUT1 		Mcount_douti_cy<2>_rt
LUT1 		Mcount_douti_cy<3>_rt
LUT1 		Mcount_douti_cy<4>_rt
LUT1 		Mcount_douti_cy<5>_rt
LUT1 		Mcount_douti_cy<6>_rt
LUT1 		Mcount_douti_cy<7>_rt
LUT1 		Mcount_douti_cy<8>_rt
LUT1 		Mcount_douti_cy<9>_rt
LUT1 		Mcount_douti_cy<10>_rt
LUT1 		Mcount_i0_cy<1>_rt
LUT1 		Mcount_i0_cy<2>_rt
LUT1 		Mcount_i0_cy<3>_rt
LUT1 		Mcount_i0_cy<4>_rt
LUT1 		Mcount_i0_cy<5>_rt
LUT1 		Mcount_i0_cy<6>_rt
LUT1 		Mcount_i0_cy<7>_rt
LUT1 		ag_inst/Mcount_w81_cy<6>_rt
LUT1 		ag_inst/Mcount_w81_cy<5>_rt
LUT1 		ag_inst/Mcount_w81_cy<4>_rt
LUT1 		ag_inst/Mcount_w81_cy<3>_rt
LUT1 		ag_inst/Mcount_w81_cy<2>_rt
LUT1 		ag_inst/Mcount_w81_cy<1>_rt
LUT1 		ag_inst/Mcount_addr_cy<10>_rt
LUT1 		ag_inst/Mcount_addr_cy<9>_rt
LUT1 		ag_inst/Mcount_addr_cy<8>_rt
LUT1 		ag_inst/Mcount_addr_cy<7>_rt
LUT1 		ag_inst/Mcount_addr_cy<6>_rt
LUT1 		ag_inst/Mcount_addr_cy<5>_rt
LUT1 		ag_inst/Mcount_addr_cy<4>_rt
LUT1 		ag_inst/Mcount_addr_cy<3>_rt
LUT1 		ag_inst/Mcount_addr_cy<2>_rt
LUT1 		ag_inst/Mcount_addr_cy<1>_rt
LUT1 		ag_inst/Madd_addr1_addsub0000_cy<10>_rt
LUT1 		ag_inst/Madd_addr1_addsub0000_cy<9>_rt
LUT1 		ag_inst/Madd_addr1_addsub0000_cy<8>_rt
LUT1 		ag_inst/Madd_addr1_addsub0000_cy<7>_rt
LUT1 		ag_inst/Madd_addr1_addsub0000_cy<6>_rt
LUT1 		vts_inst/Mcount_vPos_cy<8>_rt
LUT1 		vts_inst/Mcount_vPos_cy<7>_rt
LUT1 		vts_inst/Mcount_vPos_cy<6>_rt
LUT1 		vts_inst/Mcount_vPos_cy<5>_rt
LUT1 		vts_inst/Mcount_vPos_cy<4>_rt
LUT1 		vts_inst/Mcount_vPos_cy<3>_rt
LUT1 		vts_inst/Mcount_vPos_cy<2>_rt
LUT1 		vts_inst/Mcount_vPos_cy<1>_rt
LUT1 		vts_inst/Mcount_hPos_cy<8>_rt
LUT1 		vts_inst/Mcount_hPos_cy<7>_rt
LUT1 		vts_inst/Mcount_hPos_cy<6>_rt
LUT1 		vts_inst/Mcount_hPos_cy<5>_rt
LUT1 		vts_inst/Mcount_hPos_cy<4>_rt
LUT1 		vts_inst/Mcount_hPos_cy<3>_rt
LUT1 		vts_inst/Mcount_hPos_cy<2>_rt
LUT1 		vts_inst/Mcount_hPos_cy<1>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<15>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<14>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<13>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<12>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<11>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<10>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<9>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<8>_rt
LUT1 		inst_streamScaler/Madd_preCoeff10_add0000_Madd_cy<7>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>_rt
LUT1 		inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>_rt
LUT1 		inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>_rt
LUT1 		inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>_rt
LUT1 		Mcount_streamScaler_ag_xor<9>_rt
LUT1 		Mcount_douti_xor<11>_rt
LUT1 		Mcount_i0_xor<8>_rt
LUT1 		ag_inst/Mcount_w81_xor<7>_rt
LUT1 		ag_inst/Mcount_addr_xor<11>_rt
LUT1 		vts_inst/Mcount_vPos_xor<9>_rt
LUT1 		vts_inst/Mcount_hPos_xor<9>_rt
INV 		vgaclk25_not00011_INV_0
INV 		inst_streamScaler/Mcount_writeRowCount_xor<0>11_INV_0
INV 		inst_streamScaler/Mcount_writeOutputLine_xor<0>11_INV_0
INV 		inst_streamScaler/Mcount_writeColCount_xor<0>11_INV_0
INV 		inst_streamScaler/Madd_writeNextPlusOne_add0000_xor<0>11_INV_0
INV 		agclk_not00011_INV_0
INV 		Mcount_vmax0_xor<0>11_INV_0
INV 		Mcount_fl2fi_wait_xor<0>11_INV_0
INV 		i_reset_inv1_INV_0
INV 		state1_inv1_INV_0
INV 		tfm_inst/inst_calculated_to/ADDR<9>_inv1_INV_0
INV 		state2_inv1_INV_0
INV 		ag_inst/vsync_inv1_INV_0
INV 		inst_float2fixed/blk000000f8
LUT1 		inst_float2fixed/blk000000db
INV
		dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cst
r/bindec_b.bindec_inst_b/Mmux_ENOUT<0>111_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_clock                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| i_reset                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| vga_b<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_b<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_b<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_b<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_b<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_b<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_b<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_b<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_blankn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_clock                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_g<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_g<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_g<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_g<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_g<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_g<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_g<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_g<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_hsync                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_psaven                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_r<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_r<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_r<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_r<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_r<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_r<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_r<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_r<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
| vga_syncn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_vsync                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
DCM_ADV "XIL_ML_UNUSED_DCM_1":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_2":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_3":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_4":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_5":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_6":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_7":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


DCM_ADV "XIL_ML_UNUSED_DCM_8":
BGM_CONFIG_REF_SEL:CLKIN
BGM_DIVIDE:16
BGM_LDLY:5
BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16
BGM_SAMPLE_LEN:2
BGM_SDLY:3
BGM_VADJ:5
BGM_VLDLY:7
BGM_VSDLY:0
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY
DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE
DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY
DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1
DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DUTY_CYCLE_CORRECTION:TRUE
PMCD_SYNC:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0
FACTORY_JF = F0F0
PHASE_SHIFT = 0


RAMB16
"dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/
ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:READ_FIRST
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16
"dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr
/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16
"dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr
/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


DSP48 "inst_streamScaler/Mmult_coeff11_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_preCoeff00_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_preCoeff01_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_preCoeff10_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_product00_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_product01_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_product10_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_product11_mult0000":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_xScaleAmount_mult0001":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



DSP48 "inst_streamScaler/Mmult_yScaleAmountNext_mult0001":
AREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
LEGACY_MODE:MULT18X18
MREG:0
OPMODEREG:0
PREG:0
SUBTRACTREG:0



RAMB16 "inst_streamScaler/ramRB/ram_generate[0].ram_inst_i/Mram_ram":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16 "inst_streamScaler/ramRB/ram_generate[1].ram_inst_i/Mram_ram":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16 "inst_streamScaler/ramRB/ram_generate[2].ram_inst_i/Mram_ram":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16 "inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:9
READ_WIDTH_B:9
SAVEDATA:FALSE
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:9
WRITE_WIDTH_B:9
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16 "tfm_inst/inst_calculated_to/RAMB16_S36_inst1":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:36
READ_WIDTH_B:0
SAVEDATA:FALSE
WRITE_MODE_A:READ_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:36
WRITE_WIDTH_B:0
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = C2E14588C2D2D03CC2D648F4C2D6974CC2BCC362C2BDAD43C2BC6645A5258048
INIT_01 = C30C1700C2F9DFFDC30B93C3C307A67FC30499B0C2F56912C3010AA3C2FA7306
INIT_02 = C2D68548C2CE53ADC2DB1641C2D4872BC2FD120FC2F0F104C2FBE2D8C306CBAB
INIT_03 = C22D5420C229BA68C265ED0BC2843817C29B4151C2954CDFC2B477D8C2AD0D45
INIT_04 = C2F206BBC2E5A83EC2D546A8C2D4CD7AC2C48177C2C03C96C2A66E47C29DEC36
INIT_05 = C3070663C315BDC5C3108669C301CB46C3097E04C3093F65C3062A59C30148CD
INIT_06 = C2C4F5F5C2D7FE2EC2DAE749C3005E50C2F359B0C2FAFDB2C307CF08C30ECEF1
INIT_07 = C237ED08C24BC6CAC280AB08C28B5F56C29CDDB5C2A60C08C2B4C983C2C55354
INIT_08 = C3057B7AC306B1A0C2DF4D37C2EC23B9C2D9D1F3C2CBB904C2B64C82C2B9FAC7
INIT_09 = C30D67F5C31720AFC3136DA3C3127EEAC312363FC309B754C3069E2FC30BAFF6
INIT_0A = C2F0857DC2EC3EFAC3022236C2F1D202C30E0A2AC30F8392C312495BC30C8B16
INIT_0B = C2709ABBC27A5B3DC293B27BC29813AFC2B5078DC2B1EAC4C2D0AED6C2D4A553
INIT_0C = C2F66793C303257FC2F9EC53C2F3484DC2D8D991C2D45E11C2C77B79C2BFAB4B
INIT_0D = C30CEF15C315879FC31D6631C315DAFEC316DB0FC30D0287C30B8742C311AD6E
INIT_0E = C2F0643EC2EC4F63C2F2E7C0C306D282C3079FCDC31472C1C3133945C3155FB0
INIT_0F = C258EA83C28AAF62C29AA4B9C2A661E4C2B4EE40C2C29851C2C7DFFFC2DBD471
INIT_10 = C30A88F6C30887E6C2FC3D4BC3067395C2E1FC28C2D1D37BC2CF97CEC2D115D1
INIT_11 = C326D016C312A675C31D7E0DC31D6C6EC317147AC318F79AC30BADD3C30DB53B
INIT_12 = C3018334C3023770C30418D6C316C78FC30F22BCC318E0D6C31D665BC31D2B1F
INIT_13 = C29C52E4C28402F4C2A295C0C2B236CAC2C8ECD1C2B93514C2F0F87CC2EFDA41
INIT_14 = C3091429C2FE8438C30348C6C304A4F3C2F1CAAFC2E29608C2D74F4AC2D6988E
INIT_15 = C31C9277C32728F3C31C7497C3225C3BC310AE36C30D236AC315EE06C2EEA3AD
INIT_16 = C3009C12C30669F9C3079B3CC35274D9C308A78EC3180DA5C31D6631C3151915
INIT_17 = C28F4B0BC2983D86C2AB1190C2B8F2F6C2C0F91CC2C93AD4C2EE70D9C2F8E53E
INIT_18 = C3049B53C30A6F05C307E343C3047F72C2F312ABC2F688A1C2E0BC32C2DB2616
INIT_19 = C32211A0C3252260C3191130C31C144CC2ECA95EC304F28FC2A1184DC2FD9B2C
INIT_1A = C3093D9CC2FFC986C31BB111C318316BC321CA5BC3188BDBC327EA43C3226475
INIT_1B = C2B10557C2919DAFC2C28585C2C6FE09C2CFB8F7C2E3B992C2F75967C311ECF4
INIT_1C = C311D7FBC309BDA5C3154937C3076431C2FC1CB3C2ED9007C2E021F2C2E095E8
INIT_1D = C31B9469C31E57E9C31C48B7C2FF8E99C2DE4402C29D99E7C2F2ED27C281B78D
INIT_1E = C30E150BC30E90FCC3151A36C3208431C31C52F1C321D27EC3268C60C3259367
INIT_1F = C29FE11BC2ADE071C2B20716C2C1DDEFC2D5D049C2E4C83DC2FE00B3C305EDF4
INIT_20 = C2C4D4CAC30877C0C2FE603DC3108914C2FB9F42C2F132EBC2E23358C2EF92A6
INIT_21 = C309E05AC30C8584C2AAD153C2A36E2CC2635273C2416C19C21EF6E6C2C8BD79
INIT_22 = C30CC603C30EA9ABC32501C4C3191CC5C32297D4C31F9DBEC32645A0C335987C
INIT_23 = C2BDCD73C29CAC12C2C8E0E7C2CA7C55C2E64C02C2E3ACE0C308DDE8C308A2DF
INIT_24 = C3052C34C2BC7D60C30C03D5C302D1E5C309F8B4C3008024C2E8A78CC2E2700A
INIT_25 = C2FA2EB4C2BE45C4C2A5035BC2213AD0C2581AF6C2230B73C2675BDFC2071FBE
INIT_26 = C30B8CFDC3174FE8C3134126C31C52B5C3262C4DC31F9EFCC3237116C317A3FD
INIT_27 = C29CBFBEC2C0734FC2C5F71BC2C6CE0FC2DAB29FC2FD0258C3073905C310A913
INIT_28 = C21D062CC2F7BC01C2EF1CABC3062A28C2F2E638C2F45B96C2DFB5A1C2DDD92A
INIT_29 = C25FCAB3C271B710C225B5D8C22DA021C1F361E3C20618EEC1468E05C241CE81
INIT_2A = C3195ACBC318DD7EC31BECDAC3245162C3229AF0C30A6714C2DF51C3C2E736BF
INIT_2B = C2AB6896C2A5A5D1C2C87AF1C2CCB3FBC2EBCB68C2E4C141C3090CC3C30AC9B5
INIT_2C = C2C20D32C245016BC308D3A1C2E83E3CC2FFC6DAC3066193C2EF3B38C2D8BA9F
INIT_2D = C26FE42EC269A9F4C201BF1CC20D7848C1AB279CC15B1FEDC19B33D541053414
INIT_2E = C30E88DBC3280810C31E9585C327B1B7C311B78DC303720BC2C36F3AC28A4A95
INIT_2F = C29F8C9CC2A5F2EEC2C747ACC2D04ED1C2DDE6F2C2F4234EC30819B0C3177039
INIT_30 = C1411293C2AE48E5C29C7247C3022344C302773FC30ADAD6C2F1E96EC2E68BC6
INIT_31 = C24B3DF4C2329D37C225B5D8C185D649C043EB1740A946B5419455A8C12B767F
INIT_32 = C31461C6C312771AC31D3ABCC3162846C319E464C2AE282DC293FFFAC25D741A
INIT_33 = C2A2C94BC2A7C0ADC2D01BA6C2D3F1BFC2EA4FCCC2F38B04C30F776CC30F489F
INIT_34 = C23195B9C218EC4DC2FD10DDC2AB8B07C3058CFCC2FDDD92C2EB516DC2D6AC95
INIT_35 = C22DA32FC226A2B0C1780B96C190CF5B4184F3C0C021D2E740CBA1C2C02CE22E
INIT_36 = C31C2937C3174A4CC31A65D9C31D4373C2CC0F95C3106CBBC22B9C57C293AB59
INIT_37 = C29E8770C2ABDD87C2BD2B43C2C847FEC2E5A71FC2F8BA3FC308C569C30C1097
INIT_38 = C2156B95C2210246C256AEB5C2EF1CCBC2F1DAE4C2EF71A6C2DC674EC2E352BF
INIT_39 = C21D2151C1AD4E58C21EB340C1832F75C1B5D9A4413138DAC194706CC1255540
INIT_3A = C318082FC30CECBAC319FB79C312AE2FC31883AEC2C9BAFAC2C4ECF2C242B85F
INIT_3B = C2A16683C29CA8CCC2C77D54C2CC0266C2DC6F8BC2E86129C301876AC30766AB
INIT_3C = C1EC3D1CC214D893C2C887FBC28256BCC2E985FFC2E11CA7C2E7F576C2E4372D
INIT_3D = C214767BC237562CC1CF1212C2072768C08B09CCC21E88DEC167BD1AC21663E9
INIT_3E = C3166467C30FF0D7C3126A00C320872CC30A533FC317A9DBC2267482C2A7E7E4
INIT_3F = C28F5B91C2A081F3C2C52AA4C2C65DAFC2DFA669C2DD7DBCC3046931C3087CBB
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16 "tfm_inst/inst_calculated_to/RAMB16_S36_inst2":
DOA_REG:0
DOB_REG:0
EN_ECC_READ:FALSE
EN_ECC_WRITE:FALSE
INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE
RAM_EXTENSION_A:NONE
RAM_EXTENSION_B:NONE
READ_WIDTH_A:36
READ_WIDTH_B:0
SAVEDATA:FALSE
WRITE_MODE_A:READ_FIRST
WRITE_MODE_B:WRITE_FIRST
WRITE_WIDTH_A:36
WRITE_WIDTH_B:0
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = C20A4D2BC1B87D56C27DBF16C29671C2C2BFD08FC2B84D87C2A50801C2B32F02
INIT_01 = C23C9EBFC161D35CC17D12FDC1A16E2BC1B365D4C109E7A7C1A58FD8C19B5188
INIT_02 = C2EEF709C2DF0E82C30378C8C303EF61C3054FC0C2D5C727C2DBB3BBC1CE6AC8
INIT_03 = C2460449C25F80F1C283D26DC286A46CC28F5B17C2B1EC95C2D6553EC2E6B1FD
INIT_04 = C227FF58C2A2D886C2AE8454C2DF91C4C2D8A7ADC2E47519C2E184BDC2DC0F60
INIT_05 = C20E6FE4C2844042C1F15170C22F2BCAC237C58EC2448A20C23BA876C27C025B
INIT_06 = C305D929C31796D4C319DE0DC31971D3C3146230C31F56B7C2A73B63C2F15E13
INIT_07 = C283228AC2933AD1C28CEB85C2854F60C2CDDF42C2B94994C2F1CE26C300F237
INIT_08 = C2E4436CC2D84386C2FDB76CC2EF878BC2EEA63BC2E836D7C2D1143DC2CDA36F
INIT_09 = C2DD9EFAC2243C91C247CA49C250BF28C26634D9C235673CC2B590A4C283F5D3
INIT_0A = C305A6ADC305356EC30DCD3AC3141E9EC314814FC305C3E8C314D9E5C2A5D3A8
INIT_0B = C247A2B9C2085697C1D3A210C239B56DC2470DA5C2B8A185C2E4A155C2E6B1FD
INIT_0C = C2D08499C3064C08C2FFCBDEC3073515C2E329CFC2F248C0C2D9AF54C2BC1AB8
INIT_0D = C2572AEFC2C9DA2DC260E13FC28D0191C27D26BAC2C4CE46C2C0E145C3025238
INIT_0E = C2F30AF6C3078FF1C3153059C3147C93C31219D8C321E74DC2F9B066C3147D18
INIT_0F = C19E6A39C1A87939C1A5E0CDC19EBF0DC29189F9C2735B51C2DF1F53C2E0B061
INIT_10 = C2F89F28C3008F7BC2FE8D27C2EE82F8C2DC67A2C2D979A8C2BD5552C2BB625D
INIT_11 = C2FF6EE0C29577DAC2CCE5E9C2A26F6EC2E9C69CC2D6AE36C307E9DEC2F483D2
INIT_12 = C2EA8947C2F7317AC30245DCC308062CC30A850BC310271FC321EFD3C2F4A6B3
INIT_13 = C1AB00604000D18C3F8A2AFAC1CA258AC1D8543FC26F9A37C2A2E8B0C2DC68E2
INIT_14 = C2F6031EC2FAD167C2FE5724C2EC0E51C2E21FFCC2D16B96C2BC9310C2A90B1B
INIT_15 = C2C2CCAEC3091D1EC2BB6C26C303EC77C3002839C300B36AC308C799C303A0CF
INIT_16 = C2EA9F48C2F8E899C2FE3C9FC3025F67C30C334EC31677E4C30CC18AC30F1DE4
INIT_17 = C0CFDA6BC18018AAC100B6A6C03EDBF2C22312A7C2243FB3C2C78742C2A721F9
INIT_18 = C2F5F547C2DD5437C2DBA9FBC2DBBF93C2CCCECCC2C74AEAC2B392ABC2ABFD8C
INIT_19 = C3089B10C2FD8B6AC30AEF89C3062530C2FEE3D4C3056414C30080ABC2FFDF06
INIT_1A = C2C409F4C2CE49E5C2F8871FC3013AF1C2FA1F8CC2F30AE5C308AA36C2FF0A9A
INIT_1B = C20B91DEC13B173AC112EFAFC155D730C1AB0A56C200F7DCC2425A67C2B4C186
INIT_1C = C2E97EC5C2ED9DF5C2D8CE68C2DB9069C2BE8590C2C55A4EC2AF832EC2B1154A
INIT_1D = C2F1835DC30BC15CC304C4AAC30DE924C2FC1A05C2FCD12DC302D9BCC3076A74
INIT_1E = C2CBACB8C2D68459C2ED4372C2F416FFC2F90ED5C30C4E3CC302B874C308C2F0
INIT_1F = C185B163C1F27A56C183F057C15100ABC18CA655C1ADDD82C28219C9C22E807E
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000



Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                            | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48   | BUFG  | BUFIO | BUFR  | DCM_ADV   | Full Hierarchical Name                                                                                                |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test1/                            |           | 219/802       | 177/652       | 276/1131      | 0/9           | 0/9       | 0/10    | 2/2   | 0/0   | 0/0   | 0/0       | test1                                                                                                                 |
| +ag_inst                          |           | 75/75         | 78/78         | 115/115       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/ag_inst                                                                                                         |
| +dualmem_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst                                                                                                    |
| ++U0                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0                                                                                                 |
| +++xst_blk_mem_generator          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0/xst_blk_mem_generator                                                                           |
| ++++gnativebmg.native_blk_mem_gen |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                             |
| +++++valid.cstr                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                  |
| ++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                 |
| +++++++v4_noinit.ram              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram   |
| +dualmem_inst2                    |           | 0/11          | 0/1           | 0/11          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2                                                                                                   |
| ++U0                              |           | 0/11          | 0/1           | 0/11          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0                                                                                                |
| +++xst_blk_mem_generator          |           | 0/11          | 0/1           | 0/11          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator                                                                          |
| ++++gnativebmg.native_blk_mem_gen |           | 0/11          | 0/1           | 0/11          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                            |
| +++++valid.cstr                   |           | 0/11          | 0/1           | 0/11          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| ++++++bindec_a.bindec_inst_a      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a          |
| ++++++has_mux_b.B                 |           | 10/10         | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B                     |
| ++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| +++++++v4_noinit.ram              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram  |
| ++++++ramloop[1].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                |
| +++++++v4_noinit.ram              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram  |
| +inst_float2fixed                 |           | 95/95         | 107/107       | 122/122       | 9/9           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_float2fixed                                                                                                |
| +inst_streamScaler                |           | 240/323       | 251/262       | 311/466       | 0/0           | 0/4       | 10/10   | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler                                                                                               |
| ++ramRB                           |           | 83/83         | 11/11         | 155/155       | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler/ramRB                                                                                         |
| +++ram_generate[0].ram_inst_i     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler/ramRB/ram_generate[0].ram_inst_i                                                              |
| +++ram_generate[1].ram_inst_i     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler/ramRB/ram_generate[1].ram_inst_i                                                              |
| +++ram_generate[2].ram_inst_i     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler/ramRB/ram_generate[2].ram_inst_i                                                              |
| +++ram_generate[3].ram_inst_i     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/inst_streamScaler/ramRB/ram_generate[3].ram_inst_i                                                              |
| +tfm_inst                         |           | 2/20          | 2/4           | 0/32          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/tfm_inst                                                                                                        |
| ++inst_calculated_to              |           | 18/18         | 2/2           | 32/32         | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/tfm_inst/inst_calculated_to                                                                                     |
| +vts_inst                         |           | 59/59         | 23/23         | 109/109       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | test1/vts_inst                                                                                                        |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
