Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 20 16:25:59 2025
| Host         : ChaelChael running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
DPIR-1     Warning           Asynchronous driver check                                  30          
TIMING-16  Warning           Large setup violation                                      4           
TIMING-18  Warning           Missing input or output delay                              29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4788)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16988)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4788)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_10_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_14_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_2_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_4_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_7_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8_psdsp/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_9_psdsp/Q (HIGH)

 There are 4728 register/latch pins with no clock driven by root clock pin: design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16988)
----------------------------------------------------
 There are 16988 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.498      -18.465                     14                 8393        0.035        0.000                      0                 8393        3.000        0.000                       0                  2597  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m  {0.000 5.000}      10.000          100.000         
  clk_30m_clk_wiz_0                                    {0.000 16.667}     33.333          30.000          
  clk_32m_clk_wiz_0                                    {0.000 15.625}     31.250          32.000          
  clkfbout_clk_wiz_0                                   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                   0.037        0.000                      0                 4208        0.035        0.000                      0                 4208        4.020        0.000                       0                  2176  
design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m                                                                                                                                                    3.000        0.000                       0                     1  
  clk_30m_clk_wiz_0                                         27.780        0.000                      0                   10        0.213        0.000                      0                   10       16.167        0.000                       0                    12  
  clk_32m_clk_wiz_0                                         16.584        0.000                      0                 3307        0.064        0.000                      0                 3307       14.645        0.000                       0                   405  
  clkfbout_clk_wiz_0                                                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0         clk_32m_clk_wiz_0       -2.498       -9.778                      4                    4        0.075        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_30m_clk_wiz_0       -0.921       -8.688                     10                   10        0.309        0.000                      0                   10  
**async_default**  clk_fpga_0         clk_fpga_0               1.002        0.000                      0                  856        1.338        0.000                      0                  856  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_32m_clk_wiz_0                       
(none)              clk_fpga_0                              
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_fpga_0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.788ns  (logic 3.427ns (35.011%)  route 6.361ns (64.989%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.275    10.144    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.268 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_91/O
                         net (fo=1, routed)           0.000    10.268    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_91_n_0
    SLICE_X29Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    10.480 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_25/O
                         net (fo=1, routed)           1.140    11.620    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_25_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.299    11.919 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3/O
                         net (fo=1, routed)           0.833    12.752    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[14]
    SLICE_X22Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.579    12.759    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X22Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3_psdsp/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)       -0.045    12.789    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.461ns (35.973%)  route 6.160ns (64.027%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.194    10.063    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124    10.187 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_178/O
                         net (fo=1, routed)           0.000    10.187    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_178_n_0
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.247    10.434 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_82/O
                         net (fo=1, routed)           1.074    11.508    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_82_n_0
    SLICE_X27Y55         LUT6 (Prop_lut6_I3_O)        0.298    11.806 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17/O
                         net (fo=1, routed)           0.779    12.585    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[0]
    SLICE_X23Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.579    12.759    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X23Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17_psdsp/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.058    12.776    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_17_psdsp
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 3.452ns (35.957%)  route 6.148ns (64.043%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.207    10.076    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124    10.200 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_139/O
                         net (fo=1, routed)           0.000    10.200    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_139_n_0
    SLICE_X31Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    10.438 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_57/O
                         net (fo=1, routed)           1.089    11.527    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_57_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.298    11.825 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11/O
                         net (fo=1, routed)           0.739    12.564    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[6]
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.061    12.767    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.461ns (36.014%)  route 6.149ns (63.986%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.196    10.065    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.189 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_152/O
                         net (fo=1, routed)           0.000    10.189    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_152_n_0
    SLICE_X32Y61         MUXF7 (Prop_muxf7_I1_O)      0.247    10.436 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_65/O
                         net (fo=1, routed)           0.783    11.220    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_65_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.298    11.518 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13/O
                         net (fo=1, routed)           1.057    12.574    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[4]
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.047    12.781    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13_psdsp
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 3.427ns (35.810%)  route 6.143ns (64.190%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.258    10.127    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.251 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_125/O
                         net (fo=1, routed)           0.000    10.251    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_125_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    10.463 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_47/O
                         net (fo=1, routed)           0.949    11.412    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_47_n_0
    SLICE_X26Y59         LUT6 (Prop_lut6_I5_O)        0.299    11.711 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8/O
                         net (fo=1, routed)           0.823    12.534    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[9]
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.081    12.747    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8_psdsp
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 3.427ns (35.863%)  route 6.129ns (64.137%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.323    10.193    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_145/O
                         net (fo=1, routed)           0.000    10.317    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_145_n_0
    SLICE_X28Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.529 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_61/O
                         net (fo=1, routed)           0.731    11.259    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_61_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.299    11.558 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12/O
                         net (fo=1, routed)           0.962    12.520    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[5]
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.058    12.770    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 3.427ns (36.060%)  route 6.077ns (63.940%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.186    10.055    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.179 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_111/O
                         net (fo=1, routed)           0.000    10.179    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_111_n_0
    SLICE_X33Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    10.391 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_38/O
                         net (fo=1, routed)           1.011    11.403    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_38_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    11.702 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6/O
                         net (fo=1, routed)           0.766    12.468    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[11]
    SLICE_X23Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.579    12.759    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X23Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6_psdsp/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.081    12.753    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.468    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.455ns (36.297%)  route 6.064ns (63.703%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.358    10.227    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.351 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_169/O
                         net (fo=1, routed)           0.000    10.351    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_169_n_0
    SLICE_X32Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.592 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_77/O
                         net (fo=1, routed)           0.931    11.523    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_77_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.298    11.821 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16/O
                         net (fo=1, routed)           0.662    12.483    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[1]
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.058    12.770    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16_psdsp
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 3.129ns (32.907%)  route 6.380ns (67.093%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.291     6.929 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2/O
                         net (fo=1, routed)           0.000     6.929    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.330 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[3]
                         net (fo=6, routed)           1.062     8.392    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_4
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.306     8.698 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          1.188     9.885    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124    10.009 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_164/O
                         net (fo=1, routed)           0.000    10.009    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_164_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I1_O)      0.247    10.256 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_73/O
                         net (fo=1, routed)           0.881    11.137    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_73_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.298    11.435 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15/O
                         net (fo=1, routed)           1.037    12.473    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[2]
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X25Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.062    12.766    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 3.427ns (36.070%)  route 6.074ns (63.930%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.670     2.964    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y49         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.419     3.383 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[1]/Q
                         net (fo=192, routed)         0.495     3.878    design_1_i/demoduation_2PSK_0/inst/cnt[1]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.296     4.174 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.821     4.995    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_2/O
                         net (fo=1, routed)           0.330     5.449    design_1_i/demoduation_2PSK_0/inst/signal_in_reg2[7]
    SLICE_X30Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.853 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.072 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.565     6.638    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X29Y48         LUT4 (Prop_lut4_I3_O)        0.295     6.933 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     6.933    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.331 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.331    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.665 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.902     8.566    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.303     8.869 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183/O
                         net (fo=53, routed)          1.354    10.223    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_183_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.347 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_103/O
                         net (fo=1, routed)           0.000    10.347    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_103_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    10.559 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_33/O
                         net (fo=1, routed)           0.886    11.445    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_33_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.299    11.744 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5/O
                         net (fo=1, routed)           0.721    12.465    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[12]
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.573    12.752    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X24Y49         FDRE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5_psdsp/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.067    12.761    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.975%)  route 0.209ns (56.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.552     0.888    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/Q
                         net (fo=1, routed)           0.209     1.261    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.778%)  route 0.114ns (35.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.639     0.975    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/Q
                         net (fo=1, routed)           0.114     1.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.000     1.298    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X47Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.761%)  route 0.160ns (46.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.635     0.971    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y100        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/Q
                         net (fo=1, routed)           0.160     1.272    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[8]
    SLICE_X51Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.317 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3[8]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[8]
    SLICE_X51Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.821     1.187    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.091     1.243    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.390%)  route 0.224ns (63.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.224     1.327    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[2]
    SLICE_X51Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.907     1.273    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.017     1.251    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.370%)  route 0.253ns (57.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.635     0.971    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y102        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=1, routed)           0.253     1.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.410    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X47Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.547%)  route 0.222ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.554     0.890    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.222     1.240    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[20]
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.820     1.186    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[20]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.006     1.157    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.159     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.014%)  route 0.179ns (55.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.044%)  route 0.255ns (54.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.635     0.971    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.255     1.390    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     1.435    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X47Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.554     0.890    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.054     1.085    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[4]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.130 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.000     1.130    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X46Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y106   design_1_i/AD9744_0/inst/DAC_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y106   design_1_i/AD9744_0/inst/DAC_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y106   design_1_i/AD9744_0/inst/DAC_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y110   design_1_i/AD9744_0/inst/DAC_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y106   design_1_i/AD9744_0/inst/DAC_out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y110   design_1_i/AD9744_0/inst/DAC_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y110   design_1_i/AD9744_0/inst/DAC_out_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y110   design_1_i/AD9744_0/inst/DAC_out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y106   design_1_i/AD9744_0/inst/DAC_out_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
  To Clock:  design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_30m_clk_wiz_0
  To Clock:  clk_30m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.780ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.743ns (13.549%)  route 4.741ns (86.451%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.518     2.367 r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/Q
                         net (fo=1, routed)           2.733     5.100    design_1_i/demodulation_AM_0/inst/clk_prescale/aclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.201 r  design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG_inst/O
                         net (fo=4729, routed)        2.008     7.209    design_1_i/demodulation_AM_0/inst/clk_prescale/aclk_BUFG
    SLICE_X46Y104        LUT2 (Prop_lut2_I1_O)        0.124     7.333 r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.333    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
                         clock pessimism              0.191    35.182    
                         clock uncertainty           -0.147    35.036    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)        0.077    35.113    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg
  -------------------------------------------------------------------
                         required time                         35.113    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 27.780    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.992ns (27.499%)  route 2.615ns (72.501%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.851     4.799    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT3 (Prop_lut3_I0_O)        0.152     4.951 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]_i_1/O
                         net (fo=1, routed)           0.505     5.456    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.245    34.769    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         34.769    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.467ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.964ns (26.394%)  route 2.688ns (73.606%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.851     4.799    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT3 (Prop_lut3_I0_O)        0.124     4.923 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[5]_i_1/O
                         net (fo=1, routed)           0.578     5.501    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[5]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.045    34.969    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.969    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                 29.467    

Slack (MET) :             29.646ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.992ns (30.083%)  route 2.306ns (69.917%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.853     4.801    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT3 (Prop_lut3_I0_O)        0.152     4.953 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[1]_i_1/O
                         net (fo=1, routed)           0.193     5.147    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[1]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.221    34.793    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.793    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 29.646    

Slack (MET) :             29.665ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.957ns (29.189%)  route 2.322ns (70.811%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.448     4.396    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.117     4.513 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]_i_1/O
                         net (fo=1, routed)           0.614     5.128    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.221    34.793    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         34.793    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 29.665    

Slack (MET) :             29.869ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.964ns (29.516%)  route 2.302ns (70.484%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.853     4.801    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.124     4.925 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]_i_1/O
                         net (fo=1, routed)           0.190     5.115    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.030    34.984    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         34.984    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 29.869    

Slack (MET) :             30.007ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.964ns (30.679%)  route 2.178ns (69.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.448     4.396    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X47Y104        LUT4 (Prop_lut4_I0_O)        0.124     4.520 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[2]_i_1/O
                         net (fo=1, routed)           0.471     4.991    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[2]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)       -0.016    34.998    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                 30.007    

Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.964ns (32.943%)  route 1.962ns (67.057%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     2.268 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/Q
                         net (fo=2, routed)           0.826     3.094    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.297     3.391 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.433     3.824    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.948 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.703     4.651    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.775 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[4]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X46Y104        FDCE (Setup_fdce_C_D)        0.079    35.093    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         35.093    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 30.318    

Slack (MET) :             30.520ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.898ns (33.559%)  route 1.778ns (66.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     2.327 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/Q
                         net (fo=5, routed)           0.983     3.310    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.296     3.606 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_3/O
                         net (fo=3, routed)           0.795     4.401    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_3_n_0
    SLICE_X47Y104        LUT4 (Prop_lut4_I3_O)        0.124     4.525 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.525    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]_i_1_n_0
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X47Y104        FDCE (Setup_fdce_C_D)        0.031    35.045    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         35.045    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                 30.520    

Slack (MET) :             30.535ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.927ns (34.271%)  route 1.778ns (65.729%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     1.849    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     2.327 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/Q
                         net (fo=5, routed)           0.983     3.310    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.296     3.606 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_3/O
                         net (fo=3, routed)           0.795     4.401    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_3_n_0
    SLICE_X47Y104        LUT5 (Prop_lut5_I3_O)        0.153     4.554 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.554    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_1_n_0
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                         clock pessimism              0.169    35.160    
                         clock uncertainty           -0.147    35.014    
    SLICE_X47Y104        FDCE (Setup_fdce_C_D)        0.075    35.089    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         35.089    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                 30.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.714%)  route 0.088ns (26.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.148     0.790 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/Q
                         net (fo=6, routed)           0.088     0.878    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[1]
    SLICE_X46Y104        LUT6 (Prop_lut6_I3_O)        0.098     0.976 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.976    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[4]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.121     0.763    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.184ns (44.205%)  route 0.232ns (55.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/Q
                         net (fo=3, routed)           0.232     1.015    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]
    SLICE_X47Y104        LUT5 (Prop_lut5_I2_O)        0.043     1.058 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.058    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_1_n_0
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X47Y104        FDCE (Hold_fdce_C_D)         0.107     0.749    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/Q
                         net (fo=3, routed)           0.232     1.015    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]
    SLICE_X47Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.060 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.060    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[7]_i_1_n_0
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X47Y104        FDCE (Hold_fdce_C_D)         0.092     0.734    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.247ns (45.918%)  route 0.291ns (54.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.148     0.790 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/Q
                         net (fo=7, routed)           0.235     1.025    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]
    SLICE_X47Y104        LUT2 (Prop_lut2_I1_O)        0.099     1.124 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]_i_1/O
                         net (fo=1, routed)           0.056     1.180    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.053     0.695    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.210ns (39.449%)  route 0.322ns (60.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.164     0.806 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/Q
                         net (fo=4, routed)           0.147     0.953    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.046     0.999 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]_i_1/O
                         net (fo=1, routed)           0.175     1.174    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.014     0.656    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.247ns (45.617%)  route 0.294ns (54.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.148     0.790 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/Q
                         net (fo=7, routed)           0.235     1.025    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[0]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.099     1.124 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[1]_i_1/O
                         net (fo=1, routed)           0.059     1.184    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[1]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)        -0.003     0.639    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.060%)  route 0.384ns (60.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.148     0.790 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/Q
                         net (fo=6, routed)           0.239     1.029    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[2]
    SLICE_X47Y104        LUT4 (Prop_lut4_I1_O)        0.098     1.127 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[2]_i_1/O
                         net (fo=1, routed)           0.145     1.272    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[2]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.060     0.702    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.245ns (36.667%)  route 0.423ns (63.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.148     0.790 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/Q
                         net (fo=5, routed)           0.219     1.009    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]
    SLICE_X47Y104        LUT5 (Prop_lut5_I1_O)        0.097     1.106 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]_i_1/O
                         net (fo=1, routed)           0.204     1.310    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[3]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)        -0.003     0.639    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.703%)  route 0.545ns (72.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.164     0.806 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/Q
                         net (fo=3, routed)           0.351     1.157    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[5]
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.202 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[5]_i_1/O
                         net (fo=1, routed)           0.194     1.397    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[5]_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.076     0.718    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_30m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.299ns (33.609%)  route 0.591ns (66.391%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.642    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.164     0.806 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/Q
                         net (fo=4, routed)           0.125     0.931    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[6]
    SLICE_X47Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.976 f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4/O
                         net (fo=1, routed)           0.137     1.114    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_4_n_0
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.159 r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2/O
                         net (fo=10, routed)          0.328     1.487    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt[8]_i_2_n_0
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.532 r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.532    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_i_1_n_0
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
                         clock pessimism             -0.272     0.642    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.120     0.762    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.770    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_30m_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y104    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_32m_clk_wiz_0
  To Clock:  clk_32m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.829ns  (logic 0.456ns (3.297%)  route 13.373ns (96.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        13.373    15.720    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.513    32.304    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.304    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CECARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.456ns (3.387%)  route 13.008ns (96.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        13.008    15.355    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CECARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CECARRYIN)
                                                     -0.665    32.152    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.152    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.830ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 0.456ns (3.353%)  route 13.143ns (96.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        13.143    15.490    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    32.320    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.320    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                 16.830    

Slack (MET) :             16.889ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEINMODE
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 0.456ns (3.395%)  route 12.977ns (96.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.977    15.324    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEINMODE
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CEINMODE)
                                                     -0.603    32.214    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.214    
                         arrival time                         -15.324    
  -------------------------------------------------------------------
                         slack                                 16.889    

Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEINMODE
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 0.456ns (3.425%)  route 12.860ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 32.961 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.860    15.207    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEINMODE
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.708    32.961    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.961    
                         clock uncertainty           -0.145    32.816    
    DSP48_X3Y3           DSP48E1 (Setup_dsp48e1_CLK_CEINMODE)
                                                     -0.603    32.213    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.213    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.014ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.398ns  (logic 0.456ns (3.404%)  route 12.942ns (96.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.942    15.289    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    32.303    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                 17.014    

Slack (MET) :             17.048ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.456ns (3.387%)  route 13.008ns (96.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        13.008    15.355    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CEC)
                                                     -0.414    32.403    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.403    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                 17.048    

Slack (MET) :             17.061ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEAD
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.439ns  (logic 0.456ns (3.393%)  route 12.983ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 32.962 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.983    15.330    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CEAD
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.709    32.962    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y2           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.962    
                         clock uncertainty           -0.145    32.817    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_CEAD)
                                                     -0.426    32.391    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.391    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                 17.061    

Slack (MET) :             17.085ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.456ns (3.422%)  route 12.871ns (96.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 32.961 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.871    15.218    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.708    32.961    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.961    
                         clock uncertainty           -0.145    32.816    
    DSP48_X3Y3           DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.513    32.303    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[40].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 17.085    

Slack (MET) :             17.120ns  (required time - arrival time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.456ns (3.431%)  route 12.834ns (96.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 32.959 - 31.250 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.888     1.891    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X27Y109        FDSE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDSE (Prop_fdse_C_Q)         0.456     2.347 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=736, routed)        12.834    15.181    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/not_full
    DSP48_X3Y4           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.706    32.959    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y4           DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.000    32.959    
                         clock uncertainty           -0.145    32.814    
    DSP48_X3Y4           DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.513    32.301    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[39].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         32.301    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                 17.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.810%)  route 0.368ns (69.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.576     0.578    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.368     1.110    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/Q[0]
    SLICE_X22Y45         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.861     0.863    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/aclk
    SLICE_X22Y45         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][0]_srl18/CLK
                         clock pessimism              0.000     0.863    
    SLICE_X22Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.046    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][0]_srl18
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.658     0.660    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][1]/Q
                         net (fo=2, routed)           0.056     0.857    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_42[1]
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.930     0.932    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][1]/C
                         clock pessimism             -0.272     0.660    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.076     0.736    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][0]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.105%)  route 0.179ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.562     0.564    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X27Y75         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.179     0.883    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/Q[0]
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][0]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.829     0.831    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][0]_srl31/CLK
                         clock pessimism             -0.254     0.577    
    SLICE_X26Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.760    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][0]_srl31
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/D
                            (rising edge-triggered cell SRLC32E clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.105%)  route 0.179ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.567     0.569    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X27Y69         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.179     0.888    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/Q[0]
    SLICE_X26Y69         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.835     0.837    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/aclk
    SLICE_X26Y69         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X26Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.765    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][0]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.574     0.576    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.132     0.849    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/Q[0]
    SLICE_X26Y64         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][0]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.840     0.842    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/aclk
    SLICE_X26Y64         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][0]_srl23/CLK
                         clock pessimism             -0.234     0.608    
    SLICE_X26Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.723    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][0]_srl23
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][0]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.593     0.595    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.110     0.846    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/Q[0]
    SLICE_X22Y45         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][0]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.861     0.863    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/aclk
    SLICE_X22Y45         SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][0]_srl17/CLK
                         clock pessimism             -0.255     0.608    
    SLICE_X22Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.717    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][0]_srl17
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.658     0.660    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.cntrl_reg[38][6]/Q
                         net (fo=2, routed)           0.068     0.869    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_42[6]
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.930     0.932    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X31Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][6]/C
                         clock pessimism             -0.272     0.660    
    SLICE_X31Y110        FDRE (Hold_fdre_C_D)         0.078     0.738    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].g_sym_cntrl.g_reg.cntrl_reg[39][6]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.503%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.698     0.700    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y39          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.400     1.100 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCOUT[0]
                         net (fo=1, routed)           0.002     1.102    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1_1[0]
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.055     1.057    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.005     1.052    
    DSP48_X3Y40          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     0.960    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.503%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.698     0.700    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y39          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.400     1.100 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCOUT[10]
                         net (fo=1, routed)           0.002     1.102    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1_1[10]
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.055     1.057    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.005     1.052    
    DSP48_X3Y40          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     0.960    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_32m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.503%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.698     0.700    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y39          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.400     1.100 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCOUT[11]
                         net (fo=1, routed)           0.002     1.102    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1_1[11]
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.055     1.057    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/aclk
    DSP48_X3Y40          DSP48E1                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.005     1.052    
    DSP48_X3Y40          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     0.960    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_32m_clk_wiz_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y43      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y33      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y32      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y31      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y30      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y29      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y28      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y27      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         31.250      29.096     DSP48_X3Y26      design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[17].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X30Y107    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_32m_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.498ns,  Total Violation       -9.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.608ns (33.130%)  route 1.227ns (66.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 32.907 - 31.250 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.227    34.819    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aresetn
    SLICE_X49Y103        LUT1 (Prop_lut1_I0_O)        0.152    34.971 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1/O
                         net (fo=1, routed)           0.000    34.971    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/p_0_in
    SLICE_X49Y103        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.654    32.907    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X49Y103        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                         clock pessimism              0.000    32.907    
                         clock uncertainty           -0.509    32.398    
    SLICE_X49Y103        FDRE (Setup_fdre_C_D)        0.075    32.473    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg
  -------------------------------------------------------------------
                         required time                         32.473    
                         arrival time                         -34.971    
  -------------------------------------------------------------------
                         slack                                 -2.498    

Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.960%)  route 1.180ns (67.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.649    32.943    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456    33.399 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=145, routed)         1.180    34.579    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tvalid
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.124    34.703 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1/O
                         net (fo=1, routed)           0.000    34.703    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.479    32.732    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/C
                         clock pessimism              0.000    32.732    
                         clock uncertainty           -0.509    32.223    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.031    32.254    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg
  -------------------------------------------------------------------
                         required time                         32.254    
                         arrival time                         -34.703    
  -------------------------------------------------------------------
                         slack                                 -2.449    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.806%)  route 1.136ns (66.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 32.908 - 31.250 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.136    34.728    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aresetn
    SLICE_X48Y102        LUT2 (Prop_lut2_I1_O)        0.124    34.852 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_i_1/O
                         net (fo=1, routed)           0.000    34.852    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/mod_ready
    SLICE_X48Y102        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.655    32.908    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X48Y102        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism              0.000    32.908    
                         clock uncertainty           -0.509    32.399    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.031    32.430    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                         32.430    
                         arrival time                         -34.852    
  -------------------------------------------------------------------
                         slack                                 -2.421    

Slack (VIOLATED) :        -2.410ns  (required time - arrival time)
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_32m_clk_wiz_0 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.651%)  route 1.193ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 32.728 - 31.250 ) 
    Source Clock Delay      (SCD):    2.937ns = ( 32.937 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643    32.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X43Y83         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.456    33.393 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/Q
                         net (fo=33, routed)          1.193    34.586    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X41Y83         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.250 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    32.862    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    29.437 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.162    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.253 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.475    32.728    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X41Y83         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000    32.728    
                         clock uncertainty           -0.509    32.219    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.043    32.176    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         32.176    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                 -2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.732%)  route 0.453ns (76.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.551     0.887    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X43Y83         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/Q
                         net (fo=33, routed)          0.453     1.481    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X41Y83         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.819     0.821    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X41Y83         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.509     1.330    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.076     1.406    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.185ns (29.262%)  route 0.447ns (70.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.447     1.561    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aresetn
    SLICE_X49Y103        LUT1 (Prop_lut1_I0_O)        0.044     1.605 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1/O
                         net (fo=1, routed)           0.000     1.605    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/p_0_in
    SLICE_X49Y103        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.912     0.914    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X49Y103        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.509     1.423    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.107     1.530    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.210%)  route 0.430ns (69.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=145, routed)         0.430     1.461    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tvalid
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.506 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.825     0.827    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.509     1.336    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.092     1.428    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_32m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_32m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.367%)  route 0.494ns (72.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.494     1.608    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aresetn
    SLICE_X48Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.653 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_i_1/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/mod_ready
    SLICE_X48Y102        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.913     0.915    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X48Y102        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.509     1.424    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.092     1.516    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_30m_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.921ns,  Total Violation       -8.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X47Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X47Y104        FDCE (Recov_fdce_C_CLR)     -0.405    34.077    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         34.077    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X47Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X47Y104        FDCE (Recov_fdce_C_CLR)     -0.405    34.077    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         34.077    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.361    34.121    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         34.121    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.361    34.121    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.121    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.361    34.121    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.121    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.361    34.121    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         34.121    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.319    34.163    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg
  -------------------------------------------------------------------
                         required time                         34.163    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.319    34.163    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.163    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.319    34.163    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.163    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_30m_clk_wiz_0 rise@33.333ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 34.991 - 33.333 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842    33.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456    33.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.934    34.526    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.124    34.650 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.347    34.997    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.612    34.946    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655    34.991    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                         clock pessimism              0.000    34.991    
                         clock uncertainty           -0.510    34.482    
    SLICE_X46Y104        FDCE (Recov_fdce_C_CLR)     -0.319    34.163    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         34.163    
                         arrival time                         -34.997    
  -------------------------------------------------------------------
                         slack                                 -0.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X46Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X46Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.357    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X47Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.332    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_30m_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30m_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.862%)  route 0.506ns (73.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.383     1.497    design_1_i/demodulation_AM_0/inst/cymometer/resetn
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.542 f  design_1_i/demodulation_AM_0/inst/cymometer/fre_out[58]_i_1/O
                         net (fo=10, routed)          0.123     1.665    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[0]_0
    SLICE_X47Y104        FDCE                                         f  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_30m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.864     0.864    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_30m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout2_buf/O
                         net (fo=10, routed)          0.912     0.914    design_1_i/demodulation_AM_0/inst/clk_prescale/clk_30m
    SLICE_X47Y104        FDCE                                         r  design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.510     1.424    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.332    design_1_i/demodulation_AM_0/inst/clk_prescale/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[43][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 0.580ns (7.144%)  route 7.539ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.737    11.255    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X29Y74         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[43][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.508    12.687    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X29Y74         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[43][14]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.257    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[43][14]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.580ns (7.330%)  route 7.333ns (92.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.531    11.049    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X31Y73         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.510    12.689    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X31Y73         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][12]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][12]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.580ns (7.330%)  route 7.333ns (92.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.531    11.049    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X31Y73         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.510    12.689    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X31Y73         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][15]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][15]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.580ns (7.511%)  route 7.142ns (92.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.340    10.858    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X33Y77         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.465    12.644    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y77         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][10]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][10]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.580ns (7.511%)  route 7.142ns (92.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.340    10.858    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X33Y77         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.465    12.644    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y77         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][11]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][11]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.580ns (7.511%)  route 7.142ns (92.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.340    10.858    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X33Y77         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.465    12.644    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y77         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][14]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][14]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.580ns (7.511%)  route 7.142ns (92.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.340    10.858    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X33Y77         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.465    12.644    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X33Y77         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][9]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[45][9]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.580ns (7.470%)  route 7.184ns (92.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.382    10.900    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X31Y74         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.508    12.687    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X31Y74         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][12]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.257    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][12]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.580ns (7.470%)  route 7.184ns (92.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.382    10.900    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X31Y74         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.508    12.687    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X31Y74         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][13]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.257    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][13]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.580ns (7.470%)  route 7.184ns (92.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.802     7.394    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.518 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.382    10.900    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X31Y74         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.508    12.687    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X31Y74         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][14]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.257    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[42][14]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  1.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.821%)  route 1.265ns (87.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.138     2.424    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y93         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y93         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[10]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.821%)  route 1.265ns (87.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.138     2.424    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y93         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y93         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.821%)  route 1.265ns (87.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.138     2.424    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y93         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y93         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[8]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.821%)  route 1.265ns (87.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.138     2.424    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y93         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y93         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[9]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.285%)  route 1.328ns (87.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.201     2.487    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[12]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.285%)  route 1.328ns (87.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.201     2.487    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[13]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.285%)  route 1.328ns (87.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.201     2.487    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[14]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.285%)  route 1.328ns (87.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.201     2.487    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.847     1.213    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[15]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.186ns (12.223%)  route 1.336ns (87.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.209     2.495    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y91         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.846     1.212    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y91         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.186ns (12.223%)  route 1.336ns (87.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.127     2.241    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.209     2.495    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X57Y91         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.846     1.212    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X57Y91         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[1]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X57Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  1.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.124ns (4.464%)  route 2.654ns (95.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.654     2.654    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.124     2.778 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.778    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.464     2.643    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.045ns (3.913%)  route 1.105ns (96.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.105     1.105    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.150 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.150    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y60         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.967ns  (logic 4.359ns (33.617%)  route 8.608ns (66.383%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[29])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[29]
                         net (fo=3, routed)           3.673    15.904    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[29]
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.653     2.832    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.812ns  (logic 4.359ns (34.022%)  route 8.453ns (65.978%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[4]
                         net (fo=3, routed)           3.519    15.749    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.475     2.654    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.809ns  (logic 4.359ns (34.029%)  route 8.450ns (65.971%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[12]
                         net (fo=3, routed)           3.516    15.746    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.465     2.644    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.761ns  (logic 4.359ns (34.159%)  route 8.402ns (65.841%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[30])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[30]
                         net (fo=3, routed)           3.467    15.698    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[30]
    SLICE_X47Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.653     2.832    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.756ns  (logic 4.359ns (34.171%)  route 8.397ns (65.829%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[22])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[22]
                         net (fo=3, routed)           3.463    15.693    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X44Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.478     2.657    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.743ns  (logic 4.359ns (34.206%)  route 8.384ns (65.794%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[5])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[5]
                         net (fo=3, routed)           3.450    15.680    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.464     2.643    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.665ns  (logic 4.359ns (34.418%)  route 8.306ns (65.582%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[23])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[23]
                         net (fo=3, routed)           3.371    15.602    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X45Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.479     2.658    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.594ns  (logic 4.359ns (34.611%)  route 8.235ns (65.389%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[31])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[31]
                         net (fo=3, routed)           3.301    15.531    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X50Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.641     2.820    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.582ns  (logic 4.359ns (34.644%)  route 8.223ns (65.356%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[13])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[13]
                         net (fo=3, routed)           3.289    15.519    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X49Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.476     2.655    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.572ns  (logic 4.359ns (34.672%)  route 8.213ns (65.328%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.643     2.937    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     3.455 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         4.935     8.390    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[15]_P[25])
                                                      3.841    12.231 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[25]
                         net (fo=3, routed)           3.279    15.509    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X46Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.478     2.657    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.478ns (34.902%)  route 0.892ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[9]
                         net (fo=3, routed)           0.892     2.390    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X49Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.822     1.188    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.478ns (34.475%)  route 0.909ns (65.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[16]
                         net (fo=3, routed)           0.909     2.407    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X47Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.478ns (33.089%)  route 0.967ns (66.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[11]
                         net (fo=3, routed)           0.967     2.465    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.478ns (33.063%)  route 0.968ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[10]
                         net (fo=3, routed)           0.968     2.466    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X53Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.819     1.185    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.478ns (32.630%)  route 0.987ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[0]
                         net (fo=3, routed)           0.987     2.485    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X52Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.818     1.184    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.478ns (32.413%)  route 0.997ns (67.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[3]
                         net (fo=3, routed)           0.997     2.495    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X49Y89         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.822     1.188    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.478ns (32.259%)  route 1.004ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[19]
                         net (fo=3, routed)           1.004     2.502    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[19]
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.478ns (30.685%)  route 1.080ns (69.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[26]
                         net (fo=3, routed)           1.080     2.578    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[26]
    SLICE_X48Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.478ns (30.550%)  route 1.087ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[28]
                         net (fo=3, routed)           1.087     2.585    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X51Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.907     1.273    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.478ns (29.859%)  route 1.123ns (70.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.684     1.020    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.478     1.498 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[7]
                         net (fo=3, routed)           1.123     2.621    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.816     1.182    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16971 Endpoints
Min Delay         16971 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.742ns  (logic 0.718ns (2.193%)  route 32.024ns (97.807%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.195    32.742    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X36Y115        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.601ns  (logic 0.718ns (2.202%)  route 31.883ns (97.798%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.054    32.601    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X39Y116        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.583ns  (logic 0.718ns (2.204%)  route 31.865ns (97.796%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.036    32.583    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X35Y117        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.583ns  (logic 0.718ns (2.204%)  route 31.865ns (97.796%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDSE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
    SLICE_X40Y113        FDSE (Prop_fdse_C_Q)         0.419     0.419 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=2795, routed)       15.829    16.248    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.299    16.547 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg[15]_i_2/O
                         net (fo=864, routed)        16.036    32.583    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X35Y117        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][4]
    SLICE_X41Y100        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/C
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/Q
                         net (fo=1, routed)           0.064     0.192    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][5]
    SLICE_X41Y100        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/C
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/Q
                         net (fo=1, routed)           0.051     0.192    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][12]
    SLICE_X29Y14         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/C
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]/Q
                         net (fo=1, routed)           0.051     0.192    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][12]
    SLICE_X41Y105        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[30].g_sym_cntrl.g_reg.cntrl_reg[30][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[31].g_sym_cntrl.g_reg.cntrl_reg[31][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[30].g_sym_cntrl.g_reg.cntrl_reg[30][6]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[30].g_sym_cntrl.g_reg.cntrl_reg[30][6]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[30]_72[6]
    SLICE_X35Y63         FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[31].g_sym_cntrl.g_reg.cntrl_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[47].g_sym_cntrl.g_reg.cntrl_reg[47][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[48].g_sym_cntrl.g_reg.cntrl_reg[48][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[47].g_sym_cntrl.g_reg.cntrl_reg[47][1]/C
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[47].g_sym_cntrl.g_reg.cntrl_reg[47][1]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[47]_55[1]
    SLICE_X41Y113        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[48].g_sym_cntrl.g_reg.cntrl_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].g_data_buff.i_data_buf/g_buff.i_buff/D[14]
    SLICE_X35Y8          FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][14]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/Q[14]
    SLICE_X34Y113        SRLC32E                                      r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/D[6]
    SLICE_X39Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=2, routed)           0.056     0.197    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf/g_buff.i_buff/D[7]
    SLICE_X37Y100        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_32m_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.329ns  (logic 0.518ns (38.965%)  route 0.811ns (61.035%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     2.414 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/Q
                         net (fo=1, routed)           0.811     3.225    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[10]
    SLICE_X29Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_valid_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.309ns  (logic 0.580ns (44.302%)  route 0.729ns (55.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.892     1.895    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X28Y109        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_valid_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)         0.456     2.351 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_valid_2_reg/Q
                         net (fo=1, routed)           0.729     3.080    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tvalid
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     3.204 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1/O
                         net (fo=1, routed)           0.000     3.204    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_i_1_n_0
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_enable_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.226ns  (logic 0.518ns (42.240%)  route 0.708ns (57.760%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     2.414 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/Q
                         net (fo=1, routed)           0.708     3.122    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[8]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.478ns (39.998%)  route 0.717ns (60.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.478     2.374 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/Q
                         net (fo=1, routed)           0.717     3.091    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[12]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.193ns  (logic 0.478ns (40.059%)  route 0.715ns (59.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.478     2.374 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/Q
                         net (fo=1, routed)           0.715     3.089    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.190ns  (logic 0.518ns (43.513%)  route 0.672ns (56.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     2.414 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/Q
                         net (fo=1, routed)           0.672     3.086    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[11]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.186ns  (logic 0.518ns (43.661%)  route 0.668ns (56.339%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     2.414 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[29]/Q
                         net (fo=1, routed)           0.668     3.082    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[9]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.169ns  (logic 0.478ns (40.896%)  route 0.691ns (59.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.478     2.374 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/Q
                         net (fo=1, routed)           0.691     3.065    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.164ns  (logic 0.478ns (41.052%)  route 0.686ns (58.948%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.478     2.374 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[33]/Q
                         net (fo=1, routed)           0.686     3.060    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[13]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.163ns  (logic 0.478ns (41.095%)  route 0.685ns (58.905%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806     1.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         1.893     1.896    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.478     2.374 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.685     3.059    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[6]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.148ns (43.269%)  route 0.194ns (56.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/Q
                         net (fo=1, routed)           0.194     1.003    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[7]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.977%)  route 0.193ns (54.023%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.825 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/Q
                         net (fo=1, routed)           0.193     1.018    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[3]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.148ns (39.688%)  route 0.225ns (60.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.225     1.034    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[4]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.825 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/Q
                         net (fo=1, routed)           0.214     1.039    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.148ns (38.513%)  route 0.236ns (61.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/Q
                         net (fo=1, routed)           0.236     1.045    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[5]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.164ns (42.113%)  route 0.225ns (57.887%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     0.825 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[22]/Q
                         net (fo=1, routed)           0.225     1.051    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[2]
    SLICE_X27Y110        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.148ns (37.933%)  route 0.242ns (62.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.242     1.051    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[6]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.148ns (37.181%)  route 0.250ns (62.819%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[32]/Q
                         net (fo=1, routed)           0.250     1.059    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[12]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.148ns (37.069%)  route 0.251ns (62.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[35]/Q
                         net (fo=1, routed)           0.251     1.060    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X28Y114        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_32m_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.148ns (36.650%)  route 0.256ns (63.350%))
  Logic Levels:           0  
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_32m_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=403, routed)         0.659     0.661    design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X30Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.809 r  design_1_i/demodulation_AM_0/inst/u_am_demod/u_am_demod_lpf/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[34]/Q
                         net (fo=1, routed)           0.256     1.065    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X28Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.230ns (49.048%)  route 4.394ns (50.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.422     8.557 r  design_1_i/AD9744_0/inst/DAC_out_reg[5]/Q
                         net (fo=1, routed)           4.394    12.951    DAC_out_0_OBUF[5]
    V15                  OBUF (Prop_obuf_I_O)         3.808    16.759 r  DAC_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.759    DAC_out_0[5]
    V15                                                               r  DAC_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.570ns  (logic 4.231ns (49.368%)  route 4.339ns (50.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     8.136    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.422     8.558 r  design_1_i/AD9744_0/inst/DAC_out_reg[4]/Q
                         net (fo=1, routed)           4.339    12.897    DAC_out_0_OBUF[4]
    W15                  OBUF (Prop_obuf_I_O)         3.809    16.706 r  DAC_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.706    DAC_out_0[4]
    W15                                                               r  DAC_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.103ns (49.093%)  route 4.254ns (50.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     8.136    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.459     8.595 r  design_1_i/AD9744_0/inst/DAC_out_reg[0]/Q
                         net (fo=1, routed)           4.254    12.849    DAC_out_0_OBUF[0]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    16.493 r  DAC_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.493    DAC_out_0[0]
    Y14                                                               r  DAC_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 4.114ns (49.579%)  route 4.184ns (50.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.459     8.594 r  design_1_i/AD9744_0/inst/DAC_out_reg[1]/Q
                         net (fo=1, routed)           4.184    12.778    DAC_out_0_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         3.655    16.433 r  DAC_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.433    DAC_out_0[1]
    W14                                                               r  DAC_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.200ns (51.160%)  route 4.009ns (48.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.422     8.557 r  design_1_i/AD9744_0/inst/DAC_out_reg[7]/Q
                         net (fo=1, routed)           4.009    12.566    DAC_out_0_OBUF[7]
    T11                  OBUF (Prop_obuf_I_O)         3.778    16.344 r  DAC_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.344    DAC_out_0[7]
    T11                                                               r  DAC_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.037ns (49.326%)  route 4.148ns (50.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.459     8.594 r  design_1_i/AD9744_0/inst/DAC_out_reg[12]/Q
                         net (fo=1, routed)           4.148    12.742    DAC_out_0_OBUF[12]
    T15                  OBUF (Prop_obuf_I_O)         3.578    16.320 r  DAC_out_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.320    DAC_out_0[12]
    T15                                                               r  DAC_out_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.154ns (50.769%)  route 4.029ns (49.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.422     8.557 r  design_1_i/AD9744_0/inst/DAC_out_reg[9]/Q
                         net (fo=1, routed)           4.029    12.586    DAC_out_0_OBUF[9]
    P14                  OBUF (Prop_obuf_I_O)         3.732    16.318 r  DAC_out_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.318    DAC_out_0[9]
    P14                                                               r  DAC_out_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.085ns (50.047%)  route 4.077ns (49.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.841     8.135    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.459     8.594 r  design_1_i/AD9744_0/inst/DAC_out_reg[2]/Q
                         net (fo=1, routed)           4.077    12.671    DAC_out_0_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         3.626    16.296 r  DAC_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.296    DAC_out_0[2]
    U12                                                               r  DAC_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_done_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.328ns  (logic 6.709ns (50.339%)  route 6.619ns (49.661%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.638     2.932    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419     3.351 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.587     3.938    design_1_i/ADC_LTC2220_driver_0/inst/prescale[1]
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.299     4.237 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.237    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry_i_4_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.769 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.769    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.883 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.883    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__0_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.997 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__1_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.225    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.447 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__4/O[0]
                         net (fo=1, routed)           0.778     6.225    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1[21]
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.299     6.524 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__0_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__0_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.153 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__1/CO[2]
                         net (fo=34, routed)          1.161     8.314    design_1_i/ADC_LTC2220_driver_0/inst/conv_done0
    SLICE_X42Y80         LUT3 (Prop_lut3_I2_O)        0.313     8.627 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done/O
                         net (fo=13, routed)          4.093    12.720    conv_done_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.540    16.260 r  conv_done_0_OBUF_inst/O
                         net (fo=0)                   0.000    16.260    conv_done_0
    U20                                                               r  conv_done_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.083ns (51.345%)  route 3.869ns (48.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.842     8.136    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.459     8.595 r  design_1_i/AD9744_0/inst/DAC_out_reg[11]/Q
                         net (fo=1, routed)           3.869    12.464    DAC_out_0_OBUF[11]
    U13                  OBUF (Prop_obuf_I_O)         3.624    16.088 r  DAC_out_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.088    DAC_out_0[11]
    U13                                                               r  DAC_out_0[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.186ns (30.213%)  route 0.430ns (69.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.430     1.544    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/aresetn
    SLICE_X40Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1/O
                         net (fo=1, routed)           0.000     1.589    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/p_0_in
    SLICE_X40Y108        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.186ns (20.927%)  route 0.703ns (79.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.703     1.817    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aresetn
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_i_1/O
                         net (fo=1, routed)           0.000     1.862    design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/mod_ready
    SLICE_X29Y112        FDRE                                         r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.187ns (17.199%)  route 0.900ns (82.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.555     0.891    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=145, routed)         0.900     1.932    design_1_i/demoduation_2PSK_0/inst/en
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.046     1.978 r  design_1_i/demoduation_2PSK_0/inst/signal_out_i_1/O
                         net (fo=1, routed)           0.000     1.978    design_1_i/demoduation_2PSK_0/inst/signal_out_i_1_n_0
    SLICE_X46Y74         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkp_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.327ns (54.698%)  route 1.099ns (45.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.789     1.125    clkp_1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.301     2.427 r  clkp_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.427    clkp_1
    V12                                                               r  clkp_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkn_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.358ns (50.516%)  route 1.330ns (49.484%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.688     1.024    design_1_i/AD9744_0/sys_clk
    SLICE_X113Y91        LUT1 (Prop_lut1_I0_O)        0.045     1.069 f  design_1_i/AD9744_0/clkn_INST_0/O
                         net (fo=1, routed)           0.331     1.401    clkn_1_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.287     2.687 f  clkn_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.687    clkn_1
    W13                                                               f  clkn_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 0.186ns (6.839%)  route 2.534ns (93.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.735     2.849    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X53Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.894 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         0.799     3.693    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X46Y74         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_done_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.450ns (45.602%)  route 1.730ns (54.398%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.548     0.884    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           0.177     1.225    design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg_0
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.270 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done/O
                         net (fo=13, routed)          1.552     2.822    conv_done_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.241     4.063 r  conv_done_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.063    conv_done_0
    U20                                                               r  conv_done_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkp_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.449ns (44.024%)  route 1.842ns (55.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.548     0.884    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           1.842     2.890    clkp_0_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.285     4.175 r  clkp_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.175    clkp_0
    W11                                                               r  clkp_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.964ns  (logic 1.497ns (37.774%)  route 2.467ns (62.226%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.548     0.884    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y80         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.048 f  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           0.594     1.642    design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg_0
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.687 r  design_1_i/ADC_LTC2220_driver_0/inst/clkn_INST_0/O
                         net (fo=1, routed)           1.873     3.559    clkn_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     4.848 r  clkn_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.848    clkn_0
    Y11                                                               r  clkn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9744_0/inst/DAC_out_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_out_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.417ns (53.920%)  route 1.211ns (46.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.637     5.973    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.133     6.106 r  design_1_i/AD9744_0/inst/DAC_out_reg[8]/Q
                         net (fo=1, routed)           1.211     7.317    DAC_out_0_OBUF[8]
    R14                  OBUF (Prop_obuf_I_O)         1.284     8.600 r  DAC_out_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.600    DAC_out_0[8]
    R14                                                               r  DAC_out_0[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.806    26.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    23.013 f  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    24.902    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    25.003 f  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    26.806    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.597     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clk_100m
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/demodulation_AM_0/inst/u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    design_1_i/demodulation_AM_0/inst/u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/demodulation_AM_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_data_0[0]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.515ns (26.088%)  route 4.293ns (73.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  adc_data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[0]
    T5                   IBUF (Prop_ibuf_I_O)         1.515     1.515 r  adc_data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           4.293     5.809    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[0]
    SLICE_X43Y83         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.472     2.651    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X43Y83         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C

Slack:                    inf
  Source:                 adc_data_0[8]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.505ns (26.732%)  route 4.124ns (73.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  adc_data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[8]
    V10                  IBUF (Prop_ibuf_I_O)         1.505     1.505 r  adc_data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           4.124     5.629    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[8]
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.472     2.651    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/C

Slack:                    inf
  Source:                 adc_data_0[9]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.507ns (26.903%)  route 4.094ns (73.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  adc_data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[9]
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  adc_data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           4.094     5.600    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[9]
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.472     2.651    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/C

Slack:                    inf
  Source:                 adc_data_0[11]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.463ns  (logic 1.540ns (28.188%)  route 3.923ns (71.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  adc_data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[11]
    U9                   IBUF (Prop_ibuf_I_O)         1.540     1.540 r  adc_data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           3.923     5.463    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[11]
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.472     2.651    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X42Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C

Slack:                    inf
  Source:                 adc_data_0[10]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 1.519ns (28.737%)  route 3.766ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  adc_data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[10]
    U8                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  adc_data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           3.766     5.285    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[10]
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.472     2.651    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X41Y66         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/C

Slack:                    inf
  Source:                 adc_data_0[3]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.471ns (28.449%)  route 3.699ns (71.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  adc_data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[3]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  adc_data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.699     5.170    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[3]
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.496     2.675    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/C

Slack:                    inf
  Source:                 adc_data_0[2]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.466ns (29.322%)  route 3.532ns (70.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  adc_data_0[2] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  adc_data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           3.532     4.998    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[2]
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.496     2.675    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/C

Slack:                    inf
  Source:                 adc_data_0[1]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 1.458ns (31.364%)  route 3.190ns (68.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  adc_data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           3.190     4.648    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[1]
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.496     2.675    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X37Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/C

Slack:                    inf
  Source:                 adc_data_0[7]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.505ns (33.360%)  route 3.006ns (66.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  adc_data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[7]
    T9                   IBUF (Prop_ibuf_I_O)         1.505     1.505 r  adc_data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           3.006     4.510    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[7]
    SLICE_X36Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.496     2.675    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/C

Slack:                    inf
  Source:                 adc_data_0[5]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.573ns (35.543%)  route 2.853ns (64.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  adc_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[5]
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  adc_data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.853     4.427    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[5]
    SLICE_X36Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        1.496     2.675    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.722%)  route 0.169ns (53.278%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/C
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[30]/Q
                         net (fo=1, routed)           0.169     0.317    design_1_i/AD9744_0/inst/data_in[12]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.457%)  route 0.201ns (57.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/C
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[31]/Q
                         net (fo=1, routed)           0.201     0.349    design_1_i/AD9744_0/inst/data_in[13]
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.910     6.276    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.322%)  route 0.190ns (53.678%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/C
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[28]/Q
                         net (fo=1, routed)           0.190     0.354    design_1_i/AD9744_0/inst/data_in[10]
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.910     6.276    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X49Y106        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.625%)  route 0.216ns (59.375%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.216     0.364    design_1_i/AD9744_0/inst/data_in[6]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.383%)  route 0.218ns (59.617%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[25]/Q
                         net (fo=1, routed)           0.218     0.366    design_1_i/AD9744_0/inst/data_in[7]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.323%)  route 0.206ns (55.677%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[20]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[20]/Q
                         net (fo=1, routed)           0.206     0.370    design_1_i/AD9744_0/inst/data_in[2]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.881%)  route 0.223ns (60.119%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[23]/Q
                         net (fo=1, routed)           0.223     0.371    design_1_i/AD9744_0/inst/data_in[5]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.090%)  route 0.217ns (56.910%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/C
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[27]/Q
                         net (fo=1, routed)           0.217     0.381    design_1_i/AD9744_0/inst/data_in[9]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.577%)  route 0.221ns (57.423%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[19]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[19]/Q
                         net (fo=1, routed)           0.221     0.385    design_1_i/AD9744_0/inst/data_in[1]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9744_0/inst/DAC_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.898%)  route 0.227ns (58.102%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/demodulation_AM_0/inst/u_am_demod/fir_high/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2_reg[21]/Q
                         net (fo=1, routed)           0.227     0.391    design_1_i/AD9744_0/inst/data_in[3]
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2180, routed)        0.908     6.274    design_1_i/AD9744_0/inst/sys_clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/AD9744_0/inst/DAC_out_reg[3]/C  (IS_INVERTED)





