0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/sync-git/digital-system-design-verilog/design_practice/6week/6week/6week.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/6week/6week/6week.srcs/sim_1/new/tb_lsfr_4b.v,1744700010,verilog,,,,tb_lsfr_4b,,,,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/6week/6week/6week.srcs/sources_1/new/lsfr_4b.v,1744700195,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/6week/6week/6week.srcs/sim_1/new/tb_lsfr_4b.v,,lsfr_4b,,,,,,,,
