<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="switches_LEDs.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="switches_LEDs.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="switches_LEDs.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="switches_LEDs.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="switches_LEDs.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="switches_LEDs.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="switches_LEDs.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="switches_LEDs.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="switches_LEDs.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="switches_LEDs.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="switches_LEDs.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="switches_LEDs.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="switches_LEDs.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="switches_LEDs.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="switches_LEDs.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="switches_LEDs.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="switches_LEDs.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="switches_LEDs.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="switches_LEDs.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="switches_LEDs.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="switches_LEDs.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="switches_LEDs.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="switches_LEDs.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="switches_LEDs.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="switches_LEDs_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="switches_LEDs_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="switches_LEDs_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="switches_LEDs_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="switches_LEDs_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="switches_LEDs_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="switches_LEDs_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="switches_LEDs_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="switches_LEDs_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="switches_LEDs_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="switches_LEDs_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="switches_LEDs_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="switches_LEDs_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="switches_LEDs_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="switches_LEDs_usage.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="switches_LEDs_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="switches_LEDs_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653808668" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-7950462353738718727" xil_pn:start_ts="1653808668">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7294270139999800458" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5555018785793159755" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7391794611826636940" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653751226" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5485996528041990783" xil_pn:start_ts="1653751226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653810591" xil_pn:in_ck="9143502911940272129" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4767405989640599442" xil_pn:start_ts="1653810584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.lso"/>
      <outfile xil_pn:name="switches_LEDs.ngc"/>
      <outfile xil_pn:name="switches_LEDs.ngr"/>
      <outfile xil_pn:name="switches_LEDs.prj"/>
      <outfile xil_pn:name="switches_LEDs.stx"/>
      <outfile xil_pn:name="switches_LEDs.syr"/>
      <outfile xil_pn:name="switches_LEDs.xst"/>
      <outfile xil_pn:name="switches_LEDs_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1653808628" xil_pn:in_ck="6578114222110546020" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2748818088001158441" xil_pn:start_ts="1653808628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653810595" xil_pn:in_ck="-2262143520986666309" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3246097093808002526" xil_pn:start_ts="1653810591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.bld"/>
      <outfile xil_pn:name="switches_LEDs.ngd"/>
      <outfile xil_pn:name="switches_LEDs_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653810599" xil_pn:in_ck="-2262143520986666308" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3996043326931566844" xil_pn:start_ts="1653810595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.pcf"/>
      <outfile xil_pn:name="switches_LEDs_map.map"/>
      <outfile xil_pn:name="switches_LEDs_map.mrp"/>
      <outfile xil_pn:name="switches_LEDs_map.ncd"/>
      <outfile xil_pn:name="switches_LEDs_map.ngm"/>
      <outfile xil_pn:name="switches_LEDs_map.xrpt"/>
      <outfile xil_pn:name="switches_LEDs_summary.xml"/>
      <outfile xil_pn:name="switches_LEDs_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1653810606" xil_pn:in_ck="4930833712299849685" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1653810599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.ncd"/>
      <outfile xil_pn:name="switches_LEDs.pad"/>
      <outfile xil_pn:name="switches_LEDs.par"/>
      <outfile xil_pn:name="switches_LEDs.ptwx"/>
      <outfile xil_pn:name="switches_LEDs.unroutes"/>
      <outfile xil_pn:name="switches_LEDs.xpi"/>
      <outfile xil_pn:name="switches_LEDs_pad.csv"/>
      <outfile xil_pn:name="switches_LEDs_pad.txt"/>
      <outfile xil_pn:name="switches_LEDs_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653810702" xil_pn:in_ck="9143502911940263252" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1653810697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.bgn"/>
      <outfile xil_pn:name="switches_LEDs.bit"/>
      <outfile xil_pn:name="switches_LEDs.drc"/>
      <outfile xil_pn:name="switches_LEDs.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1653810913" xil_pn:in_ck="-2262143520986666440" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1653810912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653810606" xil_pn:in_ck="-2262143520986666440" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1653810604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="switches_LEDs.twr"/>
      <outfile xil_pn:name="switches_LEDs.twx"/>
    </transform>
  </transforms>

</generated_project>
