{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.421955886456322e-05], 0, 2.7801194190979004, 1580008513.65035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[9.158939428932552e-05], 0, 2.897181987762451, 1580008516.515676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0003646731592399909], 0, 3.2680366039276123, 1580008519.417417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006546062120026092], 0, 2.0592381954193115, 1580008520.7147763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[5.0008632601141724e-05], 0, 2.8911654949188232, 1580008523.6125324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.00035930039946500226], 0, 3.2806341648101807, 1580008526.5100374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00031166548213940916], 0, 3.0732126235961914, 1580008529.409367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011773981325166206], 0, 2.7919840812683105, 1580008532.2422135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0003885121814681725], 0, 3.087177276611328, 1580008534.9810696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.650543282221746e-05], 0, 2.889408588409424, 1580008537.873685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.000313380072150914], 0, 3.0109596252441406, 1580008540.7696502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[9.405178247206704e-05], 0, 2.938913106918335, 1580008543.6709092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.00022695072648725212], 0, 3.033853769302368, 1580008546.5538716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.164978294441606e-05], 0, 2.850322961807251, 1580008549.446478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.464026146596859e-05], 0, 2.8975179195404053, 1580008552.3415887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005957795274356103], 0, 4.113991022109985, 1580008555.214904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022002380917280918], 0, 3.009505271911621, 1580008558.1128743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.253098971948132e-05], 0, 2.8484067916870117, 1580008560.984771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 7, 10, 1580008561.2755225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[4.753570986681499e-05], 0, 2.8066282272338867, 1580008563.9228158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[4.718135189628936e-05], 0, 2.886868476867676, 1580008566.8210933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[8.607552084912813e-05], 0, 2.8420956134796143, 1580008569.680643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.38122876059322e-05], 0, 2.8586313724517822, 1580008572.5474277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[9.588010985537784e-05], 0, 1.2544336318969727, 1580008573.8358045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0006621452955892034], 0, 2.6353211402893066, 1580008575.135667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.425231315678857e-05], 0, 1.3208186626434326, 1580008576.419936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00038600311457334614], 0, 3.2780380249023438, 1580008579.3180447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580008510.9587266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0006307666219702893], 0, 3.5310285091400146, 1580008582.292693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003075225054503729], 0, 3.0220890045166016, 1580008585.1834946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00023598285894059116], 0, 2.943289041519165, 1580008588.082953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.396167367989216e-05], 0, 2.8816580772399902, 1580008590.9645774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.660527451400417e-05], 0, 2.8690052032470703, 1580008593.8626583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.185542298932024e-05], 0, 2.888878583908081, 1580008596.7590811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.421006859477475e-05], 0, 2.7937917709350586, 1580008599.579151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00022942961693950178], 0, 3.066988229751587, 1580008602.4773226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001570712124534952], 0, 3.2853469848632812, 1580008605.359515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00031429588249027234], 0, 3.259148359298706, 1580008608.2633011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0004128266797066014], 0, 2.009575366973877, 1580008609.5680122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0001639333396052766], 0, 3.027364492416382, 1580008612.4507146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018746661974789917], 0, 3.593719482421875, 1580008615.3414044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0007774442227579556], 0, 3.7391252517700195, 1580008618.243547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0003150767087890625], 0, 3.2419869899749756, 1580008621.1404228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.900340097974461e-05], 0, 2.8808951377868652, 1580008624.042712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011745544027223656], 0, 1.2353830337524414, 1580008625.3272521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00011974108330223184], 0, 2.9995670318603516, 1580008628.2064304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.138523204554697e-05], 0, 1.248720407485962, 1580008629.4861243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[9.708307550465838e-05], 0, 1.333125114440918, 1580008630.7743752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.00032205081829049607], 0, 3.0485951900482178, 1580008634.0696836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.00024351484740897417], 0, 2.916642189025879, 1580008636.9643579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[9.13071228753741e-05], 0, 2.867422580718994, 1580008639.8639305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[8.969729026331906e-05], 0, 2.8953475952148438, 1580008642.7546806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002145194723109691], 0, 2.9214539527893066, 1580008645.6478167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[9.176950993074237e-05], 0, 2.861377477645874, 1580008648.5254974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1910083651373293e-05], 0, 2.356334924697876, 1580008654.2704675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.487626559636141e-05], 0, 4.147946834564209, 1580008657.1737146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.5321835149738986e-05], 0, 2.9232335090637207, 1580008659.9555736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0700333749939446e-05], 0, 2.067182779312134, 1580008662.0224214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2916529683211612e-05], 0, 2.5186870098114014, 1580008664.5464308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.651301546800179e-05], 0, 2.770426034927368, 1580008667.1514359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.74355192834989e-05], 0, 2.79868483543396, 1580008669.9430661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.3989372485759712e-05], 0, 3.150109052658081, 1580008672.740636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.6641743519907674e-05], 0, 3.2641541957855225, 1580008675.5897186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.3241691739459134e-05], 0, 2.7313077449798584, 1580008678.2244084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.160423788177634e-05], 0, 3.1407055854797363, 1580008681.0721033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.120060042716373e-05], 0, 2.1856682300567627, 1580008683.2196934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1477198903104699e-05], 0, 2.450073480606079, 1580008685.645098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0533204617465406e-05], 0, 2.0661606788635254, 1580008687.7242892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.0552777890139522e-05], 0, 2.6375300884246826, 1580008690.274238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0973502873416646e-05], 0, 2.4942755699157715, 1580008692.6469903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1597156938616548e-05], 0, 2.518773317337036, 1580008695.1692934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.113721101297707e-05], 0, 3.0663838386535645, 1580008698.0439568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.5899664760342464e-05], 0, 2.701677083969116, 1580008700.6163673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0709607362381522e-05], 0, 2.0430665016174316, 1580008702.67088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.337114635584588e-06], 0, 2.2670156955718994, 1580008704.9264646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.626221580643697e-05], 0, 3.0175061225891113, 1580008707.7896118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[2.252136802700675e-05], 0, 3.2463715076446533, 1580008710.5007458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.1098021468865413e-05], 0, 2.890637159347534, 1580008713.303913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1767335946625303e-05], 0, 2.4115452766418457, 1580008715.616852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.652414575000572e-05], 0, 3.576991558074951, 1580008718.4879181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.283206993415021e-05], 0, 3.0756936073303223, 1580008721.31856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1.8416937067857386e-05], 0, 2.9128334522247314, 1580008723.7997687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.599997550922885e-06], 0, 2.381909132003784, 1580008726.1641405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.7407742342298937e-05], 0, 2.7833492755889893, 1580008728.7842908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.4326327888870218e-05], 0, 2.3726749420166016, 1580008731.1342633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.0888585286103543e-05], 0, 2.536176919937134, 1580008733.5183735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0720930027185527e-05], 0, 2.377725124359131, 1580008735.8246446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.8587358781767672e-05], 0, 2.8036465644836426, 1580008738.4411263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.107489383841245e-05], 0, 2.5103020668029785, 1580008740.8702762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.76877393921248e-06], 0, 2.333449363708496, 1580008743.2045863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.1579049974201417e-05], 0, 2.323472023010254, 1580008745.4791293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011395358166654887], 0, 4.149851083755493, 1580008748.367496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1129481434477836e-05], 0, 2.122868537902832, 1580008750.466585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.36745978128919e-05], 0, 2.4809532165527344, 1580008752.949897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.687601051406431e-06], 0, 2.53786563873291, 1580008755.3101888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.647483710236302e-06], 0, 2.379403591156006, 1580008757.487731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.929492023816007e-05], 0, 3.0260698795318604, 1580008760.379718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1880689111377246e-05], 0, 2.362790584564209, 1580008762.6696467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[2.0550452777571758e-05], 0, 3.0270655155181885, 1580008765.1993868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.888243179058812e-05], 0, 3.2229065895080566, 1580008768.0723174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.7046246216383806e-05], 0, 3.1690568923950195, 1580008770.9656281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[6.940483438218828e-05], 0, 4.0295796394348145, 1580008773.8430543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[2.6586329922327704e-05], 0, 3.6233479976654053, 1580008778.8244743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.2114315773002294e-05], 0, 2.184373617172241, 1580008780.986192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.414657175090253e-05], 0, 2.850848913192749, 1580008783.6887221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.662148330022669e-06], 0, 2.415571689605713, 1580008786.0878234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.566615440622646e-06], 0, 2.109299421310425, 1580008788.028032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.9548669569483626e-05], 0, 3.2157161235809326, 1580008790.9281394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.996542999901059e-05], 0, 3.08542799949646, 1580008793.8238547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001158101966162707], 0, 4.130688428878784, 1580008796.7093058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1276540866643024e-05], 0, 2.5816330909729004, 1580008799.150004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.835942748497066e-05], 0, 3.181541681289673, 1580008802.004924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.4437417506254647e-05], 0, 3.1043689250946045, 1580008804.895647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580008775.6486511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1213734849855671e-05], 0, 2.431309461593628, 1580008807.353039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.44451729835087e-05], 0, 2.9439830780029297, 1580008810.229712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1187704318536195e-05], 0, 2.4936254024505615, 1580008812.6110604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001137708858733963], 0, 4.1551971435546875, 1580008815.506388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.384720935661086e-05], 0, 2.4470572471618652, 1580008817.848972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.997009269046669e-05], 0, 1.480583906173706, 1580008819.1311429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.942041176833787e-05], 0, 4.4546427726745605, 1580008822.0198228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1.8362539703123275e-05], 0, 2.565476894378662, 1580008824.4647455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1093386089747992e-05], 0, 2.4656872749328613, 1580008826.835853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.235296981488988e-05], 0, 2.5293655395507812, 1580008829.3402865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.137868568019093e-05], 0, 3.244009256362915, 1580008832.1765525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.35670270717946e-06], 0, 3.432729959487915, 1580008835.6271007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.788641792329613e-05], 0, 3.8109829425811768, 1580008838.5195866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.7109474283722807e-05], 0, 2.811087131500244, 1580008841.1919131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7432049346057075e-05], 0, 2.7940640449523926, 1580008843.9610136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.767958998779583e-05], 0, 3.0432114601135254, 1580008846.788066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.761929531283226e-06], 0, 2.181689500808716, 1580008848.8993149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.231771894676588e-05], 0, 2.2900795936584473, 1580008850.192342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.725851221854511e-06], 0, 2.186030149459839, 1580008852.2810981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0206597102446424e-05], 0, 2.3838720321655273, 1580008854.6711369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.3969740439242767e-05], 0, 2.5171191692352295, 1580008857.2073193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.3698438601627331e-05], 0, 2.561795949935913, 1580008859.6844263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2187137383949702e-05], 0, 2.950416088104248, 1580008862.5302336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.4986360594491727e-05], 0, 2.342355966567993, 1580008864.898407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2609972138765e-05], 0, 2.5293498039245605, 1580008867.3623827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1090553999225422e-05], 0, 2.2934865951538086, 1580008869.5870554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.154001609686902e-05], 0, 3.0370452404022217, 1580008872.3506904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.8990624441132636e-05], 0, 3.3468971252441406, 1580008875.1751597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2002567026262662e-05], 0, 2.459934711456299, 1580008877.641679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.035458563795105e-05], 0, 2.442979335784912, 1580008880.0260556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.617072464401471e-06], 0, 2.227524995803833, 1580008882.2187757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.0413961711353887e-05], 0, 2.0960326194763184, 1580008884.3066728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[2.8777748612374465e-05], 0, 3.5303797721862793, 1580008887.1010916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.5016210023151019e-05], 0, 2.619377613067627, 1580008889.7374275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3789070336513513e-05], 0, 2.526944398880005, 1580008892.2428443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.5824431842813692e-05], 0, 2.4738147258758545, 1580008894.723715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.3767825097287237e-05], 0, 2.3826661109924316, 1580008899.100789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1048467203786036e-05], 0, 2.4762775897979736, 1580008901.5640237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.6127147666463457e-05], 0, 3.5910632610321045, 1580008904.4379725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.8576466865497926e-05], 0, 3.3465325832366943, 1580008907.2913451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[2.4950047787281517e-05], 0, 3.193174123764038, 1580008909.9634368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.365512887971227e-05], 0, 4.494917631149292, 1580008912.858533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1.8512867963835406e-05], 0, 2.5931901931762695, 1580008915.3408408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.9559304554523736e-05], 0, 3.2857489585876465, 1580008918.224013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.0854473481204192e-05], 0, 2.341893196105957, 1580008920.5118237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0676028514685519e-05], 0, 2.1720147132873535, 1580008922.7035253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.316201299220468e-05], 0, 3.0532045364379883, 1580008925.5677266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.1578116690574328e-05], 0, 2.3607919216156006, 1580008927.9139268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1328113209763857e-05], 0, 2.295722484588623, 1580008930.2203178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.569333095846216e-05], 0, 2.907684326171875, 1580008933.0783398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.166367591732466e-05], 0, 3.373302459716797, 1580008935.9386609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.3654436910140001e-05], 0, 2.3555173873901367, 1580008938.228689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0178962013179599e-05], 0, 2.2985007762908936, 1580008940.536507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.2552075507407165e-05], 0, 3.115065813064575, 1580008943.4160028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.56313254864547e-05], 0, 2.957305908203125, 1580008946.2965186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.722552424575261e-05], 0, 3.3095009326934814, 1580008949.1590185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1060325459474205e-05], 0, 2.3721704483032227, 1580008951.5386002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0485683656537139e-05], 0, 2.328111171722412, 1580008953.8753536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.1302846292994513e-05], 0, 2.402508497238159, 1580008956.2735116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.16634388621899e-05], 0, 3.2725157737731934, 1580008959.1541488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.1613770251144966e-05], 0, 2.469053030014038, 1580008961.5697064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.8890048055087537e-05], 0, 2.940572738647461, 1580008964.403217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.447011685273967e-05], 0, 2.875483512878418, 1580008967.065703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.697416913691926e-05], 0, 4.058932304382324, 1580008969.9311829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.990265579494744e-06], 0, 2.6107990741729736, 1580008972.3565187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.956182999852515e-06], 0, 3.538922071456909, 1580008975.7926126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[3.027747614668128e-05], 0, 3.768096446990967, 1580008978.5812967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.379928050229757e-05], 0, 3.4029901027679443, 1580008981.467514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.9854785741604836e-05], 0, 3.0392537117004395, 1580008984.2745707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.0844763173032673e-05], 0, 2.6065404415130615, 1580008986.6855175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.3669650863509217e-05], 0, 2.619269609451294, 1580008989.2801363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.797458818268543e-05], 0, 2.7247238159179688, 1580008992.0016282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.6655857977936995e-05], 0, 3.249851703643799, 1580008994.8888311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.6319764479352e-05], 0, 2.696526288986206, 1580008997.4258404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.5766695705626716e-05], 0, 3.6240971088409424, 1580009000.29627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.0991655589434375e-05], 0, 2.400994062423706, 1580009002.6514077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.7705228726055687e-05], 0, 2.949490785598755, 1580009005.4501896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1653916478846029e-05], 0, 2.315338611602783, 1580009007.778317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.241603267722641e-06], 0, 2.2487213611602783, 1580009010.0323327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.941574087235054e-05], 0, 3.261564016342163, 1580009012.865592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.0867816144206824e-05], 0, 3.0495102405548096, 1580009015.6737652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1929875558194774e-05], 0, 1.9778249263763428, 1580009017.5861018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.899470918435825e-06], 0, 1.9119267463684082, 1580009019.4799867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9570645913294717e-05], 0, 2.616527557373047, 1580009021.9941068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.56721555236729e-05], 0, 2.5951485633850098, 1580009025.3994462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.842657415323905e-05], 0, 4.119203329086304, 1580009028.2964885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.051478284489727e-05], 0, 2.0760250091552734, 1580009030.3862638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.558657378599054e-05], 0, 3.1978745460510254, 1580009033.2400641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.276460168556023e-05], 0, 2.9300405979156494, 1580009036.024443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0669721219453978e-05], 0, 2.4380555152893066, 1580009038.4029286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.013487004936288e-05], 0, 3.4254369735717773, 1580009041.2320042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1543444163248684e-05], 0, 2.294379234313965, 1580009043.4389486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.165927690734802e-05], 0, 2.4283697605133057, 1580009045.8774798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.732087768322487e-05], 0, 3.0230488777160645, 1580009048.7583952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.065243244625563e-05], 0, 2.363041877746582, 1580009051.1251183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3497563405217252e-05], 0, 2.5438551902770996, 1580009053.591147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1731250776633974e-05], 0, 3.0052764415740967, 1580009056.4032931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.227908891222355e-05], 0, 3.129080295562744, 1580009059.1194627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.165575698340177e-05], 0, 2.2829108238220215, 1580009061.3537948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4063615809531532e-05], 0, 2.5666704177856445, 1580009063.877772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.8990477816714725e-05], 0, 2.7745516300201416, 1580009066.5351245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.981874773105069e-05], 0, 3.230731964111328, 1580009069.341904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.963829842261978e-05], 0, 3.3731138706207275, 1580009072.2263901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3452250422427035e-05], 0, 2.5274925231933594, 1580009074.7721217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.998768147213289e-06], 0, 2.250263214111328, 1580009076.9587917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.783934491472761e-05], 0, 2.4930338859558105, 1580009079.3275852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.0232747665211038e-05], 0, 2.32845401763916, 1580009081.6575925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0454984647438515e-05], 0, 2.4207141399383545, 1580009084.0080125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.706655349150585e-06], 0, 3.5038461685180664, 1580009087.4198182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.0369736995794649e-05], 0, 1.917318344116211, 1580009089.3319066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.0769612312713997e-05], 0, 2.4148969650268555, 1580009091.682086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3993640486725664e-05], 0, 2.5829994678497314, 1580009094.2731142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.5033757454842727e-05], 0, 2.7968223094940186, 1580009097.0561757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.526990557658408e-06], 0, 2.162332534790039, 1580009099.129265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3868717028033495e-05], 0, 2.718740701675415, 1580009101.7848194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.031756882729476e-05], 0, 3.1314470767974854, 1580009104.6838715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.80796282428115e-05], 0, 2.8303966522216797, 1580009107.4785209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.0757812901478541e-05], 0, 2.350558042526245, 1580009109.8189127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580009023.7003489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.4306303707136239e-05], 0, 2.6666197776794434, 1580009112.4169333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.5583925098269158e-05], 0, 2.728156566619873, 1580009115.020614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.4310499264153304e-05], 0, 3.0155303478240967, 1580009117.8125787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1641529193487975e-05], 0, 2.4341299533843994, 1580009120.2537172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1290056100165842e-05], 0, 2.367009162902832, 1580009122.631105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.17363860766173e-05], 0, 2.456416368484497, 1580009125.0714774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0529205446661725e-05], 0, 2.3751425743103027, 1580009127.4654167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.5554133970448213e-05], 0, 2.5492429733276367, 1580009129.8919103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.537741113967045e-05], 0, 2.8737592697143555, 1580009132.6694646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1274388538407186e-05], 0, 2.467106342315674, 1580009135.1150293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[2.5523109055585166e-05], 0, 3.417294979095459, 1580009137.800074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.5727247620680785e-05], 0, 3.0436489582061768, 1580009140.5078135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.3164467424716935e-05], 0, 2.538043260574341, 1580009142.9990356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1368846063395115e-05], 0, 2.4984734058380127, 1580009148.1250722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.841984548762489e-06], 0, 3.4429824352264404, 1580009151.546564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.8429908856868394e-05], 0, 1.8047924041748047, 1580009152.8300827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.14817294737208e-05], 0, 2.4727816581726074, 1580009155.2456307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.621668514840117e-05], 0, 2.5579757690429688, 1580009157.8111088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3452650672164483e-05], 0, 2.6037354469299316, 1580009160.4056382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1983206955495406e-05], 0, 3.0205180644989014, 1580009163.2284567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.8008847584801626e-05], 0, 3.2489936351776123, 1580009166.079336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.539236585093556e-05], 0, 3.459322690963745, 1580009168.9317262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.4488481409979784e-05], 0, 3.006427049636841, 1580009171.6676784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1266569828542182e-05], 0, 2.469762086868286, 1580009174.08642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1201036428069998e-05], 0, 2.4988033771514893, 1580009176.5108635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.0250489750739858e-05], 0, 2.4194865226745605, 1580009178.9256725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.290865493757094e-06], 0, 2.2715916633605957, 1580009181.1950924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.8030688904204e-06], 0, 2.1418745517730713, 1580009183.29693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.0705564892073282e-05], 0, 2.2891647815704346, 1580009185.4864848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1722574534102008e-05], 0, 2.2501864433288574, 1580009187.7466109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[2.6097194167048946e-05], 0, 3.583470106124878, 1580009190.4171085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.150117681379503e-05], 0, 2.9981133937835693, 1580009193.250371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.3421723162082338e-05], 0, 2.438594102859497, 1580009195.690388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.858716655524493e-05], 0, 3.2769038677215576, 1580009198.55586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1595036742005897e-05], 0, 2.4302785396575928, 1580009200.9916737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.1929934292958776e-05], 0, 2.503032684326172, 1580009203.4862175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.640685264457261e-06], 0, 2.2029941082000732, 1580009205.7078834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.1551120193554824e-05], 0, 2.267881393432617, 1580009207.8670206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.478725289453441e-05], 0, 2.769030809402466, 1580009210.5691364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.5233142643886067e-05], 0, 2.5345723628997803, 1580009213.1103191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1879756990992154e-05], 0, 2.410219430923462, 1580009215.4736981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.041574952020333e-05], 0, 4.073823690414429, 1580009218.274791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.9317365132444107e-05], 0, 3.231022596359253, 1580009221.081047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0278919795483465e-05], 0, 2.4891631603240967, 1580009223.528283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7766751308086825e-05], 0, 2.602731466293335, 1580009226.026134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.962995363451205e-06], 0, 2.143038272857666, 1580009228.1638696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2208166783008429e-05], 0, 2.6032421588897705, 1580009230.763313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9005405973368108e-05], 0, 2.750737428665161, 1580009233.4949687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[4.472356206427242e-05], 0, 4.443854093551636, 1580009236.3845022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2989559068641801e-05], 0, 2.4911608695983887, 1580009238.8175917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.30043188510741e-05], 0, 2.6275007724761963, 1580009241.3621118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0573112837881486e-05], 0, 2.125293254852295, 1580009243.4834177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.364571397228944e-06], 0, 2.1294214725494385, 1580009245.5605297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011212079442170263], 0, 3.89288067817688, 1580009248.4566772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.619055599383811e-05], 0, 2.940106153488159, 1580009251.2449791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1614722963419963e-05], 0, 2.5516304969787598, 1580009253.716988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.7568973962162647e-05], 0, 2.849698066711426, 1580009256.4869282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4426173042173288e-05], 0, 2.5509519577026367, 1580009259.0553966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.386229988284653e-05], 0, 2.523740768432617, 1580009261.576164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.175875257854179e-05], 0, 2.352874994277954, 1580009263.9414792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.1481230534108376e-05], 0, 2.43208909034729, 1580009266.3237264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.4122305183761e-05], 0, 1.2796635627746582, 1580009270.4606109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00025949697716674705], 0, 3.260451078414917, 1580009273.359489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.330509234213653e-05], 0, 2.8499984741210938, 1580009276.2368174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00020171282486900442], 0, 1.4316966533660889, 1580009277.5244567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[5.509961906091814e-05], 0, 2.8385419845581055, 1580009280.3640141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[6.495682051076132e-05], 0, 2.9458460807800293, 1580009283.266701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.392136559679037e-05], 0, 2.8200254440307617, 1580009286.0681002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[3.993536174869083e-05], 0, 2.721301317214966, 1580009288.828953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.435975928138943e-05], 0, 2.9448766708374023, 1580009291.7286265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00010225538516504363], 0, 2.8616843223571777, 1580009294.625839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0006736040911752405], 0, 3.6385228633880615, 1580009297.5230563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00014236258668552738], 0, 3.084721326828003, 1580009300.416921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.76406455533797e-05], 0, 1.3053066730499268, 1580009301.6983366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.66489626358332e-05], 0, 2.854351282119751, 1580009304.5943503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.652386385354085e-05], 0, 2.8327341079711914, 1580009307.380791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.326786210355913e-05], 0, 2.689866304397583, 1580009310.021844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00021525284630266554], 0, 1.5218491554260254, 1580009311.3079731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 7, 10, 1580009311.5964541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.598007204116638e-05], 0, 2.880486011505127, 1580009314.363903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001004523585485084], 0, 3.0445735454559326, 1580009317.2448592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001976941531029357], 0, 3.0079305171966553, 1580009320.113271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.393397787610619e-05], 0, 1.273693561553955, 1580009321.3955982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00025574663994890626], 0, 3.2510898113250732, 1580009324.2763705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.214486576831879e-05], 0, 2.8533694744110107, 1580009327.1344993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0002545644739353243], 0, 2.814507246017456, 1580009329.75484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.245548219713417e-05], 0, 1.3257899284362793, 1580009331.042247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.516553600936828e-05], 0, 1.2769782543182373, 1580009332.326844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.78574025548325e-05], 0, 2.8922200202941895, 1580009335.2184312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.087903040273756e-05], 0, 2.9920527935028076, 1580009338.1156738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001858320686456401], 0, 1.5517983436584473, 1580009339.4038272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00020290969923106013], 0, 4.019856691360474, 1580009342.2928247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.516381881679123e-05], 0, 2.7335429191589355, 1580009345.0168324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.684809971262448e-05], 0, 1.2665882110595703, 1580009346.2968824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0001291516931790598], 0, 2.8808462619781494, 1580009349.1647367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.85607961049874e-05], 0, 2.8389017581939697, 1580009352.016172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.555479683829747e-05], 0, 2.7284421920776367, 1580009354.7502403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.333965337827935e-05], 0, 1.4354026317596436, 1580009356.0340588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.787309608977732e-05], 0, 1.3594248294830322, 1580009357.3150744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00022372426246170982], 0, 2.9754302501678467, 1580009360.1987634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.45971620707156e-05], 0, 1.2589564323425293, 1580009361.4766612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00029362612667032767], 0, 3.2092125415802, 1580009364.3599348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0001403423641464441], 0, 1.449289321899414, 1580009365.6461155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00013948068264248704], 0, 3.064263343811035, 1580009368.5434897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00019616612996960488], 0, 3.0583462715148926, 1580009371.4417768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.830692165522864e-05], 0, 1.3523948192596436, 1580009372.7310987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00024937828608741073], 0, 2.821897029876709, 1580009375.342055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0001184012907758094], 0, 1.6646451950073242, 1580009376.9813383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00018010775454055025], 0, 1.358433723449707, 1580009378.2679768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.3260129895017495e-05], 0, 2.772390842437744, 1580009382.9459777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002882644926703076], 0, 2.0367627143859863, 1580009384.2400117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001498457300613497], 0, 1.455732822418213, 1580009385.5281065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0001665734849776484], 0, 3.6536624431610107, 1580009388.4085896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.43612017508281e-05], 0, 2.883826732635498, 1580009391.2974362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.666809002513288e-05], 0, 2.8990588188171387, 1580009394.194697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0006776051539429531], 0, 3.7056782245635986, 1580009397.0978224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00024194582890988152], 0, 3.054845094680786, 1580009399.999103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580009379.6271353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.199821132676709e-05], 0, 1.5365843772888184, 1580009401.6364508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00027257449433643283], 0, 3.322063446044922, 1580009404.5319917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00028607325445156694], 0, 3.203249454498291, 1580009407.420906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0007283961974694984], 0, 3.5795183181762695, 1580009410.322257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002627793292201382], 0, 3.1824772357940674, 1580009413.1924987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.936957419129524e-05], 0, 2.854562282562256, 1580009416.0440056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.808972767832553e-05], 0, 2.909175157546997, 1580009418.913351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.757364486032005e-05], 0, 2.9236714839935303, 1580009421.8058128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010013212806648642], 0, 1.2553918361663818, 1580009423.0855305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0007058463726518129], 0, 4.04126238822937, 1580009425.991438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00027955678528033325], 0, 3.2511816024780273, 1580009428.8870943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.376821758582906e-05], 0, 2.947077512741089, 1580009431.7890806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00015603680908736348], 0, 3.3354153633117676, 1580009434.6639876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018115307053892215], 0, 2.8756535053253174, 1580009437.4166427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00024096982954545455], 0, 3.124864101409912, 1580009440.311782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4628573035495155e-05], 0, 2.8649189472198486, 1580009443.0612004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.438606946983546e-05], 0, 2.758220672607422, 1580009445.8441155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.559347846350079e-05], 0, 2.6148478984832764, 1580009448.4689722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011263211045337419], 0, 2.8898372650146484, 1580009451.366696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.579007637646337e-05], 0, 2.740098237991333, 1580009454.051077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00012065112700518635], 0, 1.4190659523010254, 1580009455.3344097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[3.78115212872493e-05], 0, 2.5340158939361572, 1580009457.8815634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001523623182677761], 0, 2.9965569972991943, 1580009460.778518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.409884298363732e-05], 0, 2.8281736373901367, 1580009463.6034353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.870644475641594e-05], 0, 2.8432557582855225, 1580009466.4693208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.406438344969851e-05], 0, 2.936753034591675, 1580009469.3659234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.341897386503788e-05], 0, 2.9169328212738037, 1580009472.2225146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002232886306868867], 0, 1.577235460281372, 1580009473.508641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.441301569232748e-05], 0, 1.3704633712768555, 1580009474.7939973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580009475.0849879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00012447851637512522], 0, 2.944126605987549, 1580009477.8521152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018309702324304536], 0, 1.305466890335083, 1580009479.1385572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00017095283522241232], 0, 2.9831740856170654, 1580009482.0090826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001993114014714655], 0, 1.42093825340271, 1580009483.2972069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[3.9982715970938255e-05], 0, 2.734663724899292, 1580009486.0608451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.72186166088809e-05], 0, 2.895047903060913, 1580009488.950174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.732577408113259e-05], 0, 2.8884220123291016, 1580009491.8260267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.194488040703319e-05], 0, 2.6672990322113037, 1580009494.440265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00016005287346024637], 0, 1.7133426666259766, 1580009495.727364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0002041400944331469], 0, 4.022946357727051, 1580009500.9795237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0007445205307635286], 0, 2.6839590072631836, 1580009502.2785625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002999159814367923], 0, 3.2747912406921387, 1580009505.177827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.416236349952964e-05], 0, 1.3071739673614502, 1580009506.462954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.970154673805103e-05], 0, 2.920877456665039, 1580009509.3622723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.697798456841754e-05], 0, 2.8616678714752197, 1580009512.2325816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.929399232948657e-05], 0, 1.37381911277771, 1580009513.520725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.757810083301573e-05], 0, 2.896024465560913, 1580009516.404268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[8.102835066646395e-05], 0, 2.899836301803589, 1580009519.2782493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021737155777537797], 0, 3.03305721282959, 1580009522.1698673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.738540817252435e-05], 0, 2.8438475131988525, 1580009524.9922855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.047625246611597e-05], 0, 1.3395123481750488, 1580009526.2816536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.692551304717382e-05], 0, 2.808281183242798, 1580009529.1141233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00028785624719301374], 0, 3.356154203414917, 1580009532.013753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002642821641476274], 0, 2.8443992137908936, 1580009534.7547033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.701212313463944e-05], 0, 2.943378448486328, 1580009537.6466904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00013786490298793333], 0, 2.674907922744751, 1580009540.2632134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00019354523065585853], 0, 1.510535478591919, 1580009541.5975585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.2281516329088876e-05], 0, 2.819272756576538, 1580009544.4393635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.798371583022864e-05], 0, 1.354790449142456, 1580009545.7928824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580009546.0865908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016969431865153313], 0, 1.8322899341583252, 1580009547.244205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.23447154495079e-05], 0, 1.795771837234497, 1580009549.0368779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00022756693616537938], 0, 1.4098930358886719, 1580009550.324679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.632051619302948e-05], 0, 2.942850112915039, 1580009553.2143166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002540686909667195], 0, 3.2337751388549805, 1580009556.095899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.401304212904248e-05], 0, 2.896906852722168, 1580009558.99051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00022867088942307693], 0, 3.085080146789551, 1580009561.8910701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.427823759572431e-05], 0, 2.867323875427246, 1580009564.7762895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00014583573970003614], 0, 3.0948240756988525, 1580009567.673293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.331405672952524e-05], 0, 2.870398998260498, 1580009570.5656104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0006932399862068965], 0, 2.33581280708313, 1580009571.8617418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.284201825079462e-05], 0, 2.9548747539520264, 1580009574.7607222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0005303861150583245], 0, 2.049858808517456, 1580009576.0508144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0003289547030549898], 0, 3.6891751289367676, 1580009578.9501705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00020906117988313857], 0, 1.4156303405761719, 1580009580.2370832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00046305261214551704], 0, 4.12700080871582, 1580009583.1415372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.437839690589293e-05], 0, 1.3658223152160645, 1580009584.428617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.614452565031281e-05], 0, 1.3166882991790771, 1580009585.7178392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.504952989577619e-05], 0, 2.779203176498413, 1580009588.483534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580009498.2225776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0001549637453589109], 0, 1.5035054683685303, 1580009589.8393798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[5.3202162427008526e-05], 0, 2.8820083141326904, 1580009592.6899877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00011946974131550675], 0, 1.3972570896148682, 1580009593.975508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002726564879210616], 0, 3.1959707736968994, 1580009596.8533041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.122812578869648e-05], 0, 2.8232688903808594, 1580009599.707419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.7018804764083915e-05], 0, 2.795963764190674, 1580009602.4775767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010097313541016356], 0, 2.8880367279052734, 1580009605.3725872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[7.109885044737962e-05], 0, 1.2895381450653076, 1580009608.6155608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.318335244465679e-05], 0, 2.844683885574341, 1580009611.4637532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.626919397350993e-05], 0, 1.2749595642089844, 1580009612.7455084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.684891322501963e-05], 0, 2.888192892074585, 1580009615.6411617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010357737955298012], 0, 1.3295412063598633, 1580009616.9272525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.923626039350823e-05], 0, 2.8437345027923584, 1580009619.8062618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.00013450635253880558], 0, 1.3665797710418701, 1580009621.113517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00029303029566957786], 0, 3.056018352508545, 1580009624.0065062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.479664722757264e-05], 0, 2.8673622608184814, 1580009626.8518217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.408945774815519e-05], 0, 2.8883490562438965, 1580009629.752021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.0002853140649656526], 0, 3.0586142539978027, 1580009632.396867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00026733771417133706], 0, 1.4945294857025146, 1580009633.6851912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[5.562214751665343e-05], 0, 2.9610629081726074, 1580009636.577232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.112654947184436e-05], 0, 2.8840770721435547, 1580009639.465688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00042928791134465104], 0, 4.204906463623047, 1580009642.3284538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[5.791869495083417e-05], 0, 2.930414915084839, 1580009645.1584647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[5.675907363923596e-05], 0, 2.848446846008301, 1580009648.0089366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[5.121123725186819e-05], 0, 2.8927552700042725, 1580009650.8099027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00024455267693014707], 0, 3.000729560852051, 1580009653.679227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.8842064100952714e-05], 0, 2.791867971420288, 1580009656.461603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00014870545101828452], 0, 1.6441900730133057, 1580009657.7473037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.493423672967374e-05], 0, 1.2928528785705566, 1580009659.0355706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.680164333193605e-05], 0, 2.9542150497436523, 1580009661.9376874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025668247630028187], 0, 1.4551706314086914, 1580009663.225222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[8.155302617748131e-05], 0, 2.9460697174072266, 1580009666.1206052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0003057052334034819], 0, 3.3343231678009033, 1580009668.9942234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.8181435737976786e-05], 0, 2.767731189727783, 1580009671.7226837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.663870494437576e-05], 0, 2.8756980895996094, 1580009674.6229684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[0.00027214304762709], 0, 3.318326711654663, 1580009677.5154655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021045184137122002], 0, 2.9990150928497314, 1580009680.4147208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.5303332836809e-05], 0, 2.853811740875244, 1580009683.2507653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00015473384198318353], 0, 2.927597999572754, 1580009686.125107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.831949733863567e-05], 0, 2.8905789852142334, 1580009689.0043545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.72868387917727e-05], 0, 2.9199085235595703, 1580009691.8993654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580009607.440323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.013167066512244e-05], 0, 1.3727836608886719, 1580009693.3383338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.555694620066759e-05], 0, 1.3816568851470947, 1580009694.6268473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.883488195196822e-05], 0, 2.7780070304870605, 1580009697.3739865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0005530471533172911], 0, 3.544055938720703, 1580009700.2662396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.998897134931299e-05], 0, 2.8788275718688965, 1580009703.162675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00022076785824706694], 0, 3.5923800468444824, 1580009706.0434325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.672978739009939e-05], 0, 2.7800841331481934, 1580009708.8169782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021573167910647403], 0, 3.1363823413848877, 1580009711.7121208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019167874172565526], 0, 1.4507036209106445, 1580009713.0001655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.987990307391613e-05], 0, 2.8295371532440186, 1580009715.8298478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010163851153039833], 0, 2.610999345779419, 1580009718.4143054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.866219640852974e-05], 0, 2.8534977436065674, 1580009721.1280615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00020232879907014354], 0, 1.3101966381072998, 1580009722.4159398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[4.444294787014772e-05], 0, 2.7878870964050293, 1580009727.2926548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.294435874777095e-05], 0, 2.826082468032837, 1580009730.1426022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.330800408478192e-05], 0, 2.9237942695617676, 1580009733.0391839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00031094777022342064], 0, 3.1779425144195557, 1580009735.937035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.878802110279102e-05], 0, 2.8992807865142822, 1580009738.8380463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00022449248402312843], 0, 2.8038017749786377, 1580009741.513621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.477123263847049e-05], 0, 2.9291458129882812, 1580009744.4065905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00010181041576516733], 0, 3.0344173908233643, 1580009747.2951005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.00041866150596953474], 0, 2.6914165019989014, 1580009748.603219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.916424700103901e-05], 0, 2.625034809112549, 1580009751.2578309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019746301738704543], 0, 3.2591938972473145, 1580009754.1537967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023819067555116814], 0, 2.852449655532837, 1580009756.7942255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.4919113766186476e-05], 0, 2.771348476409912, 1580009759.560741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.970567256473488e-05], 0, 2.925468683242798, 1580009762.4583585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.14368069747074e-05], 0, 2.812556266784668, 1580009765.268303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001690918613644039], 0, 2.021864652633667, 1580009766.5562396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[6.710403228237659e-05], 0, 2.952075242996216, 1580009769.4370947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.423169837162082e-05], 0, 2.8690342903137207, 1580009772.3277168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0001612819406738675], 0, 1.6830081939697266, 1580009773.6145275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.811444885457537e-05], 0, 2.7185654640197754, 1580009776.3299336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.481497710426618e-05], 0, 2.8607187271118164, 1580009779.1606717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[9.363806241653602e-05], 0, 2.9639410972595215, 1580009782.054912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.724508519175863e-05], 0, 1.2782626152038574, 1580009783.3381388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580009724.3879833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0003365441059339741], 0, 3.325960874557495, 1580009786.2992146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.506900345910276e-05], 0, 2.8507590293884277, 1580009789.162786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.082874587735973e-05], 0, 2.8548855781555176, 1580009792.0326998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.553816320077831e-05], 0, 2.8855607509613037, 1580009794.9418285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00025597133963227783], 0, 1.6685967445373535, 1580009796.229339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00018285123424408015], 0, 2.7953929901123047, 1580009798.9540398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.879228743692807e-05], 0, 2.8461177349090576, 1580009801.835648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00021229276425006568], 0, 3.084529399871826, 1580009804.7361722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.802561204960453e-05], 0, 2.8643903732299805, 1580009807.603493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019230416442593694], 0, 3.272925615310669, 1580009810.5071008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.7742631038465404e-05], 0, 2.700712203979492, 1580009813.2215672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.5376658480553194e-05], 0, 2.8177120685577393, 1580009815.9974859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.016216985562706e-05], 0, 3.0661466121673584, 1580009818.8924417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0003232410124598071], 0, 3.6027705669403076, 1580009821.7835133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.706689744696929e-05], 0, 2.9624650478363037, 1580009824.679184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020229954887916168], 0, 2.9555084705352783, 1580009827.4485753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.947396223720746e-05], 0, 1.2668554782867432, 1580009828.7305455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019020458860398857], 0, 1.4325568675994873, 1580009830.0164895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[0.0005409329182853316], 0, 3.6672911643981934, 1580009832.9216304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.674149081174939e-05], 0, 1.4600238800048828, 1580009834.381595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.055789613061955e-05], 0, 2.8317346572875977, 1580009837.2131262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0006720983359733223], 0, 3.6175270080566406, 1580009840.114349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[6.577789556885259e-05], 0, 2.9327125549316406, 1580009843.022329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.643263269114992e-05], 0, 2.8499178886413574, 1580009845.8934052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014994940990822252], 0, 2.9540674686431885, 1580009852.3842402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00013119000220498164], 0, 3.138286590576172, 1580009855.2654407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023520160566258027], 0, 5.473859548568726, 1580009858.162651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011965833890429438], 0, 3.4419941902160645, 1580009861.03157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000122631396397087], 0, 3.0426909923553467, 1580009863.9048996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.142856717773992e-05], 0, 3.63018798828125, 1580009866.799129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023693545932028837], 0, 4.22711968421936, 1580009869.6966608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011361256555105522], 0, 3.1460490226745605, 1580009872.5664215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.196517837908156e-05], 0, 2.8726806640625, 1580009875.4558127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.782529958520073e-05], 0, 2.9472265243530273, 1580009878.3046386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2990545524773575e-05], 0, 3.0407660007476807, 1580009881.1968987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.494933052562129e-05], 0, 2.857323169708252, 1580009884.0497653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580009849.6372137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.209074331854297e-05], 0, 2.9452712535858154, 1580009886.9781408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004555578595696489], 0, 3.3898229598999023, 1580009889.8728716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00013903188634017662], 0, 2.830702066421509, 1580009891.3731658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0956467466014964e-05], 0, 3.105541706085205, 1580009894.2376463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015182250014211273], 0, 3.2723214626312256, 1580009897.1179502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000150249966713948], 0, 3.3464231491088867, 1580009899.9713454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.002197025207453e-05], 0, 2.8882408142089844, 1580009902.7367902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.746950327158061e-05], 0, 2.6336095333099365, 1580009905.3273344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00033637342354419776], 0, 3.626959800720215, 1580009908.212768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015020692222960782], 0, 3.230762004852295, 1580009911.0560694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.688495945447843e-05], 0, 1.3940675258636475, 1580009912.438272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.367857684359686e-05], 0, 2.9601614475250244, 1580009915.2872407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.414073121387283e-05], 0, 2.9632694721221924, 1580009918.1774306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.752218787443086e-05], 0, 2.9669618606567383, 1580009921.0802522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002281221048022599], 0, 3.4991455078125, 1580009923.9840927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001152680536061676], 0, 3.495999336242676, 1580009926.8642056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012481231874535086], 0, 1.580307960510254, 1580009928.1540563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.286704732851558e-05], 0, 2.80989146232605, 1580009930.932987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014671217184377837], 0, 3.783395290374756, 1580009933.8355734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001911018948243115], 0, 3.381643056869507, 1580009936.7323062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.907348110157902e-05], 0, 3.177940607070923, 1580009939.5946465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011515806506218331], 0, 1.5856986045837402, 1580009940.8790667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011363172939921791], 0, 3.0336921215057373, 1580009943.7580225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9206779342208587e-05], 0, 2.965425729751587, 1580009946.6251895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002979652923390837], 0, 4.316899538040161, 1580009949.5133479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6164645498750126e-05], 0, 2.769002914428711, 1580009952.2677276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013079107179952187], 0, 3.029008150100708, 1580009955.119304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00012644091076658052], 0, 2.820429563522339, 1580009957.786418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00021091039962161024], 0, 1.9801745414733887, 1580009959.08141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018366140834285714], 0, 3.162432909011841, 1580009961.9649646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.435033736895688e-05], 0, 2.8977341651916504, 1580009964.8578877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011496951937262766], 0, 3.046065330505371, 1580009967.7407284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.998009612032472e-05], 0, 2.8607420921325684, 1580009970.6209543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015847204417630635], 0, 3.7507050037384033, 1580009973.4757984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.33275117003763e-05], 0, 3.0342321395874023, 1580009976.3280025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.520134345920635e-05], 0, 3.09590744972229, 1580009986.3907468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013252950320512822], 0, 5.2970452308654785, 1580009989.2263286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.780491651626443e-05], 0, 3.2541773319244385, 1580009992.1208942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.945078827458996e-05], 0, 2.8522496223449707, 1580009994.964761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00033922584747560463], 0, 6.288819074630737, 1580009997.8439443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.706786951135944e-05], 0, 2.750582695007324, 1580010000.4061089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002862340232936078], 0, 8.754439115524292, 1580010003.2631936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015684959743107767], 0, 1.828956127166748, 1580010004.5554926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.948882086448204e-05], 0, 3.8726720809936523, 1580010007.4206564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.796239529996179e-05], 0, 2.897110939025879, 1580010010.2761016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.1371672139257333e-05], 0, 2.601085662841797, 1580010012.7954392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015627256841282253], 0, 3.2697250843048096, 1580010015.6679149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.897947341129744e-05], 0, 3.523151159286499, 1580010018.5673332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0260262368088422e-05], 0, 2.498403787612915, 1580010021.0807667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013350619898172105], 0, 4.355883359909058, 1580010023.956913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.380850136826783e-05], 0, 3.1175010204315186, 1580010026.850346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.2306042751175576e-05], 0, 2.81237530708313, 1580010029.686372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0002008349959823743], 0, 3.137098550796509, 1580010032.4775505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.180028997275775e-05], 0, 2.9177398681640625, 1580010035.3413737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010918569365337674], 0, 3.370810031890869, 1580010038.058059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9708295495036906e-05], 0, 2.812055826187134, 1580010040.867187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.1066013289979614e-05], 0, 2.866044282913208, 1580010043.7266276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.259454363096531e-05], 0, 1.3484563827514648, 1580010045.0087254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010475068000415713], 0, 1.3566980361938477, 1580010046.298475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00012336941751278722], 0, 3.115466356277466, 1580010049.1946266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580009982.7628944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.579809647185242e-05], 0, 3.4518282413482666, 1580010052.1581485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011179110212294999], 0, 2.05426287651062, 1580010053.55538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012113252711838943], 0, 2.9429609775543213, 1580010056.4506884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016574728718487394], 0, 5.982642650604248, 1580010059.2967021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.582961311484721e-05], 0, 2.931029796600342, 1580010062.191561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.56815470382489e-05], 0, 2.955082893371582, 1580010065.0341542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011486601027837259], 0, 2.97457218170166, 1580010067.9234023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004599940561604585], 0, 3.3833999633789062, 1580010070.8111172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001490944050962522], 0, 3.3260881900787354, 1580010073.6903138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.814466923113681e-05], 0, 2.898127794265747, 1580010076.5574195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8647927277596536e-05], 0, 2.9132168292999268, 1580010079.4067156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002798226841641712], 0, 8.084962368011475, 1580010082.271348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010676897376449054], 0, 2.914423942565918, 1580010085.1089077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7200495032682824e-05], 0, 2.8965139389038086, 1580010087.9411628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.00043340794628e-05], 0, 2.9995555877685547, 1580010090.8299892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.249466049446041e-05], 0, 2.924774646759033, 1580010093.7179801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012048431414117079], 0, 2.0032882690429688, 1580010095.0050013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00031219402689108144], 0, 3.910264253616333, 1580010097.9054842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010448643614845119], 0, 2.719346523284912, 1580010100.5271683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580009982.8992312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00016346475149392128], 0, 8.596784830093384, 1580010103.453887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8322706413665875e-05], 0, 2.894249677658081, 1580010106.3257422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.142589760506446e-05], 0, 3.01279616355896, 1580010112.65359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002823007636075392], 0, 3.6187102794647217, 1580010115.535688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018723469924367763], 0, 3.1164371967315674, 1580010118.384977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8134161644581594e-05], 0, 3.3872337341308594, 1580010121.2464907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.753244826509785e-05], 0, 2.889094114303589, 1580010124.0547886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00033379766890530554], 0, 2.528980016708374, 1580010125.8327084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.719429869853541e-05], 0, 2.880222797393799, 1580010128.595735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001160080454512293], 0, 3.0806782245635986, 1580010131.4538002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.644402850502751e-05], 0, 2.974583864212036, 1580010134.3468432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.814485823178252e-05], 0, 2.8070740699768066, 1580010137.1325881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00012484755005544114], 0, 3.0069541931152344, 1580010139.9673035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010350557151204311], 0, 3.0347354412078857, 1580010142.8436027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.172081022392534e-05], 0, 2.8808979988098145, 1580010145.7169933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3310534619658e-05], 0, 3.0425684452056885, 1580010148.5856643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.882111114055799e-05], 0, 3.3688368797302246, 1580010151.4798512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.690681693429266e-05], 0, 3.0318455696105957, 1580010154.3740714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.812718939441285e-05], 0, 2.7632899284362793, 1580010157.1472259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014525054243409174], 0, 3.032773017883301, 1580010160.0414667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.269036983739838e-05], 0, 2.8878355026245117, 1580010162.8749886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.2435580649327584e-05], 0, 2.6309680938720703, 1580010165.4039743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001229971099643691], 0, 1.5290935039520264, 1580010166.6878383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010116605015359539], 0, 3.06958270072937, 1580010169.5826306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001415739871840198], 0, 3.414362668991089, 1580010172.464026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.774541461223317e-05], 0, 2.9638683795928955, 1580010175.3468685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.468559012013073e-05], 0, 2.8254642486572266, 1580010178.1742344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002831157175599436], 0, 3.128145933151245, 1580010181.060668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00023243417916063677], 0, 5.413625717163086, 1580010183.9499767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018167461945587561], 0, 3.1537117958068848, 1580010186.8045344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.226381936049607e-05], 0, 2.571075677871704, 1580010189.3864932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.232414492753623e-05], 0, 2.868129253387451, 1580010192.2533255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00019580407849829353], 0, 3.2308156490325928, 1580010195.136149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001341439197080292], 0, 3.1855056285858154, 1580010198.0075939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.01292178044257e-05], 0, 2.846630096435547, 1580010200.8459191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.813148229685703e-05], 0, 2.8551623821258545, 1580010203.7025115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001154317958855304], 0, 1.8182265758514404, 1580010204.9907148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.55022776436718e-05], 0, 2.8981311321258545, 1580010207.8636172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016465272], 0, 1.7512381076812744, 1580010209.3334265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013458544969575728], 0, 4.8313963413238525, 1580010212.2307143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001939608350864466], 0, 3.2069435119628906, 1580010215.108845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.528995213736044e-05], 0, 2.8783962726593018, 1580010217.958431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.792043165521926e-05], 0, 1.273756504058838, 1580010219.242235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001278752111991818], 0, 1.4998390674591064, 1580010220.5228333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6075271346010435e-05], 0, 2.86944317817688, 1580010223.3109405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.109766280501372e-05], 0, 2.669914722442627, 1580010225.8969278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014864593001395998], 0, 2.993690013885498, 1580010228.764942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012942394864733518], 0, 3.1065542697906494, 1580010231.6339576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011279922942713852], 0, 2.901984930038452, 1580010234.5000935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011951673224610823], 0, 3.2552595138549805, 1580010237.3917506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001483534910828653], 0, 3.4708242416381836, 1580010243.4545808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.626255542168675e-05], 0, 2.9524037837982178, 1580010246.289109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.974895205372482e-05], 0, 2.351168632507324, 1580010248.646952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011387090287566958], 0, 3.3149032592773438, 1580010251.5459535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012997701580412708], 0, 5.048700332641602, 1580010254.4022229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4912812799452425e-05], 0, 2.747246265411377, 1580010257.1633193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8212354298447384e-05], 0, 2.8427889347076416, 1580010260.0335948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019113028357677236], 0, 3.3118882179260254, 1580010262.9320998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.980007044159544e-05], 0, 2.518979549407959, 1580010265.465025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002667607483678418], 0, 3.0614616870880127, 1580010267.1787422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.718093627988594e-05], 0, 2.9367730617523193, 1580010270.036462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010511760662511855], 0, 4.040723085403442, 1580010273.395126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7936652471773324e-05], 0, 2.8620266914367676, 1580010276.2508798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011356403093597474], 0, 2.9930901527404785, 1580010279.0968914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0604972067039105e-05], 0, 1.268230676651001, 1580010280.3822932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.783384357170027e-05], 0, 2.9452524185180664, 1580010283.2374578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000211286832], 0, 3.0268054008483887, 1580010286.132878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00034145624667370644], 0, 3.7927615642547607, 1580010289.0398698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.150756747136403e-05], 0, 2.6344454288482666, 1580010291.6114316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580010291.9013054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010065464538857184], 0, 2.7308762073516846, 1580010294.382544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580010240.8600054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.98623650158746e-05], 0, 2.896662950515747, 1580010297.3181133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001505220935818601], 0, 3.1656904220581055, 1580010300.1354237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00029686318818097874], 0, 4.633878707885742, 1580010303.0242245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011273674876220117], 0, 2.985236883163452, 1580010305.8895955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011669678171926007], 0, 3.162780523300171, 1580010308.783125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1047637416039074e-05], 0, 2.9004855155944824, 1580010311.677306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001765596599449036], 0, 3.561678171157837, 1580010314.5573547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00026874938219633945], 0, 3.5509400367736816, 1580010317.4584417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.10012867282676e-05], 0, 2.85834002494812, 1580010320.3081474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6448389819473216e-05], 0, 3.3888585567474365, 1580010323.1335723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.688786951285454e-05], 0, 2.7499146461486816, 1580010325.8430922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020550722422258593], 0, 2.417583703994751, 1580010327.1342852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6154270578868014e-05], 0, 2.764451503753662, 1580010329.9129856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015063218513615734], 0, 3.2593626976013184, 1580010332.7740421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013137265129121325], 0, 3.3418593406677246, 1580010335.6764567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.973507762637142e-05], 0, 2.907275915145874, 1580010338.526406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7948828095238096e-05], 0, 2.8731064796447754, 1580010341.3851573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.559802302131774e-05], 0, 2.7751564979553223, 1580010344.168041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.831884840564558e-05], 0, 2.8343658447265625, 1580010346.9924762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.294541449443799e-05], 0, 2.8600409030914307, 1580010349.8441374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002802160173671414], 0, 4.094868183135986, 1580010352.7397404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016063511760612385], 0, 3.6500163078308105, 1580010355.6373272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010390755676383884], 0, 3.0261001586914062, 1580010358.4862306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.083669421695222e-05], 0, 2.963733196258545, 1580010361.370424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580010240.8613653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015673467177962122], 0, 1.7502870559692383, 1580010362.72474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.146253497602969e-05], 0, 3.2260398864746094, 1580010369.8099375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001165095900845559], 0, 3.0164260864257812, 1580010372.6992862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580010364.1089244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.336582763812218e-05], 0, 2.9790914058685303, 1580010375.6537971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.4078499640013555e-05], 0, 2.8850080966949463, 1580010378.5370336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.2791185585064263e-05], 0, 2.7355756759643555, 1580010381.2421558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.685962175370009e-05], 0, 2.9529054164886475, 1580010384.086525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002320856645395214], 0, 5.0652384757995605, 1580010386.9697807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011603102121476316], 0, 2.913597583770752, 1580010389.8445287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015564211023851076], 0, 3.2497763633728027, 1580010392.725476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.6169040248784676e-05], 0, 2.8347220420837402, 1580010395.5535614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002456486468260009], 0, 4.518258094787598, 1580010398.4546208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.747530051059362e-05], 0, 2.8730006217956543, 1580010401.2807565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00033618907924130663], 0, 6.304478406906128, 1580010404.1542997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.925280609479564e-05], 0, 2.931889533996582, 1580010407.0501227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5697538342768917e-05], 0, 2.899078845977783, 1580010409.9142373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012225196110770176], 0, 3.037895917892456, 1580010412.7746074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001534479558326085], 0, 2.937828302383423, 1580010415.6352654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0004907820155677655], 0, 3.524263381958008, 1580010418.5321743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.659459908936209e-05], 0, 2.8976171016693115, 1580010421.3904023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.787232776551386e-05], 0, 2.8084399700164795, 1580010424.16996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019011806511009873], 0, 4.750836372375488, 1580010425.4607408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00024002771225497532], 0, 4.09594988822937, 1580010428.3448138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015507214123360854], 0, 3.7956433296203613, 1580010431.2113688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001526493737799043], 0, 2.998819351196289, 1580010434.0867155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021264249766454353], 0, 2.569791078567505, 1580010435.380494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013666535708102494], 0, 2.9801669120788574, 1580010438.2220385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014296533166993405], 0, 3.339632034301758, 1580010441.108382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015789534705534764], 0, 4.8802080154418945, 1580010443.9873843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.123697603664983e-05], 0, 3.3472466468811035, 1580010446.857997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000145883694493007], 0, 1.6855595111846924, 1580010448.1403372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023605927803738318], 0, 4.010885953903198, 1580010451.0462341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.8857229233373818e-05], 0, 2.8768458366394043, 1580010453.8639731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010173948331124992], 0, 3.0939443111419678, 1580010456.7578447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018866998611759216], 0, 3.600440502166748, 1580010459.66295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.823739959470735e-05], 0, 3.0063586235046387, 1580010462.537725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002773688565030146], 0, 3.2637529373168945, 1580010465.4318662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023943842829457366], 0, 4.194379806518555, 1580010468.3199825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017790394907716257], 0, 3.104933261871338, 1580010471.1931062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00038718243043793857], 0, 4.172351360321045, 1580010474.0751634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.8745981769255014e-05], 0, 3.1491661071777344, 1580010476.9394803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016161460657561962], 0, 3.0243775844573975, 1580010479.813602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2500174197374273e-05], 0, 2.711912155151367, 1580010482.3035362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011831811880530973], 0, 3.155545473098755, 1580010485.1865563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.109697829642514e-05], 0, 2.875605821609497, 1580010488.0323622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003369239276246581], 0, 3.640509605407715, 1580010490.9101334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.8766737717346115e-05], 0, 3.1111249923706055, 1580010493.7539635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.70471450002333e-05], 0, 3.0469043254852295, 1580010496.6078446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00022614489513055752], 0, 3.4475648403167725, 1580010506.0347676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.384822414159061e-05], 0, 2.6230123043060303, 1580010508.6817703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014016499903686194], 0, 3.3916478157043457, 1580010511.5589914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.316519188975394e-05], 0, 2.8422884941101074, 1580010514.4177368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.025787639811254e-05], 0, 3.398583173751831, 1580010517.2998078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00027724244438705236], 0, 3.6190383434295654, 1580010520.1918702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010276867653486986], 0, 2.861513614654541, 1580010522.9924967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.6731508042707944e-05], 0, 2.8934202194213867, 1580010525.8263268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.445437168744737e-05], 0, 3.134573459625244, 1580010528.709485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.811121716697936e-05], 0, 2.5596632957458496, 1580010531.2312562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.6911929254257736e-05], 0, 2.9145851135253906, 1580010534.0895326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.662261510692744e-05], 0, 2.9338717460632324, 1580010536.9671304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001653463925555208], 0, 6.362335920333862, 1580010539.8254108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001463262008622379], 0, 3.2251501083374023, 1580010542.5314987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.400357120755638e-05], 0, 3.005296468734741, 1580010545.3601544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013096848444037656], 0, 1.5354514122009277, 1580010546.6447926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00022647702439434727], 0, 2.206580638885498, 1580010548.2809927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00024285086268882174], 0, 4.486797571182251, 1580010551.172403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002740764336509017], 0, 3.6038477420806885, 1580010554.0638902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021368834325185973], 0, 2.5689499378204346, 1580010555.3608906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.684289158813264e-05], 0, 2.845501661300659, 1580010558.2045822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012451209448636994], 0, 3.1397347450256348, 1580010561.1034706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580010500.8105257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.9039366054683645e-05], 0, 2.8328566551208496, 1580010564.0116718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.8626975394628786e-05], 0, 2.8501524925231934, 1580010566.8809278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.24955860546194e-05], 0, 3.527357339859009, 1580010569.7401514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.540605227012589e-05], 0, 1.4512126445770264, 1580010571.0223575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011618798487726476], 0, 3.0340189933776855, 1580010573.8766425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013783767278682872], 0, 2.9655511379241943, 1580010576.752147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.22961524365802e-05], 0, 3.032033681869507, 1580010579.643276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.697075463313162e-05], 0, 2.855649948120117, 1580010582.4564378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.903426087487781e-05], 0, 2.8763065338134766, 1580010585.3238897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.159514697880058e-05], 0, 3.012760639190674, 1580010588.220817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00034377822686567164], 0, 3.723717212677002, 1580010591.1211054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011561913766976412], 0, 3.318385362625122, 1580010594.0201964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013526404818465167], 0, 3.330214738845825, 1580010596.9068232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010154579286764235], 0, 3.551273822784424, 1580010599.763503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001531131172329354], 0, 1.4544880390167236, 1580010601.047323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014041760375974323], 0, 3.147879123687744, 1580010603.8196971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001442139384304356], 0, 8.061944961547852, 1580010606.6538744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001580082180466238], 0, 3.069927930831909, 1580010609.484979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002834149221082929], 0, 4.069761514663696, 1580010612.3355775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00024213351729300794], 0, 4.4724280834198, 1580010615.2433023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580010503.278622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00012070359843526667], 0, 3.576122760772705, 1580010618.19985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6805702325469074e-05], 0, 2.7453043460845947, 1580010620.947864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021112791474170518], 0, 2.5306451320648193, 1580010622.2442544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.997922927839062e-05], 0, 2.5990147590637207, 1580010624.8553646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013355404705588407], 0, 3.0822131633758545, 1580010634.6184516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.03247234428086e-05], 0, 3.0270683765411377, 1580010637.484884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015346730526824554], 0, 3.8685154914855957, 1580010640.3375802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001482399935125116], 0, 3.209825277328491, 1580010643.2085855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002803510955702825], 0, 3.6271376609802246, 1580010646.095827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.563653390947053e-05], 0, 2.883404493331909, 1580010648.9609127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.416959708392603e-05], 0, 2.9723873138427734, 1580010651.8148036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.065616093054695e-05], 0, 2.692136764526367, 1580010654.469975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.609055756212855e-05], 0, 2.8800241947174072, 1580010657.2950492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.2214396693775586e-05], 0, 2.8628644943237305, 1580010660.1416168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580010660.4318948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00034199593882752765], 0, 3.777141571044922, 1580010663.1968153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.459240023827721e-05], 0, 2.767256736755371, 1580010665.974575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.829318240557872e-05], 0, 2.8335018157958984, 1580010668.7970245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.110276069171292e-05], 0, 2.845338821411133, 1580010671.655683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.8275728459781166e-05], 0, 3.0247511863708496, 1580010674.5148087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.464014957809094e-05], 0, 2.8672561645507812, 1580010677.3947399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.169488554497464e-05], 0, 2.8851234912872314, 1580010680.2869291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.671104349511826e-05], 0, 2.877519130706787, 1580010683.1703012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.307679405188779e-05], 0, 2.9207494258880615, 1580010685.9918737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4774591573633297e-05], 0, 2.6469433307647705, 1580010688.6414034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00017756214850498338], 0, 3.448744297027588, 1580010691.523552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00029186340820773563], 0, 4.629526376724243, 1580010694.4112911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.879691666463726e-05], 0, 2.919543504714966, 1580010697.2746944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.617016892341842e-05], 0, 2.6522486209869385, 1580010699.9278595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004553995966101695], 0, 3.402470350265503, 1580010702.8251455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.1018155803800714e-05], 0, 3.0188894271850586, 1580010705.6896152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010121702219552296], 0, 2.952617645263672, 1580010708.5610695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8933908070881376e-05], 0, 1.4588866233825684, 1580010709.8491414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010210318545252638], 0, 2.772174596786499, 1580010712.5151234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000285723789445049], 0, 8.715741634368896, 1580010715.3550398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00023148404639858594], 0, 5.26790976524353, 1580010718.1848712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.582184523356111e-05], 0, 2.9976389408111572, 1580010721.0524216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002331974670138889], 0, 5.293164014816284, 1580010723.9515252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.497047192032034e-05], 0, 2.639394998550415, 1580010726.4306529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011786447724782704], 0, 5.146361351013184, 1580010729.3293235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6937879598585404e-05], 0, 3.041886806488037, 1580010732.2132094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4817951007583964e-05], 0, 2.964045763015747, 1580010735.0943985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013135078816173406], 0, 5.056992530822754, 1580010737.931839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014420737942238266], 0, 3.1952452659606934, 1580010740.8059978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.691830995339312e-05], 0, 2.78141188621521, 1580010743.5480292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00034488117376344087], 0, 3.5239810943603516, 1580010746.429804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021068857899555324], 0, 2.9963293075561523, 1580010749.3250463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3146192403429518e-05], 0, 2.7512965202331543, 1580010752.0446117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.842986979441223e-05], 0, 2.8934922218322754, 1580010754.9213212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002752985745399925], 0, 2.464172840118408, 1580010756.670337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.491390540397631e-05], 0, 2.6395750045776367, 1580010759.248382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.959427596424011e-05], 0, 2.8124678134918213, 1580010762.0389302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.728018286701854e-05], 0, 2.8949239253997803, 1580010767.7054362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000152581500817072], 0, 3.31784725189209, 1580010770.5610387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011847560543614743], 0, 3.16093111038208, 1580010773.440218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010914907383995555], 0, 2.8655006885528564, 1580010776.272008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.73908944505662e-05], 0, 2.8922119140625, 1580010779.1337354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.6252367655901806e-05], 0, 2.8407163619995117, 1580010781.9886065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.249609619206187e-05], 0, 2.8230791091918945, 1580010784.831123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.7392882699200114e-05], 0, 2.9773337841033936, 1580010787.6650975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016352135944325917], 0, 4.345892429351807, 1580010790.5603366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012620963107638888], 0, 3.3260409832000732, 1580010793.4355717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.370294727911059e-05], 0, 3.103203773498535, 1580010796.311626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.8254229839283175e-05], 0, 2.919086456298828, 1580010799.2069972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002921205329710145], 0, 4.136475324630737, 1580010802.1087532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011340771833220032], 0, 1.4047572612762451, 1580010803.3978992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010921651173612536], 0, 3.086988687515259, 1580010806.2653918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.8074946092602246e-05], 0, 3.066039800643921, 1580010809.1451607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00019001508750882145], 0, 3.1809301376342773, 1580010812.0442219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.918928801623897e-05], 0, 2.81211256980896, 1580010814.8581965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0378233629825887e-05], 0, 3.3919708728790283, 1580010817.7431486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.03788826193938e-05], 0, 2.9971301555633545, 1580010820.641853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580010820.9319007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.34401351930411e-05], 0, 1.3313677310943604, 1580010822.0969121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018614316922190203], 0, 3.589846134185791, 1580010824.999085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00033612965011427384], 0, 3.723722457885742, 1580010827.9082196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8786116097977998e-05], 0, 2.7889585494995117, 1580010830.6964881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.016922682555781e-05], 0, 2.8737049102783203, 1580010833.5443773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014817303408984779], 0, 3.199139356613159, 1580010836.3951418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4934615279552366e-05], 0, 2.84285569190979, 1580010839.2387516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.915350465086373e-05], 0, 3.082674264907837, 1580010842.1292129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.03493359895755e-05], 0, 2.9537417888641357, 1580010845.0052063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.141106223512792e-05], 0, 2.503011703491211, 1580010847.4981692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002962483788157411], 0, 3.9297940731048584, 1580010850.3874934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580010764.2455554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4789350573154985e-05], 0, 2.8182566165924072, 1580010853.2557843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.673637777830435e-05], 0, 2.875227689743042, 1580010856.047164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4934555109355813e-05], 0, 2.7103099822998047, 1580010858.763438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018510227709951903], 0, 2.0370445251464844, 1580010860.054269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001085432973236537], 0, 1.6437532901763916, 1580010861.337252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.00353061312475e-05], 0, 2.9324402809143066, 1580010864.2404568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00027524068302658484], 0, 4.105819940567017, 1580010867.1430762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.124607149676188e-05], 0, 2.872725248336792, 1580010870.0111406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0004895501205003051], 0, 3.403761148452759, 1580010872.901051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.685120996846531e-05], 0, 2.88962459564209, 1580010875.7795248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013539796673737802], 0, 4.327777862548828, 1580010878.6504543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.0001392510120146265], 0, 3.133857250213623, 1580010881.5203366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.778869810852405e-05], 0, 2.7763266563415527, 1580010884.2669458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011055070667944156], 0, 2.934290885925293, 1580010887.1606665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014666633354702813], 0, 3.2097134590148926, 1580010890.0353158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.625941025344557e-05], 0, 2.8702518939971924, 1580010894.5573246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002805885749509667], 0, 2.0021588802337646, 1580010895.8478491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.281365756738618e-05], 0, 2.6367931365966797, 1580010898.4989443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.106519120473591e-05], 0, 2.894202470779419, 1580010901.371559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015332945367350855], 0, 3.2400410175323486, 1580010904.24315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.772720035141039e-05], 0, 2.9139328002929688, 1580010907.096736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.628208339012312e-05], 0, 2.888279914855957, 1580010909.964446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.018073402471589e-05], 0, 2.9927608966827393, 1580010912.860811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001351646386371558], 0, 3.0322811603546143, 1580010915.6609526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6095175822424585e-05], 0, 2.8548038005828857, 1580010918.5085733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.17039932490417e-05], 0, 2.9982826709747314, 1580010921.3842258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00024231206410448881], 0, 4.078075170516968, 1580010924.28618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.320655111497248e-05], 0, 2.912222146987915, 1580010927.171013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.480067933770724e-05], 0, 2.8262975215911865, 1580010929.9965408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580010891.865939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001515799490548204], 0, 3.292154550552368, 1580010932.943696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010838047088884833], 0, 1.65093994140625, 1580010937.6505444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.928313256157635e-05], 0, 2.846498727798462, 1580010940.510133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.668452156623708e-05], 0, 2.864058494567871, 1580010943.3921998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.862046528718335e-05], 0, 2.837186574935913, 1580010946.1639307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.295230137033289e-05], 0, 3.536315441131592, 1580010949.7345731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012372062435808998], 0, 4.1166253089904785, 1580010952.6317747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.646969853543164e-05], 0, 2.8667752742767334, 1580010955.5086713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.799775311668301e-05], 0, 2.9084770679473877, 1580010958.3772118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011027184481428415], 0, 1.48114013671875, 1580010959.6589253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.186307331200437e-05], 0, 2.7606348991394043, 1580010962.2752945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.02218636706781e-05], 0, 3.3596785068511963, 1580010965.122428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1926279628330998e-05], 0, 2.5913920402526855, 1580010967.6739016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.97568843071004e-05], 0, 2.905102491378784, 1580010970.5618937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.48363367791479e-05], 0, 1.7126338481903076, 1580010972.2564974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017315748479087453], 0, 2.1825735569000244, 1580010973.5409696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.850666002951697e-05], 0, 2.8258461952209473, 1580010976.3121588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.287784432166974e-05], 0, 2.9184226989746094, 1580010979.1932561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580010935.4111423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7965401905884664e-05], 0, 2.792858600616455, 1580010982.0421927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014066434308743648], 0, 3.295534133911133, 1580010984.925794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.1804294126234857e-05], 0, 1.3538081645965576, 1580010986.2730644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00011329686391365556], 0, 1.6720497608184814, 1580010987.7606397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4346583500664614e-05], 0, 2.792877674102783, 1580010990.5800383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.770119261417402e-05], 0, 2.723135232925415, 1580010993.3108432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.354059365044248e-05], 0, 2.7807812690734863, 1580010996.040844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8637147819465596e-05], 0, 2.5230369567871094, 1580010998.4937015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.517111980594811e-05], 0, 2.9754979610443115, 1580011001.3871672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010341977865966843], 0, 3.1442978382110596, 1580011004.280803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.273730432071825e-05], 0, 2.8428330421447754, 1580011007.1096117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.266134118528383e-05], 0, 2.975883960723877, 1580011009.9278748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.346663870273121e-05], 0, 2.8424806594848633, 1580011012.6691034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010806018128781331], 0, 1.4551713466644287, 1580011013.9548688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010686451504132232], 0, 3.0240964889526367, 1580011016.8540368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011881754667299253], 0, 1.7666904926300049, 1580011018.1349711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.020968135054006e-05], 0, 2.833578586578369, 1580011020.9498727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.042485596819373e-05], 0, 1.4388799667358398, 1580011022.2303145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.931712068745697e-05], 0, 2.8570120334625244, 1580011025.0044515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8388625504212403e-05], 0, 2.8194446563720703, 1580011027.7171497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5346433546260046e-05], 0, 2.7860684394836426, 1580011030.4960732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014913978941976345], 0, 3.260333776473999, 1580011033.3700042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.93981203819012e-05], 0, 2.977473497390747, 1580011036.260022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016999800978792823], 0, 2.882136821746826, 1580011037.896991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8424208901251737e-05], 0, 2.592677116394043, 1580011040.427535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1426170799860284e-05], 0, 2.600513219833374, 1580011043.0127804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.949411068234945e-05], 0, 3.2751336097717285, 1580011045.8862896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020599702069245334], 0, 3.2516705989837646, 1580011048.6345663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8805099575641268e-05], 0, 2.574279308319092, 1580011051.1660042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.51521508488278e-05], 0, 2.964336633682251, 1580011054.0537899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.077376288802936e-05], 0, 2.808727979660034, 1580011059.1888604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4574113526151714e-05], 0, 2.8421504497528076, 1580011062.057637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011755258341208111], 0, 3.0513436794281006, 1580011064.9540193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012216289144434224], 0, 3.2273168563842773, 1580011067.812944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.401017026548672e-05], 0, 3.0017499923706055, 1580011070.707357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.626814512822849e-05], 0, 2.8667407035827637, 1580011073.570224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012564142243975905], 0, 1.5133767127990723, 1580011074.855933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011075.1459546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.660484274082883e-05], 0, 2.8609578609466553, 1580011077.8861842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.324585438003381e-05], 0, 1.332589864730835, 1580011079.2445369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.796243586134504e-05], 0, 2.8916497230529785, 1580011082.1005597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001367254209946624], 0, 3.807887077331543, 1580011084.9929283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.808515257813857e-05], 0, 2.7872846126556396, 1580011087.755828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014693662338849777], 0, 4.087709903717041, 1580011090.645052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9007902661309515e-05], 0, 2.480959177017212, 1580011093.1258519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.545161180637544e-05], 0, 3.382084608078003, 1580011096.023463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.0132376405865677e-05], 0, 2.922626256942749, 1580011098.9047253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.392857578071821e-05], 0, 2.6267404556274414, 1580011101.5185432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015448123634680656], 0, 2.2085788249969482, 1580011102.8001976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.614847212311498e-05], 0, 2.8275797367095947, 1580011105.5387013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012469349551569507], 0, 1.3684637546539307, 1580011106.8195522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011107.1086426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.8863279256279956e-05], 0, 2.9351696968078613, 1580011109.8667724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.012712895933414e-05], 0, 2.8176820278167725, 1580011112.671207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.310315888266735e-05], 0, 2.8944077491760254, 1580011115.4791536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.846635478222807e-05], 0, 3.3248724937438965, 1580011118.3785112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.614804887571902e-05], 0, 2.8858468532562256, 1580011121.2635098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.505172376958935e-05], 0, 2.730968713760376, 1580011123.9779909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015504941185586981], 0, 3.286482572555542, 1580011126.8530972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8171429151238964e-05], 0, 2.881277561187744, 1580011129.7354233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.022745062980493e-05], 0, 2.925015449523926, 1580011132.6143644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016613677975700164], 0, 4.097796440124512, 1580011135.506805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015257581700591597], 0, 3.18641996383667, 1580011138.2501664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580011056.403739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2422218529110235e-05], 0, 2.8202388286590576, 1580011141.145087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.648566141677971e-05], 0, 2.9352076053619385, 1580011143.9932783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012102301033405431], 0, 2.4922385215759277, 1580011145.284793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.73022918594473e-05], 0, 3.396307945251465, 1580011148.1806004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010631144645799012], 0, 3.4011614322662354, 1580011151.0761278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.817415826819868e-05], 0, 2.9626307487487793, 1580011153.9708257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9105406060138483e-05], 0, 2.7664272785186768, 1580011156.6973608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.17774846884431e-05], 0, 3.409834146499634, 1580011159.5985725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010346252153258289], 0, 1.548482894897461, 1580011160.8799524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00012901662665696734], 0, 3.3777849674224854, 1580011163.7487593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.280476440918262e-05], 0, 2.812232255935669, 1580011166.570007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.723729626530944e-05], 0, 2.93333101272583, 1580011169.440189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001129252178857223], 0, 3.3952598571777344, 1580011172.3244934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580011056.528786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0003160316289246468], 0, 3.616823434829712, 1580011177.8966534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0504077191844438e-05], 0, 2.532926559448242, 1580011180.4272814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2984114989623794e-05], 0, 2.8715081214904785, 1580011183.3230772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016248948733766234], 0, 2.202929973602295, 1580011184.6075752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00032245520388543965], 0, 3.4965667724609375, 1580011187.4978664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.9090296804429124e-05], 0, 2.907727003097534, 1580011190.3806412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.291734148115815e-05], 0, 3.031606912612915, 1580011193.225033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2680190284481875e-05], 0, 2.920003652572632, 1580011196.0802495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.807134694477086e-05], 0, 1.3782057762145996, 1580011197.3635294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.732418670945376e-05], 0, 2.8829493522644043, 1580011200.228569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.4866379165573336e-05], 0, 2.8511290550231934, 1580011203.0898468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.220467092671356e-05], 0, 2.8368473052978516, 1580011205.9237986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.987088884022425e-05], 0, 2.605769634246826, 1580011208.5378075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.765469576730697e-05], 0, 3.034597158432007, 1580011211.4266036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.4661701205880365e-05], 0, 2.983628749847412, 1580011214.3173892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.954174144591612e-05], 0, 3.0012052059173584, 1580011217.148801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580011217.4381733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.01792921559883e-05], 0, 2.979525566101074, 1580011220.2070265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.063335986100991e-05], 0, 3.0752482414245605, 1580011223.107055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00034736006216274555], 0, 4.105518102645874, 1580011226.00153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014381824558380008], 0, 1.6512141227722168, 1580011227.2836964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.4982015499770504e-05], 0, 2.8366382122039795, 1580011230.0846024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.244238840627108e-05], 0, 2.9530842304229736, 1580011232.9333622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2212380533751965e-05], 0, 2.8984084129333496, 1580011235.8272474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.244680338996198e-05], 0, 3.4135220050811768, 1580011238.7146757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.407193555710793e-05], 0, 3.0846261978149414, 1580011241.6170712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.157026868971705e-05], 0, 2.9159791469573975, 1580011244.5014312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010072756773375595], 0, 2.9233665466308594, 1580011247.352736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4455376888069914e-05], 0, 2.8440022468566895, 1580011250.2086694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012262420007654037], 0, 3.2827060222625732, 1580011253.082561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5644126563293184e-05], 0, 2.7901699542999268, 1580011255.8594544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3670788611172863e-05], 0, 2.704704999923706, 1580011258.5525208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.232374339196063e-05], 0, 2.8081436157226562, 1580011261.3790581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011492065478397262], 0, 3.0929102897644043, 1580011264.269761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6107615805841e-05], 0, 2.8927648067474365, 1580011267.1431584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.686686180333194e-05], 0, 2.8606455326080322, 1580011269.9957635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.117370597231481e-05], 0, 2.9343814849853516, 1580011272.8496525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00019296059888982746], 0, 4.1621949672698975, 1580011275.7232282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012775860559244124], 0, 1.7719449996948242, 1580011277.0032039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.110691972514507e-05], 0, 2.6057796478271484, 1580011279.5858498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.311942138814805e-05], 0, 2.755978584289551, 1580011282.3349729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011527683539362395], 0, 2.979728937149048, 1580011285.2011316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.943884648660055e-05], 0, 3.2865374088287354, 1580011288.4457297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.961680619914762e-05], 0, 2.798872947692871, 1580011291.2062502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010542704667088075], 0, 1.4260876178741455, 1580011292.4908931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.248733039189161e-05], 0, 2.7963294982910156, 1580011295.2996113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00044306213166575044], 0, 4.079011678695679, 1580011298.1892047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.0053331382285224e-05], 0, 2.674928665161133, 1580011300.8101976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.1088704912354676e-05], 0, 2.566500663757324, 1580011305.7292466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003439613440699659], 0, 4.200440168380737, 1580011308.627986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.8825896842105262e-05], 0, 2.928889751434326, 1580011311.5224988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0003152647722636328], 0, 3.5952296257019043, 1580011314.4111748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.526170827935461e-05], 0, 3.0210487842559814, 1580011317.3104796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.393420613743971e-05], 0, 2.821683168411255, 1580011320.0772772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012405232556987118], 0, 1.4816560745239258, 1580011321.359924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.165022648256475e-05], 0, 2.8065478801727295, 1580011324.116548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010355428791293708], 0, 3.0253307819366455, 1580011327.001706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580011302.531187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.870539377473109e-05], 0, 1.3502140045166016, 1580011328.3879058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.037177250527585e-05], 0, 1.4485516548156738, 1580011329.6711383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.279151373566948e-05], 0, 2.856765031814575, 1580011332.5154386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017221682145157827], 0, 4.174554347991943, 1580011335.396618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.839201456761925e-05], 0, 2.606191396713257, 1580011337.9198184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.463688113475177e-05], 0, 1.468804121017456, 1580011339.2031198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.77294445595367e-05], 0, 2.882207155227661, 1580011342.0791128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.8978825058349247e-05], 0, 2.718118906021118, 1580011344.6759336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00016714492502922023], 0, 1.5182619094848633, 1580011345.960387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001178455200845666], 0, 3.0532495975494385, 1580011348.8585765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.058213819080945e-05], 0, 2.594381332397461, 1580011351.4457219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.759166382038157e-05], 0, 2.9426486492156982, 1580011354.3429258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002983128204317082], 0, 3.8854925632476807, 1580011357.2238023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003560592343541944], 0, 4.450944900512695, 1580011360.110097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004164416938194983], 0, 4.123010635375977, 1580011362.9992766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.828991180631976e-05], 0, 2.7494089603424072, 1580011365.7648637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.3703440201990066e-05], 0, 2.9258155822753906, 1580011368.6047504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013195131588003933], 0, 3.4166855812072754, 1580011371.49646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017240914234326827], 0, 2.5010390281677246, 1580011372.7858574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010603028613819415], 0, 1.5771052837371826, 1580011374.0664487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.7234268577622546e-05], 0, 2.7955496311187744, 1580011376.8872762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.174471832921132e-05], 0, 2.786494255065918, 1580011379.600161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.7842003939947985e-05], 0, 2.6862518787384033, 1580011382.2571845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7085178790472114e-05], 0, 2.7915477752685547, 1580011385.06142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.926452716339507e-05], 0, 1.8106706142425537, 1580011386.3428037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8188185329207783e-05], 0, 2.383206367492676, 1580011388.735376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.346981550562756e-05], 0, 2.944575548171997, 1580011391.551621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.681785125076622e-05], 0, 2.9736340045928955, 1580011394.4271865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00040489942212701614], 0, 3.9054629802703857, 1580011397.3137884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.057687633723067e-05], 0, 2.6717474460601807, 1580011399.9727156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.979277356079129e-05], 0, 2.7686636447906494, 1580011402.5567045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.277927177157347e-05], 0, 2.9985008239746094, 1580011405.4565508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.215137332795048e-05], 0, 2.8083128929138184, 1580011408.270667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001369334468463538], 0, 1.7174816131591797, 1580011409.5560074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8817262159832536e-05], 0, 2.8394808769226074, 1580011412.4032674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.449036934264107e-05], 0, 2.7476329803466797, 1580011415.1607397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.437991726937614e-05], 0, 2.6466612815856934, 1580011417.8245175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00012446770968801315], 0, 3.171725034713745, 1580011420.566224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.688323496678709e-05], 0, 2.9239320755004883, 1580011426.2149117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.072287344638719e-05], 0, 2.7723827362060547, 1580011428.9916656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3976443477130976e-05], 0, 2.9084134101867676, 1580011431.8077073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.3726760135481885e-05], 0, 2.545689105987549, 1580011434.3339102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.44233961329875e-05], 0, 2.930083990097046, 1580011437.211539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.951640176974489e-05], 0, 2.9564552307128906, 1580011440.0479054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.5265406136956336e-05], 0, 3.0292038917541504, 1580011443.002038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2616262825554974e-05], 0, 2.743584632873535, 1580011445.695037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.416742987689919e-05], 0, 2.867046594619751, 1580011448.4705412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002164199614302933], 0, 3.431941509246826, 1580011451.370609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.419932934950003e-05], 0, 2.835286855697632, 1580011454.205008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.710919503041887e-05], 0, 2.9870424270629883, 1580011457.0607848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012109789016571911], 0, 1.6420438289642334, 1580011458.3436642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.1154281068455416e-05], 0, 2.8651623725891113, 1580011461.150318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00019070269670565766], 0, 3.196211814880371, 1580011464.023464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.974186466031293e-05], 0, 3.022427797317505, 1580011466.8270624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017279173158530275], 0, 2.1762871742248535, 1580011468.1121778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.134307667136528e-05], 0, 2.9475150108337402, 1580011471.009538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.543562492588119e-05], 0, 2.897458076477051, 1580011473.898526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010899235873733224], 0, 3.147047281265259, 1580011476.7575529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.314378587909552e-05], 0, 2.890028715133667, 1580011479.594183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012296797938536437], 0, 3.403059720993042, 1580011482.489916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.9342415677135354e-05], 0, 3.0131888389587402, 1580011485.3649242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.9207965202520946e-05], 0, 2.8396055698394775, 1580011488.1036222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.5574608586380225e-05], 0, 2.995701789855957, 1580011490.996371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.567054143467122e-05], 0, 2.823828935623169, 1580011493.7086406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9410098398547134e-05], 0, 2.9004228115081787, 1580011496.5829983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00017907993887147336], 0, 3.2775981426239014, 1580011499.4607031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.5409247977176e-05], 0, 2.9939634799957275, 1580011502.3512251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00035052584242555967], 0, 4.485148668289185, 1580011505.2511184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.2515201530058294e-05], 0, 2.4483397006988525, 1580011507.7139482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.946032092504876e-05], 0, 2.5562872886657715, 1580011510.2571552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1208526169586204e-05], 0, 2.5298376083374023, 1580011512.7984273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.395647520412261e-05], 0, 3.0674479007720947, 1580011515.691273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.460100614959406e-05], 0, 2.5675885677337646, 1580011518.2761073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00012452546274900397], 0, 1.763850450515747, 1580011519.8074334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5426032119653962e-05], 0, 2.691474437713623, 1580011522.453638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003529732822651449], 0, 4.479912757873535, 1580011525.3482459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.437909925534922e-05], 0, 1.3924572467803955, 1580011526.6299825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.835697608081631e-05], 0, 2.701204776763916, 1580011529.347078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010415086817756524], 0, 1.4079129695892334, 1580011530.6318908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.1663775084978856e-05], 0, 2.903569221496582, 1580011533.5112834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.0001231293220213943], 0, 1.5151300430297852, 1580011534.7956722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.340419727362137e-05], 0, 2.670215368270874, 1580011537.4392986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.757172572769953e-05], 0, 2.8651161193847656, 1580011540.3057358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.623723743453717e-05], 0, 2.892162561416626, 1580011543.0813668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.4725259497390165e-05], 0, 3.0706934928894043, 1580011545.9227204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00019430012142341907], 0, 3.2791974544525146, 1580011548.826383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011907456195410806], 0, 3.1739120483398438, 1580011554.4928508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.483440675391193e-05], 0, 2.8780813217163086, 1580011557.3731499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4058163269002765e-05], 0, 2.6628644466400146, 1580011560.0169897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3330700844365684e-05], 0, 2.9315710067749023, 1580011562.8832786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011563.1724806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3175795898190994e-05], 0, 2.836442708969116, 1580011565.877211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.797658647072192e-05], 0, 1.411663293838501, 1580011567.1597435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2015049103942656e-05], 0, 2.7265491485595703, 1580011569.906448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.687364541583167e-05], 0, 3.0334784984588623, 1580011572.786025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.861204779659386e-05], 0, 2.9069831371307373, 1580011575.6620054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7566992648453804e-05], 0, 2.845543146133423, 1580011578.5076618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013893321686121921], 0, 3.0792112350463867, 1580011581.3908796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4066308867370755e-05], 0, 2.7090601921081543, 1580011584.0587294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011476704835023569], 0, 3.083305835723877, 1580011586.942024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8654580113417914e-05], 0, 2.924720048904419, 1580011589.8233905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010027148308646917], 0, 1.5836613178253174, 1580011591.107299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00011313005650469122], 0, 3.0558815002441406, 1580011594.0097065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5575280320171965e-05], 0, 2.930109977722168, 1580011596.896344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011597.188718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.526617594258926e-05], 0, 2.8680973052978516, 1580011599.9116738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.7741601406477128e-05], 0, 2.5169765949249268, 1580011602.385084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.083082077537613e-05], 0, 2.845374345779419, 1580011605.1232262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.309686609955217e-05], 0, 2.8258779048919678, 1580011607.9054277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.210295446800649e-05], 0, 2.865689992904663, 1580011610.7164388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012487122998253928], 0, 1.6460556983947754, 1580011611.9983718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0003313801210688592], 0, 3.602146625518799, 1580011614.8935337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.145389112350307e-05], 0, 2.014806032180786, 1580011616.1793675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015046142661654136], 0, 2.082576274871826, 1580011617.463243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015941766122166124], 0, 3.079817056655884, 1580011620.3526428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3805680767904355e-05], 0, 2.860417366027832, 1580011623.0261009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.9051138197350824e-05], 0, 2.672639846801758, 1580011625.6430314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.1635950917626974e-05], 0, 2.8624465465545654, 1580011628.4410381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7008222612148776e-05], 0, 2.9281582832336426, 1580011631.3144128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.411222894780265e-05], 0, 2.8970584869384766, 1580011634.1874967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012497552282364678], 0, 1.7857277393341064, 1580011635.4685812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012771938793867984], 0, 2.500916004180908, 1580011636.7622454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010230108630668448], 0, 3.2145965099334717, 1580011639.643318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1821545251307435e-05], 0, 3.01557993888855, 1580011642.4987767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010016270807799443], 0, 3.098039150238037, 1580011645.3952892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.7968077434030935e-05], 0, 2.9721148014068604, 1580011648.1631773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010744324764856777], 0, 1.552046775817871, 1580011649.4513447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.225256876748199e-05], 0, 1.309880018234253, 1580011650.7750592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003537843236714976], 0, 4.364379644393921, 1580011653.6692572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013677484592268817], 0, 1.3694028854370117, 1580011654.9516232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.175800679370339e-05], 0, 2.7144124507904053, 1580011657.6760685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.552982404848917e-05], 0, 2.848519802093506, 1580011660.538653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.214634638050656e-05], 0, 2.8231699466705322, 1580011663.304612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011781555590062112], 0, 3.121535301208496, 1580011666.1646538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015274575304561336], 0, 3.3307812213897705, 1580011670.9926558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.962652722882066e-05], 0, 3.0104870796203613, 1580011673.8886173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.762771074173369e-05], 0, 2.896650791168213, 1580011676.7764583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012928911027795733], 0, 1.7956266403198242, 1580011678.058303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.977093710167663e-05], 0, 1.278707504272461, 1580011679.3522148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012175338892262845], 0, 1.483217716217041, 1580011680.636001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016040088314390907], 0, 1.6897711753845215, 1580011681.9202435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013877085251952958], 0, 3.1178228855133057, 1580011684.8182116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.9226548787435905e-05], 0, 2.8178632259368896, 1580011687.6577425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001364192252926763], 0, 1.8162074089050293, 1580011688.944916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.966280894147542e-05], 0, 1.4754269123077393, 1580011690.228583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8092973327677176e-05], 0, 2.607053279876709, 1580011692.7179828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.075301465632103e-05], 0, 2.8591184616088867, 1580011695.5262895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.239523971802462e-05], 0, 3.342796564102173, 1580011698.3989813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010157385143145416], 0, 3.20861554145813, 1580011701.2873237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012840404841063898], 0, 3.24828839302063, 1580011704.1381898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.9185896281333724e-05], 0, 2.520207166671753, 1580011706.6340814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.185424208364238e-05], 0, 3.017181158065796, 1580011709.5183544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.440909099754539e-05], 0, 2.8209750652313232, 1580011712.314976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.218932667613636e-05], 0, 2.808673620223999, 1580011715.12178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2883450303490137e-05], 0, 2.869236707687378, 1580011717.9625618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.0208787419845804e-05], 0, 2.9355757236480713, 1580011720.8485193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.672570881819281e-05], 0, 2.730419874191284, 1580011723.583969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.1316179076765476e-05], 0, 2.918081283569336, 1580011726.4591265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.177880982982268e-05], 0, 2.9373464584350586, 1580011729.3314683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.299904851568356e-05], 0, 2.650031089782715, 1580011731.982986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.95237183638928e-05], 0, 2.9688706398010254, 1580011734.8342922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0003284641589565926], 0, 3.8682973384857178, 1580011737.7300725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580011668.2044942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019105133806146573], 0, 3.6550798416137695, 1580011740.702683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.934957150007508e-05], 0, 2.9599568843841553, 1580011743.5257032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7513166867712104e-05], 0, 2.835172176361084, 1580011746.3746586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.408931508826096e-05], 0, 2.8582112789154053, 1580011749.2616005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010616612163404702], 0, 3.0448684692382812, 1580011752.1608124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011752.450427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.1040920719078786e-05], 0, 2.771043300628662, 1580011755.0266786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.324601975632929e-05], 0, 2.8329269886016846, 1580011757.809573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.970989676512648e-05], 0, 2.9779105186462402, 1580011760.6943192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.559198534934151e-05], 0, 3.2641658782958984, 1580011763.5916202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.910064687553436e-05], 0, 2.8098232746124268, 1580011766.349232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.9276975489908475e-05], 0, 2.4504048824310303, 1580011768.7565691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.065715152525748e-05], 0, 2.8290040493011475, 1580011771.5691245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.283577169761219e-05], 0, 3.000340700149536, 1580011774.4492207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.432583030408568e-05], 0, 3.016387701034546, 1580011777.2801056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580011777.569342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015645772755708477], 0, 1.418426275253296, 1580011778.7232182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.440714274115685e-05], 0, 2.8498666286468506, 1580011781.5424116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00010604194679385268], 0, 1.4571843147277832, 1580011782.8251708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7358917498384432e-05], 0, 2.322112560272217, 1580011787.9122121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.131718485821295e-05], 0, 2.998753786087036, 1580011790.7891421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.11741158479933e-05], 0, 2.5034420490264893, 1580011793.320127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.480230330535363e-05], 0, 3.313016891479492, 1580011796.2122304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0863504185749994e-05], 0, 2.2834620475769043, 1580011798.5162387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.62452706749901e-05], 0, 2.500936508178711, 1580011801.0489757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.722348018110121e-05], 0, 3.013485908508301, 1580011803.9449515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7060297976663356e-05], 0, 2.506779909133911, 1580011806.453656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.7495497288670454e-05], 0, 2.8249318599700928, 1580011809.1939404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.28336923425286e-05], 0, 2.3674185276031494, 1580011811.582384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1563659239902392e-05], 0, 2.3744921684265137, 1580011813.9217515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.5493940253269194e-05], 0, 2.4965732097625732, 1580011816.3899655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.116948119448655e-05], 0, 2.701099157333374, 1580011819.0868165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.347604101822389e-05], 0, 3.0332515239715576, 1580011821.985032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.388467600689348e-05], 0, 1.5627198219299316, 1580011823.266261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.5255123878698082e-05], 0, 2.8481929302215576, 1580011826.0810113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1238312894107412e-05], 0, 2.660040855407715, 1580011828.7318065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0083578339814865e-05], 0, 2.6192617416381836, 1580011831.384413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0066498973704647e-05], 0, 2.6176633834838867, 1580011834.0077734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6868054799858964e-05], 0, 2.6110475063323975, 1580011836.6485112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010152441536818296], 0, 3.351736307144165, 1580011839.544309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.292908644937127e-05], 0, 1.55112624168396, 1580011840.83271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1698187136226333e-05], 0, 2.638784408569336, 1580011843.4925694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.438562288220052e-05], 0, 3.2906711101531982, 1580011846.3872814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0758743379426836e-05], 0, 2.754237651824951, 1580011849.0474403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.0349879520443225e-05], 0, 2.51759934425354, 1580011851.5102792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.775305616012158e-05], 0, 2.328774929046631, 1580011853.830383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.227636859120894e-05], 0, 3.077977418899536, 1580011856.705563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.469716454326332e-05], 0, 2.680196523666382, 1580011859.42308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.02035046021093e-05], 0, 3.0134670734405518, 1580011862.2431052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.6417710213747424e-05], 0, 2.468815803527832, 1580011864.678574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.986064086858224e-05], 0, 2.7850942611694336, 1580011867.4113414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010550938153584065], 0, 3.2819597721099854, 1580011870.2998703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.888965580120293e-05], 0, 2.625934600830078, 1580011872.8219357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.193864362692123e-05], 0, 2.6763193607330322, 1580011875.4620943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.822246303023827e-05], 0, 2.880589723587036, 1580011878.3044786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.146975126453102e-05], 0, 3.2573702335357666, 1580011881.1935287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.7493757405324335e-05], 0, 2.6226413249969482, 1580011883.741833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.979445880788893e-05], 0, 2.6018154621124268, 1580011886.3604167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.4296201771945435e-05], 0, 2.90183424949646, 1580011889.07341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.221841361233085e-05], 0, 2.762068033218384, 1580011891.6081634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.664362244146665e-05], 0, 2.957326889038086, 1580011894.461271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.42335564536499e-05], 0, 2.029146194458008, 1580011895.7472377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1650406584543188e-05], 0, 2.699465036392212, 1580011898.4153183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580011785.7328632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019934618696442483], 0, 2.549605131149292, 1580011900.3025043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.3775900501328656e-05], 0, 3.0064706802368164, 1580011903.1635468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.307690531147105e-05], 0, 2.9446938037872314, 1580011906.030571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.099787881429817e-05], 0, 2.037839651107788, 1580011909.9367747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.449597288664388e-05], 0, 1.498314380645752, 1580011911.2249117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.114866250128035e-05], 0, 3.389502763748169, 1580011914.0734835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021148643307253122], 0, 2.0578908920288086, 1580011915.35467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00020864390532697018], 0, 3.359551429748535, 1580011918.256284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.808775412477085e-05], 0, 3.1084794998168945, 1580011921.1042905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580011907.3765807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9020487050822535e-05], 0, 2.862731695175171, 1580011924.0069833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.713036661885094e-05], 0, 2.5611722469329834, 1580011926.5314415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002126503241169467], 0, 3.749398946762085, 1580011929.4172277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.9807246596683854e-05], 0, 2.9927003383636475, 1580011932.3057032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.829900310401622e-05], 0, 2.696226119995117, 1580011934.9235141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6208500889855645e-05], 0, 2.8362436294555664, 1580011937.7791018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.975612334411182e-05], 0, 2.783691644668579, 1580011940.5113282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8672949143121815e-05], 0, 2.6138103008270264, 1580011943.0755646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2259515002598176e-05], 0, 2.777557373046875, 1580011945.7779975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580011907.5170941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.500625669296765e-05], 0, 3.0498621463775635, 1580011948.7141676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1947046440374222e-05], 0, 2.3177006244659424, 1580011951.0018816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.0000641796585e-05], 0, 2.580693483352661, 1580011953.5567777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9176097468186636e-05], 0, 2.650047779083252, 1580011956.1797004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.880907891399128e-05], 0, 2.634434223175049, 1580011958.7631001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.210894733320447e-05], 0, 2.656667947769165, 1580011961.452686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8300605855772206e-05], 0, 2.677284002304077, 1580011964.1248472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.2042287495553698e-05], 0, 2.3744611740112305, 1580011966.4312634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580011907.5176482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2354482704827047e-05], 0, 2.6792991161346436, 1580011969.192956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.941630429062102e-05], 0, 2.5966732501983643, 1580011971.7391398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.207318911268018e-05], 0, 3.018411874771118, 1580011974.6121807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.831179462975955e-05], 0, 2.5934998989105225, 1580011977.2140625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580011907.517987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0780314075572056e-05], 0, 2.7211291790008545, 1580011979.9950535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.196034268142443e-05], 0, 2.403306245803833, 1580011982.274156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010841428925619835], 0, 3.253671884536743, 1580011985.122372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.3478268602134484e-05], 0, 2.7804627418518066, 1580011987.7283576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.01764772077629e-05], 0, 3.0249314308166504, 1580011990.5972505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.316810090932053e-05], 0, 2.014828681945801, 1580011991.8781862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7994388832555035e-05], 0, 2.5507864952087402, 1580011994.3414948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.208775928875428e-05], 0, 2.996123790740967, 1580011997.2291024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.952898363350837e-05], 0, 2.945746898651123, 1580012000.1168504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2133088570119157e-05], 0, 2.436160087585449, 1580012002.536795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1828802718610184e-05], 0, 1.9470279216766357, 1580012004.499987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.287716146363533e-05], 0, 3.2610058784484863, 1580012007.2401898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.3593398947799946e-05], 0, 2.1867363452911377, 1580012009.4522998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.858027084949072e-05], 0, 2.63033127784729, 1580012012.058531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.078171944943805e-05], 0, 2.7277307510375977, 1580012014.786951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.1866780817590194e-05], 0, 2.7233190536499023, 1580012017.5106192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7202107638969412e-05], 0, 2.7470500469207764, 1580012020.1871362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.655138363298201e-05], 0, 3.156755208969116, 1580012024.8915446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.343014150704047e-05], 0, 1.4458503723144531, 1580012026.177147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.2543722019393655e-05], 0, 2.779712438583374, 1580012028.954955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580012021.501291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.050171028384911e-05], 0, 2.6886565685272217, 1580012031.7075624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.910590693224746e-05], 0, 3.1444191932678223, 1580012034.602814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010929279335280211], 0, 3.2176032066345215, 1580012037.43767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.856080878453038e-05], 0, 3.6332483291625977, 1580012040.317166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.246801997758291e-05], 0, 2.9572813510894775, 1580012043.1737902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.075890963702678e-05], 0, 2.8064913749694824, 1580012046.0038366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.340394522399762e-05], 0, 2.970073699951172, 1580012048.883515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.4265591186045627e-05], 0, 2.1332316398620605, 1580012050.9909148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.477275443252525e-05], 0, 2.9304487705230713, 1580012053.7958508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9799997942330756e-05], 0, 2.6218600273132324, 1580012056.4295697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.284310371341987e-05], 0, 3.1445834636688232, 1580012059.3199277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.254954161817591e-05], 0, 2.3167901039123535, 1580012061.5413518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.977594119659094e-05], 0, 2.5577638149261475, 1580012064.0398827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.7223514757261305e-05], 0, 1.3697338104248047, 1580012065.365462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.111494930576582e-05], 0, 2.007371187210083, 1580012067.3059742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.461282751540041e-05], 0, 2.946364641189575, 1580012070.182215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.2956839315379572e-05], 0, 2.7701096534729004, 1580012072.8990526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9085529585877712e-05], 0, 2.647683620452881, 1580012075.4933705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.229970537383178e-05], 0, 3.143010139465332, 1580012078.3623114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.12368524189565e-05], 0, 2.938911199569702, 1580012081.2076726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.024351696923853e-05], 0, 2.940610408782959, 1580012084.0711834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.2273315996868476e-05], 0, 2.9431216716766357, 1580012086.9724886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.7651438745088255e-05], 0, 2.590108871459961, 1580012089.5429604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.371453935148331e-05], 0, 3.308434247970581, 1580012092.3830905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.154555312810328e-05], 0, 3.0705394744873047, 1580012095.2769713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.835204297261524e-05], 0, 2.578871011734009, 1580012097.8676946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7283914390232315e-05], 0, 2.1113297939300537, 1580012099.9528317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.0923862941547357e-05], 0, 3.2295446395874023, 1580012103.175045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.59579048311244e-05], 0, 2.065502643585205, 1580012104.4624763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.222943076679341e-05], 0, 2.8961424827575684, 1580012107.3289933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.024748602252895e-05], 0, 2.9743523597717285, 1580012110.1720767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.402131516559867e-05], 0, 2.699693202972412, 1580012112.8164992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.331053275657113e-05], 0, 3.1379549503326416, 1580012115.714813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0837961586992056e-05], 0, 2.666922092437744, 1580012118.3473396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0434554348704955e-05], 0, 2.7371649742126465, 1580012121.0800483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.856025262810735e-05], 0, 2.4572620391845703, 1580012123.5447185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.250773679098679e-05], 0, 3.349583387374878, 1580012126.4352973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8020216277592288e-05], 0, 2.4467151165008545, 1580012128.8757057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3259424589452012e-05], 0, 2.6248691082000732, 1580012131.4963872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8048617883805316e-05], 0, 2.3985862731933594, 1580012133.87655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0325012080422318e-05], 0, 2.57985520362854, 1580012136.469544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9551133046246023e-05], 0, 2.822608470916748, 1580012139.3058743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.983563313725876e-05], 0, 2.7951505184173584, 1580012142.040222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.905394574047526e-05], 0, 3.021902561187744, 1580012144.8939874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.856154372045915e-05], 0, 2.773192882537842, 1580012150.2024293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.41335095186206e-05], 0, 2.686849594116211, 1580012152.9172869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.434669367002605e-05], 0, 2.751981496810913, 1580012155.6469066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.191180559284975e-05], 0, 3.170665979385376, 1580012158.5401607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.404594346521658e-05], 0, 1.9332292079925537, 1580012159.8297162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.14118399044937e-05], 0, 1.9424059391021729, 1580012161.1165295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.8603754006235955e-05], 0, 3.0437331199645996, 1580012164.0127637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.812848132812499e-05], 0, 2.3536083698272705, 1580012165.2980793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.346977958467194e-05], 0, 3.021660804748535, 1580012168.1893668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.434806073532399e-05], 0, 3.2221367359161377, 1580012171.067227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.265858115393901e-05], 0, 3.1204562187194824, 1580012173.9213917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5674676313696905e-05], 0, 2.7514536380767822, 1580012176.707785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.111075016316804e-05], 0, 2.5612399578094482, 1580012179.2384734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.135904758861007e-05], 0, 2.763990879058838, 1580012181.9717517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.649900449768014e-05], 0, 3.373361110687256, 1580012184.872628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001032936755398002], 0, 3.209322214126587, 1580012187.747177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1215738727038381e-05], 0, 2.138127088546753, 1580012189.875847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.048402175936063e-05], 0, 2.6976537704467773, 1580012192.5774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.3181932471964895e-05], 0, 2.714216709136963, 1580012195.3156443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001745029294359196], 0, 4.176135540008545, 1580012198.216131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.170889228041382e-05], 0, 2.6924374103546143, 1580012200.894102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1428987063722613e-05], 0, 2.6909823417663574, 1580012203.5950115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.343911394084096e-05], 0, 1.326491355895996, 1580012204.8812814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.011349839685542e-05], 0, 2.7370901107788086, 1580012207.5854478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2056125129962368e-05], 0, 2.739957094192505, 1580012210.3006492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.093645454141486e-05], 0, 3.0037484169006348, 1580012213.168106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0684129750109847e-05], 0, 2.6184017658233643, 1580012215.8109944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3878789750453146e-05], 0, 2.3942067623138428, 1580012218.2199838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.56016109586111e-05], 0, 2.968026638031006, 1580012221.0255754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.6694842049979802e-05], 0, 2.662001848220825, 1580012223.6477497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2337431339421289e-05], 0, 2.1451759338378906, 1580012225.7956898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.278626768595041e-05], 0, 2.0768790245056152, 1580012227.0789676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9800709898286304e-05], 0, 2.7080910205841064, 1580012229.7905421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.4315073406816778e-05], 0, 2.2151525020599365, 1580012231.982294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.6259167124079154e-05], 0, 3.2011382579803467, 1580012234.7830188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6744568794086257e-05], 0, 2.4501144886016846, 1580012237.147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9025677016693153e-05], 0, 2.6749796867370605, 1580012239.6959677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3610174032797324e-05], 0, 2.679546356201172, 1580012242.3767815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.240943455018529e-05], 0, 2.5777387619018555, 1580012244.95462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.678427908893914e-05], 0, 2.820544719696045, 1580012247.7583337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580012147.03063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.773404996875093e-05], 0, 3.055736541748047, 1580012250.7043498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7921652172801637e-05], 0, 2.5783443450927734, 1580012253.2536643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00020860876399947785], 0, 3.595311164855957, 1580012256.127324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.301328219762482e-05], 0, 3.0593314170837402, 1580012259.016194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001720960975242196], 0, 4.027975797653198, 1580012261.890982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.957689164946817e-05], 0, 1.4035863876342773, 1580012263.175972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.371870021537008e-05], 0, 3.3809776306152344, 1580012266.040305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.546876399751301e-05], 0, 2.786006212234497, 1580012270.9967356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.27211780091146e-05], 0, 2.674159049987793, 1580012273.697737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.416562355302593e-05], 0, 2.9082298278808594, 1580012276.5765905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.5225851393490546e-05], 0, 2.816987991333008, 1580012279.3710263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.758166909147191e-05], 0, 1.6673145294189453, 1580012280.6573856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0780206497788752e-05], 0, 2.4527602195739746, 1580012283.0936928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.365762515876376e-05], 0, 3.2332701683044434, 1580012285.937449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.885827170561228e-05], 0, 2.5022544860839844, 1580012288.4427166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.8587591001543855e-05], 0, 3.0551838874816895, 1580012291.2668297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0965114986035322e-05], 0, 3.551339626312256, 1580012294.7763011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.6524821416336896e-05], 0, 2.5509681701660156, 1580012297.3197722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.188922667878481e-05], 0, 2.6343815326690674, 1580012299.9792423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7970769534829402e-05], 0, 2.7902309894561768, 1580012302.777989], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.471301418140124e-05], 0, 1.4589776992797852, 1580012304.206341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2765712434951456e-05], 0, 2.644261598587036, 1580012306.8554447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.91941028978389e-05], 0, 3.2320916652679443, 1580012309.7510672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.6114236427290287e-05], 0, 2.7008910179138184, 1580012312.4776673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580012267.349246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.58393843944471e-05], 0, 2.713329792022705, 1580012315.1398118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.315564726699898e-05], 0, 2.9663758277893066, 1580012317.91133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.6851958537373215e-05], 0, 2.4102060794830322, 1580012320.3043954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.315940987585549e-05], 0, 3.0387990474700928, 1580012323.1544955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2836185298458634e-05], 0, 2.6903727054595947, 1580012325.861252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.239502925285582e-05], 0, 3.1968889236450195, 1580012328.7571921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.29392930192247e-05], 0, 3.3324267864227295, 1580012331.6268291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9393085719428445e-05], 0, 2.5324647426605225, 1580012334.1673887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.565257298195274e-05], 0, 1.844264268875122, 1580012335.4560707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580012335.7453659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2129054962308497e-05], 0, 2.2943077087402344, 1580012337.9124205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7496046128338962e-05], 0, 2.597261428833008, 1580012340.4976356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8220399147251407e-05], 0, 2.8894846439361572, 1580012343.3382778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.657932070170468e-05], 0, 2.5575602054595947, 1580012345.8917205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.7949943692318744e-05], 0, 3.3047659397125244, 1580012348.785073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6559571124147014e-05], 0, 2.60725474357605, 1580012351.3030508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.886734084996797e-05], 0, 2.7168121337890625, 1580012353.9193242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.788571888443134e-05], 0, 2.97271466255188, 1580012356.8090537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6583427435560298e-05], 0, 2.523037910461426, 1580012359.2539806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580012359.5487373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.067448725524563e-05], 0, 3.0615804195404053, 1580012362.3044648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9922508704440242e-05], 0, 2.86391282081604, 1580012365.053676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7826988978137877e-05], 0, 2.386387825012207, 1580012367.3975933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0261677621397495e-05], 0, 2.6523101329803467, 1580012369.9206965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.489171861941498e-05], 0, 3.0198700428009033, 1580012372.8183236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.011882692160612e-05], 0, 2.4049885272979736, 1580012375.2348871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8633444921483678e-05], 0, 2.6129677295684814, 1580012377.834645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010943777010869566], 0, 3.306641101837158, 1580012380.7202423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.524191736287686e-05], 0, 2.788043260574341, 1580012383.3517706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8453549886257193e-05], 0, 2.5340826511383057, 1580012385.8629758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.876227558674736e-05], 0, 2.6253128051757812, 1580012390.0282073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9020786857083103e-05], 0, 2.370891571044922, 1580012392.3809988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.078561097232898e-05], 0, 2.995854616165161, 1580012395.2265966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.7292232653941034e-05], 0, 2.650582790374756, 1580012397.8541427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9523478271275006e-05], 0, 2.7657406330108643, 1580012400.5273352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2432018894657673e-05], 0, 2.33992338180542, 1580012402.8738797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.0016782453106294e-05], 0, 2.746159553527832, 1580012405.5875878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011140288997858967], 0, 3.2336695194244385, 1580012408.4802313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580012387.1736357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.896348409275997e-05], 0, 2.570639133453369, 1580012411.1266434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8942910656957167e-05], 0, 2.6401450634002686, 1580012413.7523038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9661195510541666e-05], 0, 2.463399887084961, 1580012416.226441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0283273575052225e-05], 0, 3.017993211746216, 1580012419.1205177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.263484813481545e-05], 0, 3.0096118450164795, 1580012421.968336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.008148058291296e-05], 0, 1.5528335571289062, 1580012423.2541087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.7028149950194073e-05], 0, 2.9378721714019775, 1580012426.083386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000102778649166507], 0, 3.313422441482544, 1580012428.9700205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.141838530920408e-05], 0, 2.766792058944702, 1580012431.6557682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1300494517226128e-05], 0, 2.52702260017395, 1580012434.2004201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.966601125268906e-05], 0, 2.33691668510437, 1580012436.4156766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.14053383326319e-05], 0, 3.2772648334503174, 1580012439.2947736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.345928494474592e-05], 0, 3.153125286102295, 1580012442.1653426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9568451169113648e-05], 0, 2.6632871627807617, 1580012444.7690096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.8308549739005226e-05], 0, 2.9882609844207764, 1580012447.651965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.2590365977453655e-05], 0, 3.4061238765716553, 1580012450.5165348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.303420309469229e-05], 0, 2.7037160396575928, 1580012453.1175008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.495098777181136e-05], 0, 3.610748291015625, 1580012455.9895287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.464006274961078e-05], 0, 3.1549248695373535, 1580012458.8859355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.975035719484607e-05], 0, 2.789966106414795, 1580012461.6133292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.1172582455577276e-05], 0, 2.637770175933838, 1580012464.246403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.494537843130691e-05], 0, 2.666916847229004, 1580012466.935303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.876487346468782e-05], 0, 2.9925479888916016, 1580012469.8224869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.423738840698495e-05], 0, 2.6969027519226074, 1580012472.5328689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.16361015377758e-05], 0, 2.979375123977661, 1580012475.414668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.837217682716815e-05], 0, 2.489051580429077, 1580012477.8508625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.695981929806434e-05], 0, 2.7891974449157715, 1580012480.6617875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9879540737845645e-05], 0, 2.627481460571289, 1580012483.2467253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0254296208869813e-05], 0, 2.624070167541504, 1580012485.8158236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.199800649752475e-05], 0, 1.3748831748962402, 1580012487.0986993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9756992590003495e-05], 0, 2.595460891723633, 1580012489.6671755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5498272468413787e-05], 0, 2.7385449409484863, 1580012492.367202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4581939266818485e-05], 0, 2.6015968322753906, 1580012494.9650557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.91100459871488e-05], 0, 2.857123374938965, 1580012497.7676754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.228954900592954e-05], 0, 3.097586154937744, 1580012500.6498334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1233515246500744e-05], 0, 2.6378073692321777, 1580012503.30583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9266127917481293e-05], 0, 2.580471992492676, 1580012505.9014754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.6059098112659694e-05], 0, 3.0515289306640625, 1580012508.7515767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.855199565996792e-05], 0, 2.4790399074554443, 1580012511.261431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0187554879918243e-05], 0, 2.94185471534729, 1580012516.5138347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.814974497845207e-05], 0, 2.7392163276672363, 1580012519.2515085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.873371285755458e-05], 0, 2.9150664806365967, 1580012522.108048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.468400448537971e-05], 0, 3.224844455718994, 1580012524.9750125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.87610823897823e-05], 0, 2.501735210418701, 1580012527.4726996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9438943725799512e-05], 0, 2.494582414627075, 1580012529.9492054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.951013129451611e-05], 0, 2.9664459228515625, 1580012532.811752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4429911417639303e-05], 0, 2.719180107116699, 1580012535.547853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010424771985792702], 0, 3.1740779876708984, 1580012538.441982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.838481016349978e-05], 0, 1.5347697734832764, 1580012539.7250373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.789212382629108e-05], 0, 1.5513761043548584, 1580012541.005996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2289080660718593e-05], 0, 2.771821975708008, 1580012543.6808507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.718478071902574e-05], 0, 3.0000057220458984, 1580012546.5031312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9066499116915092e-05], 0, 2.5809288024902344, 1580012549.0942287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.979930071514839e-05], 0, 2.6395726203918457, 1580012551.7311966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.745029660869566e-05], 0, 2.098731279373169, 1580012553.020442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.858352631578947e-05], 0, 1.5561408996582031, 1580012554.3016806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.5426182372212635e-05], 0, 2.9790356159210205, 1580012557.130453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9604779609369758e-05], 0, 2.671830415725708, 1580012559.774543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7659674643646342e-05], 0, 2.6475887298583984, 1580012562.4062088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.747756203236472e-05], 0, 2.043604850769043, 1580012563.6961555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.2878085914683224e-05], 0, 2.770670175552368, 1580012566.2954743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.236440687679084e-05], 0, 3.361583709716797, 1580012569.1904197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010360396440961069], 0, 3.1733834743499756, 1580012572.0797567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.618723603044623e-05], 0, 2.9494917392730713, 1580012574.8821151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.833841969964997e-05], 0, 2.967151165008545, 1580012577.6739008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017556686980128137], 0, 4.128050088882446, 1580012580.575418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.118096529834097e-05], 0, 2.7992963790893555, 1580012583.3468153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.242915160602041e-05], 0, 3.1600120067596436, 1580012586.223729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.0036649675894573e-05], 0, 2.6841843128204346, 1580012588.8500814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.208779885160596e-05], 0, 3.0630249977111816, 1580012591.7282712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.0650866164805744e-05], 0, 1.3375046253204346, 1580012593.0106716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002111140142223382], 0, 3.3825886249542236, 1580012595.9127476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.0352049932575612e-05], 0, 3.5698161125183105, 1580012599.4151523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8975911628777248e-05], 0, 2.834150791168213, 1580012602.19907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8327880560047227e-05], 0, 2.5785775184631348, 1580012604.7895327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2265989726509357e-05], 0, 2.666069746017456, 1580012607.3737316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.350676043219075e-05], 0, 2.514544725418091, 1580012608.6631076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.248625658151055e-05], 0, 2.7996089458465576, 1580012611.4117832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.90684591781758e-05], 0, 2.646193027496338, 1580012614.047608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.439956223622756e-05], 0, 2.966045618057251, 1580012616.8824477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.632979186108519e-05], 0, 2.8333704471588135, 1580012619.7155833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.0569328107074566e-05], 0, 3.1089019775390625, 1580012622.5603456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.5068243550600826e-05], 0, 3.0249874591827393, 1580012625.4448538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.6151004055477957e-05], 0, 2.440727710723877, 1580012627.856432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3149998896796384e-05], 0, 2.8577189445495605, 1580012630.6161075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.116787106615286e-05], 0, 1.7537150382995605, 1580012632.0405228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.989680728697409e-05], 0, 2.605642557144165, 1580012634.6773007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0003619530516431925], 0, 2.0387773513793945, 1580012639.2631621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00020485790261865795], 0, 1.4728212356567383, 1580012640.5514827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.779373264500965e-05], 0, 2.8763082027435303, 1580012643.4472196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.846770436053593e-05], 0, 2.9023680686950684, 1580012646.3198662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002944388455666471], 0, 1.4370923042297363, 1580012647.6098084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00030440163887204363], 0, 1.4030158519744873, 1580012648.8992877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.3176660282935074e-05], 0, 2.7367658615112305, 1580012651.6554732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019542628135223555], 0, 3.0502240657806396, 1580012654.553069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002296972176995198], 0, 1.3881807327270508, 1580012655.842587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001907837293064877], 0, 2.9217615127563477, 1580012658.6225746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021887480523374674], 0, 2.9524009227752686, 1580012661.5100052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.733631817311374e-05], 0, 2.877392292022705, 1580012664.4069583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004390596469626804], 0, 3.336165189743042, 1580012667.301166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00019379662398452612], 0, 1.434931755065918, 1580012668.5885942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0004013339915422885], 0, 3.243237018585205, 1580012671.487746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.88366781753834e-05], 0, 1.3386921882629395, 1580012672.7673974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001463416861655455], 0, 1.3565537929534912, 1580012674.0507033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010575779522400677], 0, 1.2791287899017334, 1580012675.3299909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.925417988118812e-05], 0, 1.3070406913757324, 1580012676.6170568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.902829257230874e-05], 0, 2.9116051197052, 1580012679.5124903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001164149522835221], 0, 2.8415048122406006, 1580012682.3702664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002797281901433065], 0, 3.3638010025024414, 1580012685.2465928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.77327447424436e-05], 0, 2.8799946308135986, 1580012688.10225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00019724449951219513], 0, 3.076918125152588, 1580012691.0041049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.724187693647446e-05], 0, 2.6801509857177734, 1580012693.6822925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[5.9689110422492626e-05], 0, 2.8615572452545166, 1580012696.5199618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.610550869221652e-05], 0, 1.2648146152496338, 1580012697.8045983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.880534622251457e-05], 0, 2.3107409477233887, 1580012700.110516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00014591311303719753], 0, 2.978605270385742, 1580012703.0101426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.646932242968566e-05], 0, 2.9484457969665527, 1580012705.9097946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.340608611613105e-05], 0, 2.91558837890625, 1580012708.804762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.93733496229261e-05], 0, 2.834557294845581, 1580012711.6387057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.75350003797125e-05], 0, 2.997112989425659, 1580012714.5376472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.446703590468498e-05], 0, 2.843759775161743, 1580012717.404479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017777291532043314], 0, 1.4489152431488037, 1580012718.6909344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00020108298305318272], 0, 2.775604009628296, 1580012721.3399384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.434121282943809e-05], 0, 2.897937774658203, 1580012724.1346486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00028429215819369497], 0, 1.715813159942627, 1580012725.4250958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.759167499892626e-05], 0, 2.825350761413574, 1580012728.254328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00017521936135741654], 0, 2.991086721420288, 1580012731.1285074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.688252972662969e-05], 0, 1.300628900527954, 1580012732.4226973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017900929708607793], 0, 3.2288951873779297, 1580012735.301175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00045239531690777576], 0, 2.557105541229248, 1580012736.5907056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00022160426901466355], 0, 3.5160341262817383, 1580012739.4924097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.990927122467572e-05], 0, 2.9397127628326416, 1580012742.3798852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.7439201569031665e-05], 0, 1.3099803924560547, 1580012743.667515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020378604690695295], 0, 3.2644131183624268, 1580012746.536046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.49319357760225e-05], 0, 2.8295040130615234, 1580012749.3621762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.127998716852011e-05], 0, 2.888857841491699, 1580012754.142109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.479565921854942e-05], 0, 2.921391010284424, 1580012757.0377405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0002561648580276322], 0, 3.7426347732543945, 1580012759.9343274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0009214832521440823], 0, 3.519394874572754, 1580012762.8348823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00011086071652030735], 0, 2.939272165298462, 1580012765.7369354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0003246991909638554], 0, 3.211189031600952, 1580012768.6412783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004215269542004711], 0, 3.360974073410034, 1580012771.536478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004409031703056768], 0, 3.247926950454712, 1580012774.4396157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.02235036965323e-05], 0, 2.863461971282959, 1580012777.302977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011245507733724913], 0, 2.8531875610351562, 1580012780.181715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014374091224296655], 0, 3.0025577545166016, 1580012783.1175694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018593196017495394], 0, 3.0584614276885986, 1580012786.0210254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021033999213939474], 0, 3.011033535003662, 1580012788.9052384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011353566611936037], 0, 2.8552353382110596, 1580012791.7576659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.591440391950546e-05], 0, 1.3082432746887207, 1580012793.0424912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.936487216905556e-05], 0, 2.965212106704712, 1580012795.9131482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021678780830809173], 0, 1.516343116760254, 1580012797.200908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00016777044280936454], 0, 2.0715935230255127, 1580012798.4903245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00020437565935145757], 0, 1.7241652011871338, 1580012800.0229182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00023149777900473252], 0, 3.053990125656128, 1580012802.919052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011807347366498648], 0, 2.8742215633392334, 1580012805.8115563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.298369060423916e-05], 0, 2.9555866718292236, 1580012808.7103472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014475725718411553], 0, 1.4549529552459717, 1580012809.9955733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0001589830556173526], 0, 1.6312663555145264, 1580012811.2791564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00025776086556110125], 0, 3.7627878189086914, 1580012814.155079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00021226219560641936], 0, 3.0918149948120117, 1580012817.054294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.931872187848039e-05], 0, 2.8852248191833496, 1580012819.9299846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.832160700147481e-05], 0, 2.6661479473114014, 1580012822.6042318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.488154040911465e-05], 0, 2.915276288986206, 1580012825.5018756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00029876546410591086], 0, 3.2246205806732178, 1580012828.3798704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.02925155181186e-05], 0, 2.8446686267852783, 1580012831.2448292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.149723099164219e-05], 0, 2.90730881690979, 1580012834.0896616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.000263929345], 0, 2.1216530799865723, 1580012835.378361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.252684696799264e-05], 0, 2.904066801071167, 1580012838.2724931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017204034719834994], 0, 1.6333374977111816, 1580012839.558698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.58995639073384e-05], 0, 2.8185930252075195, 1580012842.410193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[6.432971372174467e-05], 0, 2.339064598083496, 1580012844.6903145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.758227191660388e-05], 0, 2.9509027004241943, 1580012847.5819514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00030120970435762586], 0, 3.169761896133423, 1580012850.4629436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[7.281306281304995e-05], 0, 2.9502365589141846, 1580012853.3561041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00020988329700379432], 0, 3.091897487640381, 1580012856.2408621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002633396637733377], 0, 3.195647954940796, 1580012859.129499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580012751.37688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001457091165039686], 0, 2.8962466716766357, 1580012862.0703952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.12519566249944e-05], 0, 2.8641035556793213, 1580012864.924986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.558435345136264e-05], 0, 2.5147550106048584, 1580012867.4602857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014719801132686083], 0, 1.3394944667816162, 1580012868.742191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010350378596671593], 0, 2.8671035766601562, 1580012871.6273024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[8.121495725178455e-05], 0, 1.3313522338867188, 1580012875.042403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00039611405415019765], 0, 1.4824817180633545, 1580012876.3305304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030664105464584917], 0, 3.244562864303589, 1580012879.2218053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000739943907967033], 0, 3.528109312057495, 1580012882.1272185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000434478587664961], 0, 3.4011945724487305, 1580012885.0232399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002634269550236717], 0, 1.4043488502502441, 1580012886.3120067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001805714155844156], 0, 1.339562177658081, 1580012887.5996232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.23984985543164e-05], 0, 2.82521653175354, 1580012890.4379463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.402280100671142e-05], 0, 1.3178415298461914, 1580012891.722267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010508542434516688], 0, 2.816441535949707, 1580012894.5588927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002602057858524009], 0, 3.4126503467559814, 1580012897.4608455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.503862724893687e-05], 0, 2.8587677478790283, 1580012900.3176877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0002080501056792178], 0, 1.3831377029418945, 1580012901.603165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00011747664216466503], 0, 3.000295400619507, 1580012904.5094182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.886762356637863e-05], 0, 1.2697458267211914, 1580012905.8043318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0003714484950018512], 0, 2.1259777545928955, 1580012907.0956671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005354783835388204], 0, 4.287419557571411, 1580012909.9841373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.421616649903733e-05], 0, 2.7399091720581055, 1580012912.754658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.508619673059805e-05], 0, 2.912196636199951, 1580012915.640176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.422533462661494e-05], 0, 2.91286301612854, 1580012918.5238147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001679633236528454], 0, 1.4505624771118164, 1580012919.8116474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00014052376366694702], 0, 1.448465347290039, 1580012921.1004837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.471706766803217e-05], 0, 2.7293894290924072, 1580012923.778435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.292024212335306e-05], 0, 2.7450270652770996, 1580012926.5435815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.168126706282813e-05], 0, 2.817699909210205, 1580012929.396227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.627420029995002e-05], 0, 2.8492016792297363, 1580012932.254313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012008488917331726], 0, 2.8628976345062256, 1580012935.1137986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.502739001528683e-05], 0, 2.919451951980591, 1580012938.0167322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0003276802629969419], 0, 3.0774917602539062, 1580012940.9057477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.609215112522587e-05], 0, 2.8189895153045654, 1580012943.73243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0003849101876129032], 0, 2.502608299255371, 1580012945.5102868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.775088383499623e-05], 0, 2.909916639328003, 1580012948.4092333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00022314285943997783], 0, 3.004218339920044, 1580012951.298255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021770122444541104], 0, 1.4476637840270996, 1580012952.5881503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021816264363320296], 0, 1.4478578567504883, 1580012953.8790066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024015584665773408], 0, 3.1704564094543457, 1580012956.7738147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021365922889816664], 0, 1.7850661277770996, 1580012958.2347202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.793743737166324e-05], 0, 1.3337881565093994, 1580012959.518364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.929081773521547e-05], 0, 2.8449134826660156, 1580012962.3808293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018006607305833428], 0, 2.9972453117370605, 1580012965.2589982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.517150836674687e-05], 0, 2.8637888431549072, 1580012968.1199288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.922352375707993e-05], 0, 1.265981674194336, 1580012969.4077728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010332572441670077], 0, 1.286994457244873, 1580012970.6988838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0001982403242874845], 0, 3.0225346088409424, 1580012973.5722055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.876856828414207e-05], 0, 2.768368721008301, 1580012976.3766625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.75692026063333e-05], 0, 2.888267993927002, 1580012979.2375815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00017410700766490339], 0, 3.2462806701660156, 1580012982.1319087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00014017344579569146], 0, 2.9945571422576904, 1580012985.0301776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00026278705194593714], 0, 3.243656635284424, 1580012990.559746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.831447852545861e-05], 0, 2.834030866622925, 1580012993.3709958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.000203311407226959], 0, 1.3239772319793701, 1580012994.6553593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010368308771750255], 0, 1.3448889255523682, 1580012995.9490366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[6.856942519273488e-05], 0, 2.8803040981292725, 1580012998.7808933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.888054476584023e-05], 0, 1.280569076538086, 1580013000.0608425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030677605558728345], 0, 3.255887031555176, 1580013002.956367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.441803939221118e-05], 0, 2.9058492183685303, 1580013005.7978384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.064874180621533e-05], 0, 2.763854503631592, 1580013008.5599341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.861381327881619e-05], 0, 1.3316261768341064, 1580013009.8538551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.533541774126933e-05], 0, 2.80202579498291, 1580013012.6282783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580013012.9176695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.732089748126561e-05], 0, 2.757575511932373, 1580013015.4739316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0001353220722992854], 0, 3.023902416229248, 1580013018.3668957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.906752647600961e-05], 0, 2.5336532592773438, 1580013020.907241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00021568356259426847], 0, 1.5140080451965332, 1580013022.1960735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002061657908604364], 0, 1.727604627609253, 1580013023.483999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.181872012362637e-05], 0, 2.8686790466308594, 1580013026.361826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.440583920761512e-05], 0, 1.2859268188476562, 1580013027.6463916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002517329379552876], 0, 1.3972997665405273, 1580013028.9332676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022026481226053638], 0, 3.0245602130889893, 1580013031.8228073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.8169349598380876e-05], 0, 2.742624521255493, 1580013034.565024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002723616209349593], 0, 3.043992757797241, 1580013037.453712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001871349174294788], 0, 1.3628995418548584, 1580013038.7401369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580012986.3477044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.672942202840531e-05], 0, 2.9162039756774902, 1580013041.6980648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010370457727791023], 0, 1.2670838832855225, 1580013042.9773188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.60441800254753e-05], 0, 2.888734817504883, 1580013045.8641503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[7.042274861794281e-05], 0, 2.943225383758545, 1580013048.7671034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0003113210867800541], 0, 3.2570581436157227, 1580013051.658928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0001445400345477387], 0, 2.9844930171966553, 1580013054.5472918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010476983769633508], 0, 1.3277814388275146, 1580013055.8340518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.626181074402629e-05], 0, 2.6635189056396484, 1580013058.494521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00019171881905309567], 0, 1.5947339534759521, 1580013059.7790835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.031784686588189e-05], 0, 2.912419557571411, 1580013062.6441636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[4.978860716771051e-05], 0, 2.883509874343872, 1580013065.4815378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.621852311331914e-05], 0, 2.8298139572143555, 1580013068.2426825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.560734845917611e-05], 0, 2.9539124965667725, 1580013071.145958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00010507205769480942], 0, 3.067664384841919, 1580013074.0482302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.768575059473236e-05], 0, 2.832911252975464, 1580013076.9069285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.58174875951042e-05], 0, 2.8530056476593018, 1580013079.7604477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0004973954307359307], 0, 3.940080165863037, 1580013082.6539195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00027887971616248917], 0, 3.0108957290649414, 1580013085.5508375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021429287701747366], 0, 2.950927734375, 1580013088.4345887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.210842876712328e-05], 0, 1.3053205013275146, 1580013089.7175033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.596627123421988e-05], 0, 2.8891704082489014, 1580013092.6093395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.403541071919377e-05], 0, 2.8844172954559326, 1580013095.5091207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0008841350351069665], 0, 4.111730098724365, 1580013098.411128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0002564846020260492], 0, 2.890653133392334, 1580013103.0926454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.436860478118373e-05], 0, 1.306023120880127, 1580013104.3793874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014558182312680114], 0, 2.9748175144195557, 1580013107.2811894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00041160017152236356], 0, 2.402867078781128, 1580013108.57207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.625981926036768e-05], 0, 2.9250411987304688, 1580013111.4701998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002284075042189282], 0, 1.5084478855133057, 1580013112.757074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.445307002167562e-05], 0, 1.2966740131378174, 1580013114.039332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000184384335122174], 0, 3.050830125808716, 1580013116.9400706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00036984764195836193], 0, 3.6675527095794678, 1580013119.8457966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.193716973952434e-05], 0, 2.8478477001190186, 1580013122.6974359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.78282647576496e-05], 0, 1.2659046649932861, 1580013123.977577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005377054741935483], 0, 2.5709474086761475, 1580013125.267533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00023947266240725477], 0, 1.5825269222259521, 1580013126.719801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[4.0480019576599136e-05], 0, 2.917590379714966, 1580013129.5967498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.746644387343385e-05], 0, 2.8381757736206055, 1580013132.4474964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.00012993650366020435], 0, 3.3213388919830322, 1580013135.3483102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.7919046458642896e-05], 0, 2.7638323307037354, 1580013138.1046019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00018313686865180853], 0, 1.3938865661621094, 1580013139.392274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.681472490095662e-05], 0, 1.3182508945465088, 1580013140.6786275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 7, 10, 1580013140.9683998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.04968074809086e-05], 0, 2.9424281120300293, 1580013143.75362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.723342138822321e-05], 0, 2.799673318862915, 1580013146.5780065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010687083210593878], 0, 2.902733087539673, 1580013149.4210427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010609670959528277], 0, 2.92387056350708, 1580013152.2669961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.599319603822335e-05], 0, 2.886263370513916, 1580013155.150458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011659446370124722], 0, 2.8940107822418213, 1580013158.0460129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.327665106896072e-05], 0, 2.835344076156616, 1580013160.8855038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002828905372031662], 0, 3.4752979278564453, 1580013163.77456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.708889900052603e-05], 0, 2.9197793006896973, 1580013166.6657286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.066796460114463e-05], 0, 1.2740232944488525, 1580013167.948848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[6.772789213464282e-05], 0, 2.8619625568389893, 1580013170.8397715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0002033648295845998], 0, 1.4658186435699463, 1580013172.1304526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012903021611049018], 0, 2.853891611099243, 1580013175.028271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.791254350584014e-05], 0, 2.795990228652954, 1580013177.8249438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.769861277330265e-05], 0, 2.6756980419158936, 1580013180.5057538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.124998658277744e-05], 0, 1.3219552040100098, 1580013181.8563657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.494439556496931e-05], 0, 2.38179349899292, 1580013184.192703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002539339264892269], 0, 1.527090072631836, 1580013185.4800732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005561740448753462], 0, 1.9006233215332031, 1580013186.769826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.852075855365474e-05], 0, 2.8761816024780273, 1580013189.663232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.636564622996665e-05], 0, 2.891728162765503, 1580013192.5422888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.644052872616449e-05], 0, 2.87373423576355, 1580013195.4303215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.565963963597952e-05], 0, 2.8789212703704834, 1580013198.327266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.702490642919201e-05], 0, 1.307337760925293, 1580013199.6148913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018715396177901322], 0, 1.422959327697754, 1580013200.974883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.535037618169926e-05], 0, 2.8660600185394287, 1580013203.8519225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.845907657569213e-05], 0, 1.3731014728546143, 1580013205.1398451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00017025588218293097], 0, 1.325834035873413, 1580013206.4269047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013132179230166335], 0, 1.757946491241455, 1580013210.197361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001317161607026144], 0, 2.836353063583374, 1580013213.0846865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.710012342861884e-05], 0, 2.929399251937866, 1580013215.986454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00018686721865671642], 0, 1.4198033809661865, 1580013217.2805817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011472321290737564], 0, 2.882159471511841, 1580013220.1592026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.870631968726914e-05], 0, 3.040781021118164, 1580013223.0378096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00029867726192686097], 0, 3.2595231533050537, 1580013225.92762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0003283164260162602], 0, 3.0128164291381836, 1580013228.8299532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.794592596423185e-05], 0, 2.8507614135742188, 1580013231.6634912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.266263961772372e-05], 0, 2.8575003147125244, 1580013234.5405228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.007593857443773e-05], 0, 2.399858236312866, 1580013236.96838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002145862516073725], 0, 1.6951367855072021, 1580013238.2568715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.457814738023019e-05], 0, 2.8070223331451416, 1580013241.0568087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0009084311414881623], 0, 3.7954587936401367, 1580013243.9581673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.799347289386613e-05], 0, 2.8802666664123535, 1580013246.8347645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.267014599296854e-05], 0, 3.038276195526123, 1580013249.7259169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.301930732640505e-05], 0, 2.843669891357422, 1580013252.6027582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.803101020970134e-05], 0, 2.871783971786499, 1580013255.4785204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00024952976875483373], 0, 3.0417840480804443, 1580013258.3729098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011826040526470157], 0, 2.9073069095611572, 1580013261.2623098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005161546291903042], 0, 2.01723575592041, 1580013262.550264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0001338989438276719], 0, 2.9472413063049316, 1580013265.4492607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.476950846909749e-05], 0, 1.308135747909546, 1580013266.7341976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.429603964162985e-05], 0, 2.820329189300537, 1580013269.5607934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00014516868417240129], 0, 2.945457696914673, 1580013272.4390764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.759952568952128e-05], 0, 2.6907553672790527, 1580013275.1499524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017535205960729313], 0, 1.5935888290405273, 1580013276.4349291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.616841541237748e-05], 0, 2.8657431602478027, 1580013279.3234177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4695780928538916e-05], 0, 2.811598777770996, 1580013282.073823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.0005026113425], 0, 3.6000425815582275, 1580013284.9654112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00017586508633895003], 0, 1.671522855758667, 1580013286.5119965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[7.581572145516234e-05], 0, 2.8981966972351074, 1580013289.4017649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.00021998225538935327], 0, 1.454862356185913, 1580013290.6871536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.738765317963795e-05], 0, 1.278733491897583, 1580013291.9652677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.0001878572123429], 0, 1.6726622581481934, 1580013293.2515144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002278760320746133], 0, 1.5692641735076904, 1580013294.5399842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017334225203674816], 0, 1.4059922695159912, 1580013295.826486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.607620636743215e-05], 0, 2.947377920150757, 1580013298.7174761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[6.601895226818014e-05], 0, 2.9034311771392822, 1580013301.6175113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00013970918520113705], 0, 2.9773454666137695, 1580013304.523017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.94771930310047e-05], 0, 2.9317257404327393, 1580013307.3687837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00013793699655884376], 0, 1.3322768211364746, 1580013308.6554317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[0.000898030838799333], 0, 3.5710670948028564, 1580013311.5597742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.496980694805462e-05], 0, 2.839139223098755, 1580013314.3941197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011219254525726286], 0, 2.9218649864196777, 1580013317.2660255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.780490074229783e-05], 0, 2.7280914783477783, 1580013319.9541197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002062221695473251], 0, 1.3805067539215088, 1580013321.2412083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.777813421525138e-05], 0, 3.2726542949676514, 1580013324.447138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013326.5387933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011275174893887947], 0, 3.1985740661621094, 1580013330.588452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.262516446433836e-05], 0, 2.8260929584503174, 1580013333.4439173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002025581266437386], 0, 1.5506958961486816, 1580013334.7279484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.92900887213042e-05], 0, 2.962348461151123, 1580013337.6044319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019291737886847196], 0, 3.008808135986328, 1580013340.47436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031106778156467853], 0, 3.265073776245117, 1580013343.35653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00024018187561447937], 0, 4.220726490020752, 1580013346.2539375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.000249961686125613], 0, 3.8232429027557373, 1580013349.1007912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017499127515151517], 0, 1.6640660762786865, 1580013350.3986473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017104419556171984], 0, 4.209485054016113, 1580013353.2802372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.864003271370024e-05], 0, 2.9356284141540527, 1580013356.1573467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019582483676934271], 0, 3.0820047855377197, 1580013359.055839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.432929878874811e-05], 0, 2.9007925987243652, 1580013361.9502335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011513275959279561], 0, 3.1009066104888916, 1580013364.8505502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014351148414883225], 0, 3.2767724990844727, 1580013367.74514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013632454685786588], 0, 3.163925886154175, 1580013370.6420746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013269839054600607], 0, 2.8815553188323975, 1580013373.476571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580013327.1336946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.177665488372093e-05], 0, 1.286268949508667, 1580013374.833197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00017466799184871212], 0, 3.278022289276123, 1580013377.720993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00047921403419565867], 0, 3.6549503803253174, 1580013380.6239548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017765693774922465], 0, 3.0253307819366455, 1580013383.5116742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001992616933728981], 0, 3.082399606704712, 1580013386.4034457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.101539822476306e-05], 0, 3.00687313079834, 1580013389.3004715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00026990583926645096], 0, 1.5601286888122559, 1580013390.5842824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00026607276530780656], 0, 3.1713545322418213, 1580013393.476316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.695333586091328e-05], 0, 2.99796986579895, 1580013396.3451054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00030245226631459823], 0, 3.5611186027526855, 1580013399.2273762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00026527691940789476], 0, 3.6731648445129395, 1580013402.123624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00020802814491437466], 0, 3.094651699066162, 1580013405.0050056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000205683850147417], 0, 3.124889612197876, 1580013407.8883796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580013327.1344118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.34858588413661e-05], 0, 3.010448932647705, 1580013410.8162808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013327.1345105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013162174558332653], 0, 3.436641216278076, 1580013413.787206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015037933650099782], 0, 3.897129774093628, 1580013416.636823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005433487160660155], 0, 3.8076372146606445, 1580013419.5380151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.843195170889304e-05], 0, 2.884371042251587, 1580013422.422307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.158578843738787e-05], 0, 2.846635580062866, 1580013425.2829874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002607027120943], 0, 3.6114635467529297, 1580013428.181553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015622812324629773], 0, 3.3809468746185303, 1580013431.0623736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001712611126910017], 0, 3.0333642959594727, 1580013433.955007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.831252209648005e-05], 0, 2.7710421085357666, 1580013436.719458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.45964842711564e-05], 0, 2.831442356109619, 1580013439.5275533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030316572962188867], 0, 3.9349985122680664, 1580013442.3992398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.815301620566774e-05], 0, 2.961134433746338, 1580013445.282167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001991898492914356], 0, 3.0463709831237793, 1580013448.1782093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.288605232777012e-05], 0, 1.286858320236206, 1580013453.5609133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002720663810008482], 0, 3.268554210662842, 1580013456.446102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006025075590433482], 0, 3.4138948917388916, 1580013459.3500304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.168291560229445e-05], 0, 2.8753228187561035, 1580013462.2440252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000314779902286496], 0, 3.7442965507507324, 1580013465.1406283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017028887714528462], 0, 2.5735888481140137, 1580013466.429333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000529648306122449], 0, 3.350059747695923, 1580013469.3279147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002350397709777319], 0, 3.5575122833251953, 1580013472.1916907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025876175986525507], 0, 3.150552988052368, 1580013475.0899458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 488, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002843727311736289], 0, 2.5556094646453857, 1580013476.3790772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.874513319994891e-05], 0, 2.876192331314087, 1580013479.2751021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.891489986512594e-05], 0, 2.925431251525879, 1580013482.1665375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8909959966842206e-05], 0, 1.2883844375610352, 1580013483.4483292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002739769723306739], 0, 3.1111114025115967, 1580013486.3482983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006171197210103329], 0, 3.6647586822509766, 1580013489.2451043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001487760433606863], 0, 4.25780725479126, 1580013492.1141202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016625702417422111], 0, 3.3338277339935303, 1580013494.9831145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.475428382175833e-05], 0, 2.9485092163085938, 1580013497.8797457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.618049887612388e-05], 0, 2.8990678787231445, 1580013500.7346005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00023006850183739092], 0, 1.4656920433044434, 1580013502.0163136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001739793426634214], 0, 1.389991283416748, 1580013503.2997642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.203480985208181e-05], 0, 2.9399945735931396, 1580013506.1378944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023115028579685014], 0, 3.0754919052124023, 1580013509.0086021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017986345776419842], 0, 1.4687788486480713, 1580013510.29124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.324241767288693e-05], 0, 2.9808919429779053, 1580013513.165255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013450.3245366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001632867759086189], 0, 2.9803466796875, 1580013516.0595424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.1590753540305016e-05], 0, 2.775425672531128, 1580013518.7933748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013450.3246856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1179246007536336e-05], 0, 2.881356954574585, 1580013521.746219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005459714265354599], 0, 3.701791286468506, 1580013524.6442027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.204192291153415e-05], 0, 2.9266514778137207, 1580013527.5289583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.300649868725262e-05], 0, 2.9213929176330566, 1580013530.4111204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.369896831231679e-05], 0, 2.844411849975586, 1580013533.2569764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.840741425370561e-05], 0, 2.8994033336639404, 1580013536.1120517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00018484565054354465], 0, 3.1757473945617676, 1580013538.849564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.617798975871314e-05], 0, 2.9138245582580566, 1580013541.7299566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4483818119443096e-05], 0, 2.8321290016174316, 1580013544.528063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.114793768038889e-05], 0, 2.9046037197113037, 1580013547.414835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00018631858769587928], 0, 3.2888998985290527, 1580013550.3017192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00017355587623172714], 0, 3.2791831493377686, 1580013553.1815693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.213911982492966e-05], 0, 2.941549062728882, 1580013556.0803168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00028046804931172677], 0, 2.964625597000122, 1580013558.9744122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003060068856759862], 0, 4.079235553741455, 1580013561.847111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.727223001957435e-05], 0, 2.9129483699798584, 1580013564.7393854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.0426853111567935e-05], 0, 2.962294340133667, 1580013567.636798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.499848192140441e-05], 0, 2.91548490524292, 1580013570.5296328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 493, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005400140902381751], 0, 5.439100980758667, 1580013573.4254825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 491, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005448170560780216], 0, 5.415496110916138, 1580013579.7716622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010264921192256478], 0, 1.3245480060577393, 1580013581.0567346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.133636423372422e-05], 0, 2.9012322425842285, 1580013583.9431744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012800575580189808], 0, 3.3198516368865967, 1580013586.8254879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015369327540132655], 0, 2.930668592453003, 1580013589.6991105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.757380262217926e-05], 0, 2.8847110271453857, 1580013592.57985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021067719675774613], 0, 2.96101975440979, 1580013595.4757261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003792772323943662], 0, 4.391344308853149, 1580013598.38075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.086950601814426e-05], 0, 2.8499724864959717, 1580013601.2155704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023902455593471808], 0, 3.6491363048553467, 1580013604.1068614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.7572929057544984e-05], 0, 2.901240825653076, 1580013607.004268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014667950735158976], 0, 3.539067268371582, 1580013609.87591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.177505715431219e-05], 0, 2.8834495544433594, 1580013612.7655532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.775439818243016e-05], 0, 2.8961026668548584, 1580013615.651306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.38845566198298e-05], 0, 3.0158920288085938, 1580013618.5454226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.74454539658004e-05], 0, 2.976656675338745, 1580013621.4208775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002963749487557604], 0, 3.4585626125335693, 1580013624.3117957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.868101326985413e-05], 0, 2.8329904079437256, 1580013627.1077888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021921445835608957], 0, 3.1127207279205322, 1580013629.9897997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.398611477088948e-05], 0, 2.821058511734009, 1580013632.8006496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.867182528634037e-05], 0, 2.88303542137146, 1580013635.659855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 492, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005405930567114095], 0, 5.456583738327026, 1580013638.559756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.115347031914321e-05], 0, 2.7290377616882324, 1580013641.316308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016485870084685238], 0, 2.9616479873657227, 1580013644.2141433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.561187619512593e-05], 0, 2.8981990814208984, 1580013647.106242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021311405624201108], 0, 1.4167466163635254, 1580013648.3870103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.38592544642857e-05], 0, 1.3301680088043213, 1580013649.6672344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.239036747147084e-05], 0, 2.9129018783569336, 1580013652.5492978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.160233522802966e-05], 0, 2.8875317573547363, 1580013655.43616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014855868653421633], 0, 3.834320306777954, 1580013658.3364632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.994369219718057e-05], 0, 1.3514904975891113, 1580013659.6192334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00016373090843547222], 0, 3.198809862136841, 1580013662.4794564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030834781606118547], 0, 4.386887788772583, 1580013665.3799598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001950627675263349], 0, 3.0574631690979004, 1580013668.2694588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001993845865846154], 0, 3.3419711589813232, 1580013671.1732655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011330304858613637], 0, 3.0739285945892334, 1580013674.0592866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00021218462458778525], 0, 3.177769422531128, 1580013676.951324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.738324281134641e-05], 0, 2.852564573287964, 1580013679.7206838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 490, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030136455138784693], 0, 5.181884765625, 1580013682.6096218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000106309646053187], 0, 2.91507887840271, 1580013685.34256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00028011330662263166], 0, 3.844989776611328, 1580013688.2375324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001980749883105697], 0, 3.2736151218414307, 1580013691.129569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010135458674919471], 0, 3.419665575027466, 1580013694.017146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002007085193962829], 0, 3.3314878940582275, 1580013696.908717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002067941568551007], 0, 3.048647165298462, 1580013699.7667413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.328732203719723e-05], 0, 2.816964864730835, 1580013702.5370944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008330928422141748], 0, 3.784545421600342, 1580013705.4367447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00018623788039434525], 0, 1.8372056484222412, 1580013706.7247498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.738288106630212e-05], 0, 2.846316337585449, 1580013713.1069925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002960677894544123], 0, 3.3957526683807373, 1580013716.0161517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0004843365516621743], 0, 3.6088216304779053, 1580013718.9255462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015908243014301429], 0, 3.241875171661377, 1580013721.787215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.382607709698256e-05], 0, 2.860769510269165, 1580013724.6589215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.691014151334327e-05], 0, 2.9195632934570312, 1580013727.553156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.919702535589114e-05], 0, 2.9668490886688232, 1580013730.4223328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.072143690486785e-05], 0, 2.815920114517212, 1580013733.2736835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020771589994836043], 0, 2.9969050884246826, 1580013736.1592665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001305413705983748], 0, 3.2674834728240967, 1580013739.0173635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.090655776677172e-05], 0, 3.0160181522369385, 1580013741.8518693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00028230263225241016], 0, 3.603400707244873, 1580013744.7482898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003228494900079936], 0, 3.7522737979888916, 1580013747.651754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.530753667788894e-05], 0, 2.8856253623962402, 1580013750.5091176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.158363635958858e-05], 0, 2.8683583736419678, 1580013753.3916602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.657071996957741e-05], 0, 3.0222692489624023, 1580013756.2833204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030252753811320756], 0, 3.270982027053833, 1580013759.1635091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000304238792146498], 0, 4.134711027145386, 1580013762.0605166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006999255431670282], 0, 4.410660982131958, 1580013764.9653175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013443310536218248], 0, 1.3844201564788818, 1580013766.245873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.567015599672534e-05], 0, 2.9344115257263184, 1580013769.1213472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.699955560698506e-05], 0, 2.855436325073242, 1580013771.9784133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.010561763530257e-05], 0, 1.2832105159759521, 1580013773.2589502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.957782464478438e-05], 0, 2.892469882965088, 1580013776.141954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005265081465404699], 0, 3.6707046031951904, 1580013779.0427296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.407067806596221e-05], 0, 1.2833507061004639, 1580013780.3212185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580013709.068569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006285414673955486], 0, 3.479800224304199, 1580013783.2892258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005385623725752508], 0, 5.46540641784668, 1580013786.187056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 489, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005167022692061459], 0, 4.032015323638916, 1580013789.0872033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002586993428571429], 0, 3.1328651905059814, 1580013791.9656591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002071519845354126], 0, 3.140047311782837, 1580013794.8266876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.664633068165579e-05], 0, 2.8764843940734863, 1580013797.714992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00023050422953634802], 0, 3.0839648246765137, 1580013800.6112123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018287204606308146], 0, 2.9575066566467285, 1580013803.5080287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002458412834045149], 0, 3.807939052581787, 1580013806.4081967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.471795641897216e-05], 0, 2.930377721786499, 1580013809.1895027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00018665206818972515], 0, 3.4891724586486816, 1580013812.085601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002530402546230441], 0, 3.1475350856781006, 1580013814.9672184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.459598714045349e-05], 0, 2.959624767303467, 1580013817.8602166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.3521625905286665e-05], 0, 2.965527057647705, 1580013820.7402666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.478790753998037e-05], 0, 2.7662265300750732, 1580013823.5364354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00025585627211430407], 0, 3.8188741207122803, 1580013826.4033372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00022493715442404007], 0, 3.1021552085876465, 1580013829.306777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002140588271736808], 0, 1.472851276397705, 1580013830.5895398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018018349603713768], 0, 3.731950044631958, 1580013833.4516299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.934230108328364e-05], 0, 2.8844916820526123, 1580013836.3194513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.604321317883568e-05], 0, 2.818678140640259, 1580013839.1086524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.472011466469473e-05], 0, 2.9552459716796875, 1580013844.7899227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001722763016309013], 0, 2.660383462905884, 1580013846.0810828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0005031164953007519], 0, 3.6519076824188232, 1580013848.9668272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001916744612003058], 0, 1.6684472560882568, 1580013850.2540317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014622154896531622], 0, 1.680403709411621, 1580013851.5424469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.851892764203203e-05], 0, 2.8620645999908447, 1580013854.4030707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.261306384303956e-05], 0, 2.8843111991882324, 1580013857.2889473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.2161588693264415e-05], 0, 2.8938066959381104, 1580013860.1822221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013205993220786073], 0, 1.4976391792297363, 1580013861.4680367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.302740557142298e-05], 0, 2.876718521118164, 1580013864.3565521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.550639857348515e-05], 0, 1.303283452987671, 1580013865.6381693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.42492598425197e-05], 0, 2.8481431007385254, 1580013868.5050538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 501, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030735128429309355], 0, 4.602480173110962, 1580013871.3934278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.197135340039617e-05], 0, 2.931981325149536, 1580013874.2598631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017224976507970702], 0, 3.869750499725342, 1580013877.1360383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.677057264209868e-05], 0, 2.999274730682373, 1580013880.013673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015215047702613453], 0, 2.9861321449279785, 1580013882.9046018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000296770874930517], 0, 3.478830337524414, 1580013885.7861018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.662208626266983e-05], 0, 2.8913087844848633, 1580013888.6646962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002530097819739765], 0, 3.992870330810547, 1580013891.5337818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001799210305156476], 0, 3.0686957836151123, 1580013894.4296734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003248560235507246], 0, 3.2804818153381348, 1580013897.3291855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014124739673721342], 0, 3.3556365966796875, 1580013900.2080297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001450921139008522], 0, 3.8506808280944824, 1580013903.058552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.590700224676132e-05], 0, 2.8334808349609375, 1580013905.9080749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016152773753831264], 0, 2.433046817779541, 1580013907.196297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.559042397900608e-05], 0, 3.0409929752349854, 1580013910.065383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013995768021226085], 0, 1.3412282466888428, 1580013911.3489687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.886786242112558e-05], 0, 2.9227824211120605, 1580013914.241854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015994566799744492], 0, 2.0890862941741943, 1580013915.5286543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.855351800988778e-05], 0, 1.5320627689361572, 1580013916.815025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014865251401609768], 0, 4.240302562713623, 1580013919.7002063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001855660554331439], 0, 2.9940004348754883, 1580013922.5770097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.391108636114276e-05], 0, 3.0618703365325928, 1580013925.462638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00036103408417282294], 0, 3.5991859436035156, 1580013928.3635733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015073646831904584], 0, 2.9983925819396973, 1580013931.2641425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580013841.6328492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013841.632913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.421259157409916e-05], 0, 2.7808611392974854, 1580013934.1372344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001863239934148636], 0, 3.1652612686157227, 1580013936.9913936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002559524833035942], 0, 1.473813772201538, 1580013938.2833664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.608141574693309e-05], 0, 2.895697832107544, 1580013941.1724482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010701724336584258], 0, 3.6412882804870605, 1580013943.7512054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0853698427052504e-05], 0, 2.750112295150757, 1580013946.4425015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003115079172134311], 0, 3.373368740081787, 1580013949.3367195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00023345312923790207], 0, 3.1694633960723877, 1580013952.2317164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 487, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005185916193838255], 0, 4.195924758911133, 1580013955.1370685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003268229568038937], 0, 3.326934337615967, 1580013958.0281417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00047473315222696765], 0, 2.308887481689453, 1580013962.906377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.235351082048886e-05], 0, 2.9060258865356445, 1580013965.7783427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.312036981705719e-05], 0, 2.821255683898926, 1580013968.630407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.450993198874296e-05], 0, 2.8670437335968018, 1580013971.522906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002411884514919778], 0, 3.445568323135376, 1580013974.416017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010417606308456428], 0, 2.9950690269470215, 1580013977.3128135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.404782142284891e-05], 0, 2.9097466468811035, 1580013980.181714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019983144555820072], 0, 2.999908685684204, 1580013983.0484855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.054846155188967e-05], 0, 2.8852813243865967, 1580013985.9445398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.7884299884259254e-05], 0, 1.4813218116760254, 1580013987.2311096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.460832786774932e-05], 0, 2.8197662830352783, 1580013990.005755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00025957888679852063], 0, 3.1681034564971924, 1580013992.9082644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030640275442604225], 0, 4.5467753410339355, 1580013995.8016596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021285479678439642], 0, 3.0583889484405518, 1580013998.6965177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005178517718790219], 0, 3.892515182495117, 1580014001.5935464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.682223511780868e-05], 0, 3.0046873092651367, 1580014004.4739745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.879761750640479e-05], 0, 2.8744254112243652, 1580014007.3606427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580013960.3615806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.601763219834403e-05], 0, 2.8212783336639404, 1580014010.2204583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 496, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030180413858593453], 0, 5.197506904602051, 1580014013.1085048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.147436806387225e-05], 0, 2.8919012546539307, 1580014015.9982882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00042983134286477817], 0, 4.069811820983887, 1580014018.890622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002577378880895284], 0, 3.154709577560425, 1580014021.7848125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013075964658732086], 0, 3.327057123184204, 1580014024.6851218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017941826428811094], 0, 3.2348172664642334, 1580014027.5630543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00028041753334494165], 0, 3.9359354972839355, 1580014030.4613595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1005884304496855e-05], 0, 2.857659101486206, 1580014033.3345792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012475422826899128], 0, 1.4831180572509766, 1580014034.6207855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017381836024844718], 0, 3.7766077518463135, 1580014037.4900908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 499, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015215052797202798], 0, 2.8854644298553467, 1580014038.7755625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0004627450593803787], 0, 3.6357200145721436, 1580014041.6771922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006197694695919939], 0, 3.6823384761810303, 1580014044.5701141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006244661230112534], 0, 3.473066806793213, 1580014047.464848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.587575176345145e-05], 0, 2.9932703971862793, 1580014050.3446178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029999329867463133], 0, 4.267754077911377, 1580014053.2355359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001892436601507301], 0, 3.3190793991088867, 1580014056.1268175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.498775373134328e-05], 0, 3.016873359680176, 1580014059.0032358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019639059321036108], 0, 1.488732099533081, 1580014060.2878704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.901475562403697e-05], 0, 2.8800745010375977, 1580014063.162377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.443266431943666e-05], 0, 2.8840792179107666, 1580014066.0475686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.299094223351635e-05], 0, 2.91959547996521, 1580014068.934836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019718006991215227], 0, 3.077709197998047, 1580014071.830219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00037193511487108654], 0, 4.39854884147644, 1580014074.7329254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013061695379271347], 0, 3.4223792552948, 1580014077.6359575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011163343343376855], 0, 1.4218559265136719, 1580014078.9190626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002387111341288783], 0, 2.0965800285339355, 1580014080.199913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015603562968677674], 0, 1.528794527053833, 1580014081.501625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001523331474650019], 0, 3.2339026927948, 1580014084.3886552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.058209911729832e-05], 0, 2.9097530841827393, 1580014091.247071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.475036154990152e-05], 0, 2.9308390617370605, 1580014094.1375797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020110764736776292], 0, 3.056952714920044, 1580014097.0310435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.42687266835057e-05], 0, 2.7816648483276367, 1580014099.8360627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.857013286357076e-05], 0, 2.891498565673828, 1580014102.7313302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.84946682389937e-05], 0, 2.8763952255249023, 1580014105.5967634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.7965877370689655e-05], 0, 3.0731191635131836, 1580014108.4922318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005160129088867501], 0, 3.7992184162139893, 1580014111.3879335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001564875641993227], 0, 2.959644079208374, 1580014114.2881727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00024871321571383944], 0, 3.892272472381592, 1580014117.154109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9918474646120765e-05], 0, 1.3103082180023193, 1580014118.4375074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002514694172639451], 0, 3.4712538719177246, 1580014121.3409111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.670694672840258e-05], 0, 2.702707529067993, 1580014124.0593529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000245763943488195], 0, 3.486252784729004, 1580014126.9591432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.439780230218144e-05], 0, 2.887298107147217, 1580014129.8305492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00032326692261427426], 0, 3.889812469482422, 1580014132.7264435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026232798959349593], 0, 3.490576982498169, 1580014135.627584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011179413047363716], 0, 1.3987956047058105, 1580014136.911193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001872229675656824], 0, 3.2349772453308105, 1580014139.8019638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.161037478788962e-05], 0, 2.9297094345092773, 1580014142.6790814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026784213068087233], 0, 3.165975570678711, 1580014145.5721557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002469922088779285], 0, 1.517432689666748, 1580014146.8566685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00039856415723114956], 0, 3.504222869873047, 1580014149.7548091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 503, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030775927747989275], 0, 4.403129816055298, 1580014152.642494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.296834670308232e-05], 0, 2.9285311698913574, 1580014155.533227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.000153705574409328], 0, 1.3504149913787842, 1580014156.8170223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.731589089164267e-05], 0, 2.9444711208343506, 1580014159.7084754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.570561300570383e-05], 0, 2.7387537956237793, 1580014162.399498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.313557907835581e-05], 0, 2.849830389022827, 1580014165.2275581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00020321612555768007], 0, 3.2571535110473633, 1580014168.0975456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.511674698652098e-05], 0, 2.846689224243164, 1580014170.9727283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00025530025325707023], 0, 3.877192258834839, 1580014173.8601136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018334361923688395], 0, 3.0085597038269043, 1580014176.7545216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001462009516858853], 0, 1.3613874912261963, 1580014178.0357652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.967479561630921e-05], 0, 2.700700521469116, 1580014180.7129066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001605201257473097], 0, 3.6076712608337402, 1580014183.6038074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580014086.8469207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.301031748321937e-05], 0, 1.4055609703063965, 1580014184.9585738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014727886852735952], 0, 3.264906167984009, 1580014187.8396006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.981766006551518e-05], 0, 2.9107775688171387, 1580014190.7283432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015985907047543738], 0, 3.0373165607452393, 1580014193.628299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.056602986792075e-05], 0, 2.88598895072937, 1580014196.5156767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015336781656101426], 0, 2.3918707370758057, 1580014198.3519404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00033151324237427866], 0, 3.2604405879974365, 1580014201.2442298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003060087349581112], 0, 3.382275104522705, 1580014204.133765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.9440636259598346e-05], 0, 2.9201948642730713, 1580014207.01805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000535760653102068], 0, 5.406821250915527, 1580014209.9118524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00029876949611829944], 0, 3.189344644546509, 1580014212.8159914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016856467400806996], 0, 2.0246121883392334, 1580014216.474131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.87514748953975e-05], 0, 2.818664312362671, 1580014219.3158112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002594606231367466], 0, 3.1282958984375, 1580014222.1924405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.854961842105263e-05], 0, 3.7560298442840576, 1580014225.908561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026147338405326404], 0, 3.1489319801330566, 1580014228.8012593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.049749579979769e-05], 0, 2.8704946041107178, 1580014231.6750531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.967744948382359e-05], 0, 2.889711618423462, 1580014234.5643919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00025990044329563813], 0, 3.2764227390289307, 1580014237.4517372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030666072240228794], 0, 4.384563446044922, 1580014240.3451412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6314878074330475e-05], 0, 2.888085126876831, 1580014243.2072852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002374410583210604], 0, 3.627141237258911, 1580014246.1064057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000300122114195231], 0, 3.590115547180176, 1580014249.0041313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018281469981834696], 0, 3.6461572647094727, 1580014251.894049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.072711101461315e-05], 0, 2.9445927143096924, 1580014254.7739325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005179125323047252], 0, 3.9499144554138184, 1580014257.6713598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013535581647118386], 0, 3.2646420001983643, 1580014260.5553746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.108452099757429e-05], 0, 2.9785428047180176, 1580014263.445356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00026107695841423947], 0, 3.306759834289551, 1580014266.3391216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580014266.6281161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011965510072455162], 0, 1.2499382495880127, 1580014267.7860007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000180926495047276], 0, 3.2823309898376465, 1580014270.6735463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012903322836229085], 0, 3.2857015132904053, 1580014273.5561829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.241007227996949e-05], 0, 2.82521390914917, 1580014276.3542707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.398749213588259e-05], 0, 2.8664677143096924, 1580014279.2357585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.374330602562074e-05], 0, 2.9255378246307373, 1580014282.1254668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.006747681007344e-05], 0, 1.2664988040924072, 1580014283.4078064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017687163446302817], 0, 3.1439661979675293, 1580014286.2975855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00015374272597661818], 0, 3.176239490509033, 1580014289.195294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003224893729220909], 0, 3.8505845069885254, 1580014292.088067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.767227713162079e-05], 0, 2.93220853805542, 1580014294.9863853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580014214.8934507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.193483432904412e-05], 0, 2.91528058052063, 1580014297.871401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001320915061244488], 0, 3.2707176208496094, 1580014300.7728298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019857456859565979], 0, 3.0000627040863037, 1580014303.6327238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014367260160619532], 0, 1.3969008922576904, 1580014304.9168308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.304023453305104e-05], 0, 2.9128572940826416, 1580014307.799617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002582304736569356], 0, 3.0662741661071777, 1580014310.5066683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.724598542698922e-05], 0, 2.969799757003784, 1580014313.4034848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.000288180449606862], 0, 3.169649600982666, 1580014316.3021731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.8501238187113216e-05], 0, 2.92484188079834, 1580014319.1888764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003002020989485543], 0, 3.9292218685150146, 1580014322.064567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017973187822462546], 0, 3.7353203296661377, 1580014324.9338782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019706082929710572], 0, 1.3947017192840576, 1580014326.2159967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00024186543841336119], 0, 2.016047716140747, 1580014327.6629019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014148853405994552], 0, 2.9189186096191406, 1580014330.546593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.5836677758575235e-05], 0, 2.7859582901000977, 1580014333.3577018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002833877384561156], 0, 3.250676393508911, 1580014336.255054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.565692892286423e-05], 0, 2.9998178482055664, 1580014339.1481864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.505428302588169e-05], 0, 2.8677256107330322, 1580014344.6842682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.080815168095667e-05], 0, 3.3026621341705322, 1580014347.5777776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019057450691080922], 0, 3.2336854934692383, 1580014350.4754224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.594141243264049e-05], 0, 1.3236122131347656, 1580014351.7861755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.273625200596057e-05], 0, 2.954831600189209, 1580014354.6833453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00036372868375136316], 0, 2.6656668186187744, 1580014355.9762435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9742989972765534e-05], 0, 2.8612148761749268, 1580014358.855368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000623637955950541], 0, 3.4633193016052246, 1580014361.7608204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018165428361272665], 0, 2.964583158493042, 1580014364.6260495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0005195303651305188], 0, 4.170152187347412, 1580014367.5249765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.8117136937066456e-05], 0, 2.9817473888397217, 1580014370.4226143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.702367500631793e-05], 0, 1.4957644939422607, 1580014371.738732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00018740526102641687], 0, 3.278668165206909, 1580014374.6299188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.848909604745052e-05], 0, 2.8216311931610107, 1580014377.4576888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.683000049677098e-05], 0, 2.9222357273101807, 1580014380.3499937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005188267254901961], 0, 3.386763334274292, 1580014383.250891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6115946835517774e-05], 0, 2.7899322509765625, 1580014386.0620635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.033597940644707e-05], 0, 2.9108223915100098, 1580014388.924228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.459964190948543e-05], 0, 2.831411600112915, 1580014391.7401948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005160337038560411], 0, 1.758448839187622, 1580014393.0342164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015850603857978776], 0, 2.956371545791626, 1580014395.906512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015536516728371005], 0, 3.6527605056762695, 1580014398.7732852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004946277486943164], 0, 3.571087598800659, 1580014401.6677005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000159334103260331], 0, 3.5670065879821777, 1580014404.556722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00023214943734074588], 0, 1.4044873714447021, 1580014405.8408782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.6699244835149286e-05], 0, 2.898695707321167, 1580014408.714959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.149600277581508e-05], 0, 2.860642433166504, 1580014411.6061594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001768282602905569], 0, 3.205185651779175, 1580014414.4904985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002971246837937385], 0, 3.4345510005950928, 1580014417.3924885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019653648587155965], 0, 3.067922830581665, 1580014420.2797632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00018861868051643193], 0, 3.030914068222046, 1580014423.169683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001962535833029086], 0, 3.1236703395843506, 1580014426.0660732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020288553845187232], 0, 3.1430821418762207, 1580014428.959251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.345554184744024e-05], 0, 2.9102163314819336, 1580014431.8422008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 486, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002435526025543561], 0, 4.141922473907471, 1580014434.7209125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.994342625434953e-05], 0, 2.581815004348755, 1580014437.308398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015015102155576383], 0, 4.331496000289917, 1580014440.188129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001632206529881127], 0, 1.4360687732696533, 1580014441.4722683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0002007056650612081], 0, 1.5108222961425781, 1580014442.7590969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013703818197972198], 0, 3.6985533237457275, 1580014445.9067843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0005298164051922446], 0, 3.432119131088257, 1580014448.8090818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011278881643625192], 0, 3.1413919925689697, 1580014451.708401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.367829588929589e-05], 0, 2.867236852645874, 1580014454.5964863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023354218169112506], 0, 1.5829167366027832, 1580014455.8815527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00018167051681957188], 0, 3.0661909580230713, 1580014458.763349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011603756930750492], 0, 1.4757874011993408, 1580014460.051483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026646662129491637], 0, 3.453636884689331, 1580014462.9452581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580014463.2358391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.092836071388357e-05], 0, 3.039268970489502, 1580014468.2435112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00028020365387983887], 0, 3.12380313873291, 1580014471.1181467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 502, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030699743170545593], 0, 4.463598966598511, 1580014474.0092182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.8016623263669e-05], 0, 2.887559652328491, 1580014476.8967485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000312546431893044], 0, 3.2399988174438477, 1580014479.7905304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.397963143723606e-05], 0, 2.7969865798950195, 1580014482.5846183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.588347519237817e-05], 0, 1.3430171012878418, 1580014483.9020195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.716275398645697e-05], 0, 2.8403565883636475, 1580014486.7650886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015802688274444554], 0, 2.9421098232269287, 1580014489.6601436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015557536122922305], 0, 3.0091207027435303, 1580014492.5529585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020551297521507577], 0, 1.4329049587249756, 1580014493.8388178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015512541571118684], 0, 1.3434696197509766, 1580014495.1280332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001306412651098901], 0, 3.3197507858276367, 1580014498.0312395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010622806302465022], 0, 3.2416934967041016, 1580014500.9002745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001285795236445662], 0, 3.304452657699585, 1580014503.7709446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.121917109324391e-05], 0, 3.063405990600586, 1580014506.6578305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015675408346382713], 0, 1.552112340927124, 1580014507.944529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.881126766930366e-05], 0, 2.839515209197998, 1580014510.787646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.5747733033144555e-05], 0, 2.846111536026001, 1580014513.5639858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.651895016296052e-05], 0, 2.892864227294922, 1580014516.4546113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.752228962854856e-05], 0, 2.8589510917663574, 1580014519.314594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00021018588443396226], 0, 3.0362651348114014, 1580014522.1999273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021498050922746782], 0, 1.4118990898132324, 1580014523.488957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008296868526532715], 0, 3.859886407852173, 1580014526.3899124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4757923282086865e-05], 0, 2.9151644706726074, 1580014529.2676184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.872322519646365e-05], 0, 2.864368200302124, 1580014532.1523259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001763905298681148], 0, 3.729374885559082, 1580014535.0169034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.684766575543406e-05], 0, 1.3208441734313965, 1580014536.3041797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016435239087483452], 0, 3.2330892086029053, 1580014539.2027366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4096022893901516e-05], 0, 2.7947959899902344, 1580014542.030505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000202594079327591], 0, 2.9471309185028076, 1580014544.6935527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.944771592689295e-05], 0, 2.9054837226867676, 1580014547.5569162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.150889420799267e-05], 0, 2.9242169857025146, 1580014550.4426467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.629310493477027e-05], 0, 2.876920700073242, 1580014553.337104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.104335223580026e-05], 0, 2.827519655227661, 1580014556.136517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.934187501545308e-05], 0, 2.8560845851898193, 1580014559.018428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002680776043897216], 0, 2.1740174293518066, 1580014560.3119335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010019345287723149], 0, 1.5411663055419922, 1580014561.5994408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.0571830670183056e-05], 0, 2.8225269317626953, 1580014564.413167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.548436722831766e-05], 0, 1.3084735870361328, 1580014565.7006357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002490088511426807], 0, 3.241149425506592, 1580014568.5925565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013116781007345223], 0, 1.7719106674194336, 1580014569.8795207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.50865161605471e-05], 0, 2.901475429534912, 1580014572.7499611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.686622702702703e-05], 0, 2.89486026763916, 1580014575.5914097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015514251095100865], 0, 2.9952545166015625, 1580014578.483143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011597982564340367], 0, 1.5698761940002441, 1580014579.7670672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.407022717684285e-05], 0, 3.717284917831421, 1580014582.651851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.188767122762638e-05], 0, 2.95395827293396, 1580014585.5464354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.040182967519456e-05], 0, 2.772994041442871, 1580014590.4821413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002388136535526943], 0, 1.8582954406738281, 1580014591.7716832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001546140596304058], 0, 2.4190518856048584, 1580014593.6821945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016230793000714211], 0, 3.936302661895752, 1580014596.5471094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015996195742305853], 0, 1.338747501373291, 1580014597.838042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.099721845510537e-05], 0, 2.901902914047241, 1580014600.7238898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016124931001108982], 0, 3.8785719871520996, 1580014603.6012993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00023278947298863902], 0, 1.4588191509246826, 1580014604.8953195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.732707413737848e-05], 0, 2.895693778991699, 1580014607.7828908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00019110577789635953], 0, 3.3029980659484863, 1580014610.679587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.416763897808574e-05], 0, 2.800670862197876, 1580014613.4987476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018672527264217178], 0, 3.2312417030334473, 1580014616.365978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0002904118735590778], 0, 3.188654661178589, 1580014619.262645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.667089944064636e-05], 0, 2.8854517936706543, 1580014622.1456952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00031393683352849336], 0, 3.441091299057007, 1580014625.0358877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006202876986512524], 0, 3.5269792079925537, 1580014627.9326198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.515373257881973e-05], 0, 2.889531135559082, 1580014630.8213508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 500, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003074674208103131], 0, 2.8112542629241943, 1580014632.1103113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.137293623574143e-05], 0, 2.9326579570770264, 1580014635.0004032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029842830861199327], 0, 3.968461036682129, 1580014637.8744633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.23380081000039e-05], 0, 2.892636775970459, 1580014640.7441716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014802191398831263], 0, 3.3099167346954346, 1580014643.6472132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.1005449789907864e-05], 0, 2.945254325866699, 1580014646.4922686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002456968801281074], 0, 3.1257054805755615, 1580014649.3872597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.337207738148181e-05], 0, 2.741290330886841, 1580014655.3573143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.653679808062289e-05], 0, 2.8962714672088623, 1580014658.248665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012607026254234552], 0, 3.7766666412353516, 1580014661.0650575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013340691763140386], 0, 1.4902584552764893, 1580014662.3494105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002487667003537917], 0, 3.6060376167297363, 1580014665.2541263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019331727636152956], 0, 1.8379409313201904, 1580014666.5401127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1304392992320135e-05], 0, 2.458245277404785, 1580014669.017713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.7305784927391086e-05], 0, 2.7015562057495117, 1580014671.7150168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001052817287904242], 0, 1.4526641368865967, 1580014673.005509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001285076144098191], 0, 3.1104602813720703, 1580014675.9001932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.553906561945782e-05], 0, 2.7827000617980957, 1580014678.6805265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011331415704371468], 0, 3.140587568283081, 1580014681.5249734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013264796857597456], 0, 1.9794371128082275, 1580014682.811665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.258934750836051e-05], 0, 2.869795799255371, 1580014685.652732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4230666760881854e-05], 0, 2.832965135574341, 1580014688.481333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.932230166177907e-05], 0, 2.9816558361053467, 1580014691.2347534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001356386753126836], 0, 3.2859585285186768, 1580014694.1278665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.690715652559929e-05], 0, 2.9132192134857178, 1580014696.9735165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.43001363956767e-05], 0, 3.0754199028015137, 1580014699.8554788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.1862368227639665e-05], 0, 2.9582161903381348, 1580014702.7022607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.445859777678695e-05], 0, 2.858973264694214, 1580014705.5553625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001340047252041226], 0, 1.7107462882995605, 1580014706.8389165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00032527949233870966], 0, 3.6669745445251465, 1580014709.7313354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010108594149151172], 0, 1.4733755588531494, 1580014711.0143318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.466389744649582e-05], 0, 2.784054756164551, 1580014713.7360294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026812980197027885], 0, 3.8658487796783447, 1580014716.6226301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002673549183978727], 0, 3.3767902851104736, 1580014719.5156908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6120662849613038e-05], 0, 2.5462589263916016, 1580014722.0796194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.402323299338063e-05], 0, 2.875288724899292, 1580014724.9129226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011733325613747954], 0, 1.486377239227295, 1580014726.2012188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011651764094396989], 0, 3.092764139175415, 1580014729.0875258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.116165439274423e-05], 0, 2.879617691040039, 1580014731.9570422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3132527166148415e-05], 0, 2.8952765464782715, 1580014734.7890334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000267898868762475], 0, 3.3785104751586914, 1580014737.6833346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.538791267328894e-05], 0, 4.220980882644653, 1580014740.503028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.770433122654553e-05], 0, 2.965219497680664, 1580014743.333239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011542697617858926], 0, 3.0488622188568115, 1580014746.2360606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.990051740664896e-05], 0, 3.3486409187316895, 1580014749.1221251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.317156593924773e-05], 0, 2.740597724914551, 1580014751.8484075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.592481387269483e-05], 0, 2.759777784347534, 1580014754.5712566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.392759797776457e-05], 0, 3.1501777172088623, 1580014757.469137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.730364405493228e-05], 0, 2.817805290222168, 1580014760.29313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002595210818298969], 0, 3.620553493499756, 1580014763.188491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.721595632946378e-05], 0, 1.7007160186767578, 1580014764.5301752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010672689172916448], 0, 1.6304972171783447, 1580014765.825675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.107586001683273e-05], 0, 2.7045421600341797, 1580014768.5515668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.695369046577487e-05], 0, 2.999556064605713, 1580014771.4276285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8607449621785175e-05], 0, 2.730224132537842, 1580014774.1825678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.5259582973298395e-05], 0, 2.7001678943634033, 1580014779.036028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016056801926472947], 0, 2.8747661113739014, 1580014780.3255212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001409382430793567], 0, 3.1381304264068604, 1580014783.211863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010694139388929304], 0, 3.0789237022399902, 1580014786.1109216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013718497481129675], 0, 3.129960060119629, 1580014789.006657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017331042594594595], 0, 3.2279913425445557, 1580014791.8859394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.953850392342848e-05], 0, 3.352255344390869, 1580014794.7791238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.379547087617345e-05], 0, 2.7227821350097656, 1580014797.5130322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00028001816585620007], 0, 3.5412955284118652, 1580014800.4096916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.442726229543636e-05], 0, 2.8897440433502197, 1580014803.268294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.533787283300417e-05], 0, 4.4339611530303955, 1580014806.075513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000165994172071886], 0, 3.637453317642212, 1580014808.9630845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.347920044096224e-05], 0, 3.0961129665374756, 1580014811.8596597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.859227560218708e-05], 0, 3.2608144283294678, 1580014814.7242217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011900527909030691], 0, 3.0714516639709473, 1580014817.6271555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5693688272218595e-05], 0, 3.1759722232818604, 1580014820.51209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.232950212896622e-05], 0, 2.9243690967559814, 1580014823.3471112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026718049610346544], 0, 4.1996800899505615, 1580014826.2448804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00031863491862997427], 0, 3.4549553394317627, 1580014829.136612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.774546240787398e-05], 0, 2.9060850143432617, 1580014832.0115304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013608071768076859], 0, 3.4497623443603516, 1580014834.9156573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001600609253158484], 0, 1.6630682945251465, 1580014836.199856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.895598865517876e-05], 0, 3.214343309402466, 1580014839.0978396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017030733786366532], 0, 3.26627779006958, 1580014841.9840288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002715746694843618], 0, 3.2850029468536377, 1580014844.8717227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.669278303253853e-05], 0, 2.525408983230591, 1580014847.4056733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010492318351962568], 0, 3.055833101272583, 1580014850.2988975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0038610113019226e-05], 0, 2.503176212310791, 1580014852.7915144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016877962807676261], 0, 3.817776679992676, 1580014855.6922493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.07288320045558e-05], 0, 3.0157721042633057, 1580014858.5864723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.433575797085075e-05], 0, 2.8227968215942383, 1580014861.3233244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.709827226035853e-05], 0, 3.007711887359619, 1580014864.1357646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016992556282766785], 0, 2.2297275066375732, 1580014865.4280252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013208620351062427], 0, 2.0264079570770264, 1580014866.7156222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012686058072441944], 0, 3.8654887676239014, 1580014869.593839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.752027885306808e-05], 0, 2.953953266143799, 1580014872.441333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.5380945232769465e-05], 0, 3.0334410667419434, 1580014875.285273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.569583842406071e-05], 0, 3.0333797931671143, 1580014878.180055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010387656337575523], 0, 3.1172034740448, 1580014881.082078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.315567503266889e-05], 0, 2.85359525680542, 1580014883.947563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001762698785903084], 0, 1.6994504928588867, 1580014885.2318325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010446533482701126], 0, 1.4961349964141846, 1580014886.5205302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.571551736945111e-05], 0, 2.945288896560669, 1580014889.3992884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.000271229358611392], 0, 3.3917014598846436, 1580014892.2893345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.550662131794716e-05], 0, 2.7560887336730957, 1580014895.0334218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.451854417794882e-05], 0, 2.7224528789520264, 1580014897.7505472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.81136446668752e-05], 0, 2.8786532878875732, 1580014900.591878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.060709143559144e-05], 0, 3.341911554336548, 1580014903.4826822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6511136990996756e-05], 0, 2.8564860820770264, 1580014908.4578972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018547022940972624], 0, 4.297895908355713, 1580014911.3486276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.795593157366231e-05], 0, 3.0387496948242188, 1580014914.245025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580014905.302176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.388650227284603e-05], 0, 3.5569381713867188, 1580014917.196592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.941058032502171e-05], 0, 2.8235294818878174, 1580014920.0488577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.460849373023662e-05], 0, 2.8344640731811523, 1580014922.8970692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.291155714507852e-05], 0, 3.1384732723236084, 1580014925.7705138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001637859895356442], 0, 1.6629362106323242, 1580014927.0518708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026753100979578283], 0, 4.036871671676636, 1580014929.9477248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015981539971383975], 0, 2.811394453048706, 1580014931.4638145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003174909060958769], 0, 3.6720595359802246, 1580014934.3531535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.610011559964448e-05], 0, 3.05485200881958, 1580014937.2391095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015473111849626976], 0, 3.355696201324463, 1580014940.1127279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.3936094189366134e-05], 0, 2.8633346557617188, 1580014942.950653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.3623488582535e-05], 0, 2.945824146270752, 1580014945.782615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5764689955617845e-05], 0, 2.7341244220733643, 1580014948.5414634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.8879128599850785e-05], 0, 2.806130886077881, 1580014951.349737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00025019991743807857], 0, 1.961514949798584, 1580014952.6364985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.512047538022814e-05], 0, 1.3649108409881592, 1580014953.9241412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013479273584652535], 0, 1.5550260543823242, 1580014955.2146642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.272259158012099e-05], 0, 2.8854503631591797, 1580014958.0566032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.116979709629208e-05], 0, 1.3466227054595947, 1580014959.3412397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.5741746419901564e-05], 0, 2.981208324432373, 1580014962.2192423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001374884013686912], 0, 3.2992775440216064, 1580014965.1035836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011419435754703636], 0, 3.0199201107025146, 1580014967.998528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.451443388469723e-05], 0, 3.7522690296173096, 1580014970.7794175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.525561879138156e-05], 0, 2.872277021408081, 1580014973.6385915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013391194323942492], 0, 3.4834864139556885, 1580014976.5301278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.554112444303712e-05], 0, 2.8271803855895996, 1580014979.3512852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.782493694265207e-05], 0, 2.7943780422210693, 1580014982.11567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.022617322414778e-05], 0, 3.2087948322296143, 1580014984.9565103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.7611910545561635e-05], 0, 2.8443682193756104, 1580014987.716321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5508726349397315e-05], 0, 2.7721426486968994, 1580014990.481805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.720519021526419e-05], 0, 2.8983757495880127, 1580014993.3757982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.203348056023589e-05], 0, 2.761829376220703, 1580014996.1170418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.786508242342797e-05], 0, 3.7076776027679443, 1580014998.943037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.322159245739418e-05], 0, 2.9060964584350586, 1580015001.6687927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.783918706719983e-05], 0, 1.7128863334655762, 1580015002.957064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.878825290990487e-05], 0, 2.489518165588379, 1580015005.4111173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.034412941110362e-05], 0, 3.342742443084717, 1580015008.2991734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001047411951754386], 0, 2.7626354694366455, 1580015010.9056818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0044281673156275e-05], 0, 2.548264503479004, 1580015013.4175472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580015013.7058368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015809005401416765], 0, 3.5680477619171143, 1580015016.4599452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.187855353354007e-05], 0, 1.367114782333374, 1580015017.7449057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.067212396405392e-05], 0, 3.0160114765167236, 1580015020.6402695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.21784571264932e-05], 0, 1.3714702129364014, 1580015021.9289744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.303955826898529e-05], 0, 2.8517074584960938, 1580015028.7326055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.501009970019398e-05], 0, 2.946974754333496, 1580015031.6296134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.0875735123682126e-05], 0, 2.8404030799865723, 1580015034.4995253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.8383105995756513e-05], 0, 2.8404152393341064, 1580015037.2912505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.993205245178721e-05], 0, 3.299755811691284, 1580015040.176804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580015023.2863967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00028184066811998604], 0, 5.1701884269714355, 1580015043.1499722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.945500470273671e-05], 0, 2.3100180625915527, 1580015045.4380178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.484321028210434e-05], 0, 2.918680429458618, 1580015048.3051968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7932862309326586e-05], 0, 2.834743022918701, 1580015051.1585045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.58328150194764e-05], 0, 2.81765079498291, 1580015053.997679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.545680676993689e-05], 0, 2.7717580795288086, 1580015056.7815013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2281776707625196e-05], 0, 2.7913384437561035, 1580015059.4806619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.286967810000329e-05], 0, 3.402606725692749, 1580015062.365914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.970585996285258e-05], 0, 3.304442882537842, 1580015065.2617195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.431205893407109e-05], 0, 2.9974145889282227, 1580015068.1597216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.378293264432385e-05], 0, 3.097677707672119, 1580015071.0455172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.964557700287464e-05], 0, 3.0331366062164307, 1580015073.895678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.1307106258529924e-05], 0, 2.823239803314209, 1580015076.7292764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010051955513402575], 0, 3.1233532428741455, 1580015079.6296496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580015024.7234452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.428833282498948e-05], 0, 3.499971866607666, 1580015082.5755723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0692055355840364e-05], 0, 2.861870288848877, 1580015085.3823178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001030894174217463], 0, 1.3884472846984863, 1580015086.6663656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00027106874208221026], 0, 3.868769407272339, 1580015089.5565765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.66517126115816e-05], 0, 2.8746721744537354, 1580015092.4288511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.1154395427514205e-05], 0, 2.7770209312438965, 1580015095.2284575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.715066401170351e-05], 0, 3.3442838191986084, 1580015098.1164858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.730264792043399e-05], 0, 2.977614164352417, 1580015101.010038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.790643508935509e-05], 0, 2.784583330154419, 1580015103.7873309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010590356939298946], 0, 2.9489667415618896, 1580015106.4822202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.361809001336006e-05], 0, 1.4211761951446533, 1580015107.7628605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016470369597219381], 0, 3.255108118057251, 1580015110.6495135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.2642754431375794e-05], 0, 2.843939781188965, 1580015113.47885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010262163477649166], 0, 3.4660725593566895, 1580015116.35939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.906014202200825e-05], 0, 3.2938265800476074, 1580015119.2508104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.487380133804125e-05], 0, 3.215142250061035, 1580015122.142965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580015024.7243266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.206918344513013e-05], 0, 2.8870632648468018, 1580015125.0314388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.383482706898055e-05], 0, 2.897510051727295, 1580015127.825128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.1026150197061984e-05], 0, 3.464801788330078, 1580015130.4146712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.689253854844784e-05], 0, 2.979264259338379, 1580015133.3113024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.959544454739183e-05], 0, 3.3101813793182373, 1580015136.196924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8743965528911235e-05], 0, 1.273193359375, 1580015137.4850273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010391226145344728], 0, 3.1569406986236572, 1580015140.3827446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001473739340508985], 0, 3.1781539916992188, 1580015143.2817113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002852494841402337], 0, 5.304462432861328, 1580015146.0602596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4583286993215675e-05], 0, 2.6976912021636963, 1580015148.7401175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031787310694444444], 0, 3.637051820755005, 1580015154.5697124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002529717103610675], 0, 3.616241693496704, 1580015157.4649487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030735191862254715], 0, 3.556335210800171, 1580015160.3340933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041164255549898165], 0, 3.7914161682128906, 1580015163.2424362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00027983397553782094], 0, 5.243186950683594, 1580015166.1447427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1222317647942324e-05], 0, 2.5470213890075684, 1580015168.712286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.229206262416861e-05], 0, 2.724942684173584, 1580015171.4115589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.297823547304385e-05], 0, 3.479532480239868, 1580015174.2589667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.581215432204846e-05], 0, 2.9210636615753174, 1580015177.1299243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8280780872883376e-05], 0, 2.8651742935180664, 1580015180.004666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.916878996526865e-05], 0, 2.571805238723755, 1580015182.5254304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.701165397040434e-05], 0, 2.881153106689453, 1580015185.2827568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.821636395020908e-05], 0, 2.8028669357299805, 1580015188.103452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.05869752498561e-05], 0, 2.124594211578369, 1580015189.7357154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.945186938020351e-05], 0, 3.041943073272705, 1580015192.6319895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.388244260817308e-05], 0, 3.0137405395507812, 1580015195.525839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.312894384563361e-05], 0, 2.808634042739868, 1580015198.3407152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013534875023613548], 0, 1.3419625759124756, 1580015199.6295037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9173598341415603e-05], 0, 3.4123153686523438, 1580015202.9745686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000134471852085757], 0, 3.1714067459106445, 1580015205.8746755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010906408928083129], 0, 3.1246402263641357, 1580015208.7406905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.09622436433859e-05], 0, 3.447495937347412, 1580015211.3330884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.364123370334336e-05], 0, 2.770564556121826, 1580015214.0737214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3276033166478284e-05], 0, 2.6343657970428467, 1580015216.6847656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.551559684726763e-05], 0, 2.802328109741211, 1580015219.429713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.514379648724222e-05], 0, 2.9013943672180176, 1580015222.3128788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001626286325203252], 0, 1.3783819675445557, 1580015223.599454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.676919800801126e-05], 0, 2.9680325984954834, 1580015226.4757328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013177624174233452], 0, 1.6697280406951904, 1580015227.7557771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.816219465228455e-05], 0, 1.3095309734344482, 1580015229.0410197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580015151.5635688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001421365614382786], 0, 1.8584015369415283, 1580015230.3980477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019516503472054197], 0, 4.408585786819458, 1580015233.2952209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.485352896304295e-05], 0, 1.3116788864135742, 1580015234.578124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.8197362038494135e-05], 0, 2.83351469039917, 1580015237.4110935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.52512156246542e-05], 0, 2.8598580360412598, 1580015240.2667055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.702200221684804e-05], 0, 4.115753173828125, 1580015243.0218601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.310602969152346e-05], 0, 4.0380284786224365, 1580015245.8703067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010166975294595692], 0, 1.6788811683654785, 1580015247.155946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.880214670849729e-05], 0, 4.335924386978149, 1580015249.84236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.254376179569399e-05], 0, 3.274066686630249, 1580015252.744933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.398321958382279e-05], 0, 1.3586039543151855, 1580015254.0255232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.0920209246815244e-05], 0, 2.4027230739593506, 1580015256.452282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001360193506864211], 0, 1.5281343460083008, 1580015257.7354786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.424974970647881e-05], 0, 2.975301742553711, 1580015260.6132371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011180728253826388], 0, 1.4078617095947266, 1580015261.8947701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.772511654561961e-05], 0, 3.6654796600341797, 1580015264.6855137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00015435246426867666], 0, 3.176133394241333, 1580015267.5886486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002685166287764981], 0, 3.856586456298828, 1580015274.640179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002674102006403415], 0, 2.366926670074463, 1580015275.9326053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.614790984208594e-05], 0, 2.9235153198242188, 1580015278.7622619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00032102572165770073], 0, 3.4631335735321045, 1580015281.6559527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002727734973795435], 0, 4.290255069732666, 1580015284.5563061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.833838059557188e-05], 0, 2.8927645683288574, 1580015287.4040196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.49909603357472e-05], 0, 4.145454406738281, 1580015290.1980438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.71312706068393e-05], 0, 2.9467926025390625, 1580015293.013059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6677919143196776e-05], 0, 2.8907089233398438, 1580015295.8911142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4616381562748935e-05], 0, 2.7274351119995117, 1580015298.5233755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019469864883833496], 0, 4.4485814571380615, 1580015301.4156442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.604398399525786e-05], 0, 3.78654146194458, 1580015304.1946402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.6984546603032005e-05], 0, 3.5725338459014893, 1580015306.6504936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.247240676199472e-05], 0, 3.5187020301818848, 1580015309.5459275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.207006623596696e-05], 0, 2.8314568996429443, 1580015312.2776077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.79701693799961e-05], 0, 3.0682694911956787, 1580015315.1498768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580015315.4389634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011988453645149743], 0, 1.420361042022705, 1580015316.5938344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.44083514041625e-05], 0, 2.7773072719573975, 1580015319.323569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580015319.6132426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010573710526315788], 0, 3.4379172325134277, 1580015322.3196175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3371265378121614e-05], 0, 2.4405007362365723, 1580015324.7487023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.859535915423377e-05], 0, 2.9701733589172363, 1580015327.6043215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.408168477355711e-05], 0, 3.147369623184204, 1580015330.4724417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.780591077909509e-05], 0, 3.4292876720428467, 1580015333.3754692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.922057918496453e-05], 0, 3.1223273277282715, 1580015336.2510242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.177048430136077e-05], 0, 2.6732585430145264, 1580015338.7725518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.5543082461235e-05], 0, 4.152076482772827, 1580015341.5853925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016325112375088324], 0, 3.382873296737671, 1580015344.482603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013825622180916976], 0, 1.9156267642974854, 1580015345.7750912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.75049391062466e-05], 0, 3.127755641937256, 1580015348.6669436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.735481408706167e-05], 0, 2.8304309844970703, 1580015351.4803605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.962438707188371e-05], 0, 2.960571527481079, 1580015354.3367934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.6755070117013754e-05], 0, 2.950666666030884, 1580015357.2295141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.315198590140077e-05], 0, 3.3899307250976562, 1580015360.1176958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001894589339666901], 0, 4.336686849594116, 1580015363.0183053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.723833259782289e-05], 0, 2.854952812194824, 1580015365.7565877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.161968708183222e-05], 0, 3.362786293029785, 1580015368.6396968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.110488801291793e-05], 0, 2.8940718173980713, 1580015371.529119], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00032287433013205284], 0, 3.498758316040039, 1580015374.4287007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001053019656450652], 0, 3.037764072418213, 1580015377.2888377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010324919158589399], 0, 1.5590643882751465, 1580015378.5765536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016800827186092785], 0, 3.272874355316162, 1580015381.4599845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019067913897820652], 0, 3.4744248390197754, 1580015384.338752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001367621027182079], 0, 1.7370188236236572, 1580015385.6277995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010700213724832214], 0, 3.07063627243042, 1580015388.493724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.629586361970218e-05], 0, 2.864445686340332, 1580015391.3375854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002820520943859649], 0, 5.415309190750122, 1580015394.2265656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016438733022731928], 0, 3.2578206062316895, 1580015400.457413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.5697352846918064e-05], 0, 2.9975714683532715, 1580015403.2746303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.160571307898071e-05], 0, 2.5076143741607666, 1580015405.7937055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.571585778188014e-05], 0, 2.839806079864502, 1580015408.2880335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.38486060967465e-05], 0, 3.7549617290496826, 1580015411.0799222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.926672075662407e-05], 0, 2.5607478618621826, 1580015413.5212028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1898144329618004e-05], 0, 2.750311851501465, 1580015416.3059418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.322930217246822e-05], 0, 2.8911514282226562, 1580015419.1746666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0704431359422523e-05], 0, 2.576525926589966, 1580015421.7604954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001541436876097561], 0, 3.370062828063965, 1580015424.6049564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001331112022083278], 0, 1.5917041301727295, 1580015425.8866992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9933596849758795e-05], 0, 2.6056809425354004, 1580015428.4828005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014933252028284332], 0, 3.1832170486450195, 1580015431.3595545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.854334639214932e-05], 0, 1.2917766571044922, 1580015432.6425624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4318739843869064e-05], 0, 2.5818569660186768, 1580015435.2531767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.374890886279233e-05], 0, 3.3469412326812744, 1580015438.139874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.479035302089216e-05], 0, 3.718750238418579, 1580015440.7825716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010453228692380056], 0, 1.450197458267212, 1580015442.066235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.777932804358124e-05], 0, 2.852154016494751, 1580015444.9302816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016234250651333198], 0, 5.486484050750732, 1580015447.7980309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.35690970170866e-05], 0, 3.1953914165496826, 1580015450.6967158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.412829863849254e-05], 0, 2.905350923538208, 1580015453.5141525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010468788043933054], 0, 1.422581434249878, 1580015454.793743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.92643117329406e-05], 0, 3.2929205894470215, 1580015457.6955225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.244148709916743e-05], 0, 1.549252986907959, 1580015458.976938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.148272459661551e-05], 0, 2.8770151138305664, 1580015461.8162363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0514990954105388e-05], 0, 2.526885509490967, 1580015464.3410642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.849447689239151e-05], 0, 3.2863211631774902, 1580015467.2373102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.152816167534722e-05], 0, 2.52609920501709, 1580015469.7654011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012808958028349483], 0, 3.862348794937134, 1580015472.6399376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015399924728049728], 0, 3.920443534851074, 1580015475.495136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.541447380015399e-05], 0, 2.479405403137207, 1580015477.9490025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.507293776445698e-05], 0, 2.8863565921783447, 1580015480.8045049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.836265154364044e-05], 0, 3.695751667022705, 1580015483.7080173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003135865953469875], 0, 2.5717074871063232, 1580015485.5676434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.747627386082999e-05], 0, 2.8275601863861084, 1580015488.359041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.650136764137264e-05], 0, 2.858032703399658, 1580015491.079961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3997380992183616e-05], 0, 2.8858933448791504, 1580015493.795407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001699075063771477], 0, 3.803563356399536, 1580015496.6875494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4704560040668874e-05], 0, 2.8897643089294434, 1580015499.563378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013376722527381346], 0, 3.1769914627075195, 1580015502.455675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2037142342174366e-05], 0, 2.6321651935577393, 1580015505.0303864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.1558250483699834e-05], 0, 2.7785260677337646, 1580015507.7637444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.3760683480707395e-05], 0, 3.425691843032837, 1580015510.6488702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.141747220993009e-05], 0, 2.93515682220459, 1580015513.541565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015431228651685393], 0, 3.8985469341278076, 1580015516.4061065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002770013301204819], 0, 3.6598880290985107, 1580015519.2977135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015478805071053142], 0, 3.857255458831787, 1580015522.1573417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011376249800429843], 0, 3.01660418510437, 1580015528.4983404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.938917820675263e-05], 0, 2.9683837890625, 1580015531.3606153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010801424280323451], 0, 1.406498670578003, 1580015532.6447186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9311913284442703e-05], 0, 2.5315122604370117, 1580015535.159599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.456386429659968e-05], 0, 2.654463052749634, 1580015537.7963264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015967157696146936], 0, 4.149808645248413, 1580015540.6729105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002442673139122014], 0, 2.3091869354248047, 1580015542.4724576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.798026169092598e-05], 0, 2.8642191886901855, 1580015545.3334389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.389587495927012e-05], 0, 2.9192543029785156, 1580015548.228182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.307404175913764e-05], 0, 3.320016860961914, 1580015551.1256855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.488569916088028e-05], 0, 2.807042121887207, 1580015553.906116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.965782371364654e-05], 0, 1.5266566276550293, 1580015555.1919005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.902535413078777e-05], 0, 3.145009994506836, 1580015558.07326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1082297616368903e-05], 0, 2.5508370399475098, 1580015560.6309412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.1377944956697405e-05], 0, 2.838669776916504, 1580015563.4459276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.37932259991119e-05], 0, 2.8899929523468018, 1580015566.1877959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002688298409090909], 0, 3.666656255722046, 1580015569.0752509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.955257528476252e-05], 0, 2.9900779724121094, 1580015571.9747164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.987220805237956e-05], 0, 3.1456139087677, 1580015574.740259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.2042201429131623e-05], 0, 2.6652591228485107, 1580015577.40176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5550057479420946e-05], 0, 1.3045482635498047, 1580015578.6824853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3826695998918625e-05], 0, 1.3026533126831055, 1580015579.9620016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013568056505609846], 0, 3.003405809402466, 1580015582.6763723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001578420910241433], 0, 4.162496089935303, 1580015585.5842052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.395854998613806e-05], 0, 4.180190563201904, 1580015588.320551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001756315636085986], 0, 3.0775153636932373, 1580015591.0422761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.1858429696071976e-05], 0, 2.7298200130462646, 1580015593.790641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010519627864200126], 0, 1.3860771656036377, 1580015595.073743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5105462657868285e-05], 0, 2.9059300422668457, 1580015597.9513779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.912800412863432e-05], 0, 2.810682535171509, 1580015600.7790911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9398633577342415e-05], 0, 2.6290037631988525, 1580015603.2825062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016132684724030853], 0, 5.453450441360474, 1580015606.1773343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016162785822172995], 0, 4.32784366607666, 1580015609.0622237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010810480229033345], 0, 3.164907693862915, 1580015611.9380593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015605901313868613], 0, 3.5418527126312256, 1580015614.818777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00026145514918112536], 0, 2.3683414459228516, 1580015616.7157443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001209135924844674], 0, 3.158015251159668, 1580015619.6123512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014086412427897222], 0, 3.2475709915161133, 1580015622.507512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.507574531212393e-05], 0, 2.866694688796997, 1580015625.3820608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.701951604249383e-05], 0, 2.9943900108337402, 1580015628.2402775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.287752858056266e-05], 0, 2.8326048851013184, 1580015631.0161943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.599576135293009e-05], 0, 2.9419541358947754, 1580015633.9076147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021059384216725558], 0, 3.441152811050415, 1580015636.8003373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.441621887401627e-05], 0, 2.801945924758911, 1580015639.5652196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.818163053398205e-05], 0, 2.8436429500579834, 1580015642.4244041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.184599132898717e-05], 0, 2.7213969230651855, 1580015645.123102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7589395179528486e-05], 0, 2.7449278831481934, 1580015647.887175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.101871729969204e-05], 0, 2.710076332092285, 1580015650.6226954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.47190947016728e-05], 0, 2.7858424186706543, 1580015656.2142606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.843357526109984e-05], 0, 2.786470651626587, 1580015659.0222027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.4630712960761e-05], 0, 3.713263750076294, 1580015661.8453343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580015662.1349056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5497631475086335e-05], 0, 1.3206405639648438, 1580015663.2929227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8955257309447357e-05], 0, 2.516602039337158, 1580015665.7520583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580015666.0410397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.330215645394166e-05], 0, 3.083491563796997, 1580015668.8138504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.490302200331059e-05], 0, 3.0998098850250244, 1580015671.69955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011784337905031225], 0, 2.502448081970215, 1580015672.9875095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.722166836964688e-05], 0, 2.788729667663574, 1580015675.8122845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012659831321434163], 0, 4.255577802658081, 1580015678.7158535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001259073335689046], 0, 3.8819053173065186, 1580015681.597727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.9752596837847165e-05], 0, 2.865243673324585, 1580015684.4829962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.404101598709975e-05], 0, 2.6554384231567383, 1580015687.1561222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.540910077262693e-05], 0, 2.9570415019989014, 1580015690.038412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012204043085365853], 0, 1.3969438076019287, 1580015691.3190408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010770258594757199], 0, 1.3992254734039307, 1580015692.6005237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001591464968603608], 0, 4.4970362186431885, 1580015695.4726744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0002536067906097369], 0, 3.652184009552002, 1580015698.365063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.739045227760316e-05], 0, 3.974179983139038, 1580015701.161081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.878697013517762e-05], 0, 1.3939762115478516, 1580015702.4432151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003183028656833825], 0, 3.45072078704834, 1580015705.3555086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.8223639379939676e-05], 0, 1.2815799713134766, 1580015706.6373055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.673849145794945e-05], 0, 2.913180351257324, 1580015709.535053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017238099539170507], 0, 3.9226672649383545, 1580015712.4268005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012373421280848773], 0, 3.5102198123931885, 1580015715.3152947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.572411030499738e-05], 0, 3.615764617919922, 1580015718.1685896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2012685584017243e-05], 0, 2.429898977279663, 1580015720.6098747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0528127657725506e-05], 0, 2.583463430404663, 1580015723.1632783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014997522464108096], 0, 3.19229793548584, 1580015726.038104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001340471877381658], 0, 3.818899631500244, 1580015728.88572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.663156445625773e-05], 0, 2.893543243408203, 1580015731.7517712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.3735613695857805e-05], 0, 2.845027446746826, 1580015734.5167718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580015653.090016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015852356735751295], 0, 4.523292779922485, 1580015737.4468472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011267738910768537], 0, 1.569486379623413, 1580015738.7276213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019179531139666144], 0, 3.627946615219116, 1580015741.600086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014004926397991911], 0, 1.5960700511932373, 1580015742.8868287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.235713732320034e-05], 0, 2.9323337078094482, 1580015745.7624266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.6853784359272166e-05], 0, 3.117387533187866, 1580015748.6595623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011259415403388885], 0, 3.1316514015197754, 1580015751.555079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015061700799776805], 0, 2.9966156482696533, 1580015754.4670022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015418333549494564], 0, 3.4251227378845215, 1580015757.37112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00019477772161741836], 0, 1.9312286376953125, 1580015758.6609519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0002653364693583273], 0, 2.312612533569336, 1580015760.053378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.859971629192217e-05], 0, 3.047487497329712, 1580015762.8627985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.46770328530645e-05], 0, 2.8090100288391113, 1580015765.6554883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012305120647225298], 0, 1.539731502532959, 1580015769.9594464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.33320963220453e-05], 0, 2.7423267364501953, 1580015772.7421205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.7976809906291834e-05], 0, 2.82026743888855, 1580015775.4877982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.242387655313099e-05], 0, 2.832517385482788, 1580015778.314186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015495070756898412], 0, 2.099370241165161, 1580015779.6044953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3889576181446085e-05], 0, 2.3029825687408447, 1580015781.945098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.685327385248591e-05], 0, 2.8422911167144775, 1580015784.7645247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003869766369319548], 0, 3.5412135124206543, 1580015787.6577501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030363781168517626], 0, 3.2917418479919434, 1580015790.201851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580015790.4923074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4240529889032023e-05], 0, 2.704986095428467, 1580015793.0917742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.008562131211686e-05], 0, 2.742861747741699, 1580015795.85888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.969518065693431e-05], 0, 2.852572441101074, 1580015798.7376747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.580036741647569e-05], 0, 2.7276034355163574, 1580015801.4737346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0353837692182543e-05], 0, 2.7760324478149414, 1580015804.1673977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012447799153807865], 0, 1.7606682777404785, 1580015805.4462695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.445847712607146e-05], 0, 2.596088409423828, 1580015808.0395224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001014370303275374], 0, 1.4683587551116943, 1580015809.3299332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.33517664960892e-05], 0, 2.976302146911621, 1580015812.2039518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012474878155339805], 0, 1.689943790435791, 1580015813.487463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.889300061177046e-05], 0, 3.162989616394043, 1580015816.3905451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012249836341403765], 0, 1.7041974067687988, 1580015817.6751056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.512084995797142e-05], 0, 2.9486284255981445, 1580015820.5568755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.86738589543552e-05], 0, 2.8368704319000244, 1580015823.3657413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.442568560266428e-05], 0, 2.8784799575805664, 1580015826.2534058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.418581007191137e-05], 0, 2.9492013454437256, 1580015829.0945294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011085309644396553], 0, 2.802912473678589, 1580015831.7127252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014970908106897582], 0, 1.552962303161621, 1580015833.0000055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.2385558594814395e-05], 0, 2.878751277923584, 1580015835.7804046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.323462440404864e-05], 0, 1.5927186012268066, 1580015837.3637896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580015767.749509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.940071170062166e-05], 0, 2.9592037200927734, 1580015840.3272417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.621411180942258e-05], 0, 2.841217517852783, 1580015843.1343389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.78907220490311e-05], 0, 2.780247688293457, 1580015845.8704824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00034600182164371777], 0, 4.0659894943237305, 1580015848.7605834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.854602779570278e-05], 0, 2.9147346019744873, 1580015851.6501868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.7282314328797614e-05], 0, 2.911181688308716, 1580015854.5099506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.709280433412518e-05], 0, 3.0148732662200928, 1580015857.3615816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011759061624936128], 0, 3.124171257019043, 1580015860.2476237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.520544296847326e-05], 0, 3.05356502532959, 1580015863.138648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.982965805138248e-05], 0, 2.7454068660736084, 1580015865.917481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.085643932922006e-05], 0, 2.828050136566162, 1580015868.7214205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3240940339436864e-05], 0, 2.791175127029419, 1580015871.4903972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.473558417928569e-05], 0, 2.6270463466644287, 1580015874.1430433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.009532447039731e-05], 0, 2.5144362449645996, 1580015876.6650364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.368259762721251e-05], 0, 2.8239173889160156, 1580015879.5007367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010246454947756607], 0, 1.7251331806182861, 1580015880.7862241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5186321159680864e-05], 0, 2.904722213745117, 1580015883.6711159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.100883071217044e-05], 0, 1.4274065494537354, 1580015886.8310447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580015884.9809954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.25874794765629e-05], 0, 3.068342685699463, 1580015889.796015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.7350473153139077e-05], 0, 2.4257428646087646, 1580015892.2320929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6613645784176815e-05], 0, 2.7265889644622803, 1580015894.973173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015130251553143712], 0, 2.9962470531463623, 1580015897.8711975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2301350820406336e-05], 0, 2.8718152046203613, 1580015900.7171803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.607210831542709e-05], 0, 2.9162395000457764, 1580015903.5210876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011107027757710475], 0, 3.14184308052063, 1580015906.3913639], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.999845610332336e-05], 0, 2.817018747329712, 1580015909.241087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2967509605198104e-05], 0, 2.6850671768188477, 1580015911.9436994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5858719823083594e-05], 0, 2.9551632404327393, 1580015914.8309972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.259815378492617e-05], 0, 2.7862467765808105, 1580015917.6233582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003410554061107575], 0, 4.074758529663086, 1580015920.514777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.221554866665317e-05], 0, 2.9497082233428955, 1580015923.3668466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.322434463803222e-05], 0, 1.3774492740631104, 1580015924.6530964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7216514763117084e-05], 0, 2.9150288105010986, 1580015927.5438793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010122959782404803], 0, 3.0802247524261475, 1580015930.4485145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.373431796908545e-05], 0, 2.843557357788086, 1580015933.2704155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001596709779259965], 0, 1.757279634475708, 1580015934.560854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.245634602784602e-05], 0, 2.996441602706909, 1580015937.417304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.278074013625345e-05], 0, 2.8651533126831055, 1580015940.2336087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.584297155265516e-05], 0, 2.786102056503296, 1580015943.0404625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.691401771684963e-05], 0, 2.784874677658081, 1580015945.7794812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.578105789819684e-05], 0, 3.0639398097991943, 1580015948.6811857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.098561664253927e-05], 0, 2.7787342071533203, 1580015951.4423497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015258558395607748], 0, 1.8367855548858643, 1580015952.7270005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7292229319145145e-05], 0, 2.5162885189056396, 1580015955.2016017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004215724095661265], 0, 3.6620423793792725, 1580015958.0989], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019909541550695826], 0, 1.6752288341522217, 1580015959.3800092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.08799613367936e-05], 0, 2.756873846054077, 1580015962.1580045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.0010385346738186e-05], 0, 2.8351528644561768, 1580015964.9556344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001384707201438233], 0, 3.0933306217193604, 1580015967.8553329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.706012372853992e-05], 0, 3.0337467193603516, 1580015970.750158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8958334199591422e-05], 0, 3.4599711894989014, 1580015974.1860287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.188203498239213e-05], 0, 2.72078275680542, 1580015976.8953624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.332923779846216e-05], 0, 2.951298475265503, 1580015979.77615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.446504441521018e-05], 0, 2.9410505294799805, 1580015982.5122814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.643367590828762e-05], 0, 1.5201284885406494, 1580015983.9438095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3293653802166263e-05], 0, 2.7248690128326416, 1580015986.622815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.936583097595474e-05], 0, 2.9024507999420166, 1580015989.5110528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5014753025922475e-05], 0, 2.620065212249756, 1580015992.13486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2394114394359505e-05], 0, 2.938053846359253, 1580015995.0085907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.21589650274012e-05], 0, 1.4100613594055176, 1580015996.2895117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.416616211376888e-05], 0, 2.9952640533447266, 1580015999.181715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.836518899811599e-05], 0, 2.7895922660827637, 1580016001.9256291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.286598682260455e-05], 0, 2.556044340133667, 1580016004.5003657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001084358398846257], 0, 3.2898457050323486, 1580016007.398062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010323134014169911], 0, 3.104731559753418, 1580016012.3724022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011670702618410333], 0, 1.4597899913787842, 1580016013.6612396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019784825526702595], 0, 3.161118507385254, 1580016016.5564308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013417786237306253], 0, 1.4203076362609863, 1580016017.8466105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.42859066631412e-05], 0, 1.28438401222229, 1580016019.1289396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.63269062350937e-05], 0, 2.8694851398468018, 1580016021.9956567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015978617605746207], 0, 1.7508177757263184, 1580016023.2843716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.064394245435637e-05], 0, 1.716763973236084, 1580016024.9718316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.946878839104407e-05], 0, 2.694962739944458, 1580016027.6740854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1395826599607664e-05], 0, 2.763645887374878, 1580016030.3877406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1037929137917356e-05], 0, 2.8777458667755127, 1580016033.200892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4035558438294184e-05], 0, 2.84946608543396, 1580016036.0305607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.296541638832256e-05], 0, 2.7229769229888916, 1580016038.772289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.13826143680767e-05], 0, 2.895832061767578, 1580016041.6202111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015203544692144372], 0, 2.3805503845214844, 1580016042.9092383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5661453558718865e-05], 0, 3.0117812156677246, 1580016045.7831075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.238849742774687e-05], 0, 2.7676620483398438, 1580016048.5666544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5390826739636906e-05], 0, 3.024202823638916, 1580016051.4505153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015886716008642703], 0, 3.033297538757324, 1580016054.3468661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.9712119161249106e-05], 0, 3.0208547115325928, 1580016057.2051017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00041260469771619196], 0, 3.634122133255005, 1580016060.0909994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.620147014908125e-05], 0, 2.829516649246216, 1580016062.9095454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.096612217384293e-05], 0, 2.890345811843872, 1580016065.7445924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.326819537241075e-05], 0, 2.7730743885040283, 1580016068.4678245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00034214726923076925], 0, 4.106353282928467, 1580016071.3635468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.19259490920589e-05], 0, 2.565916061401367, 1580016073.9296315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.497082496822289e-05], 0, 2.831754207611084, 1580016076.7990036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.828357196700716e-05], 0, 2.9951376914978027, 1580016079.6920097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.81307147556391e-05], 0, 2.770258903503418, 1580016082.4684358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014458289065462753], 0, 3.953805446624756, 1580016085.351383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.114897545141002e-05], 0, 2.983574628829956, 1580016088.220734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.9061459468684225e-05], 0, 2.762068510055542, 1580016090.9813166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.4177578927935016e-05], 0, 2.815541982650757, 1580016093.7052765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.0925299074404253e-05], 0, 2.519758701324463, 1580016096.167515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.196407531461018e-05], 0, 3.064450740814209, 1580016099.0672052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.250982808631058e-05], 0, 2.818830966949463, 1580016101.8732145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000119499753728672], 0, 1.5021276473999023, 1580016103.159494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00041847146066945604], 0, 2.1376028060913086, 1580016104.4448357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019179424731595094], 0, 1.6391942501068115, 1580016105.7265794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018850756317077762], 0, 1.555614709854126, 1580016107.007203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.111688649130444e-05], 0, 2.7217588424682617, 1580016109.7145667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.3503853747111256e-05], 0, 3.45170521736145, 1580016113.0642564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.815014033264033e-05], 0, 2.506155490875244, 1580016115.55753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001260985177152944], 0, 1.4504363536834717, 1580016116.8379545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.637289248583924e-05], 0, 2.8084123134613037, 1580016119.6656969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.483826167352058e-05], 0, 2.755887031555176, 1580016122.4389396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5222036911046806e-05], 0, 2.897660255432129, 1580016125.2963712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.279387944002196e-05], 0, 2.838672399520874, 1580016128.098265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.636082848941514e-05], 0, 2.989797353744507, 1580016132.7541268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0079942352625733e-05], 0, 2.9340593814849854, 1580016135.5773041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4649149377057646e-05], 0, 2.8881897926330566, 1580016138.4634137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012977765117590205], 0, 3.2931630611419678, 1580016141.3535073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.531184327249278e-05], 0, 2.9376864433288574, 1580016144.247632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.358840397736287e-05], 0, 2.9325034618377686, 1580016147.0855644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0022198065407648e-05], 0, 2.519855260848999, 1580016149.6150494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.977232226861663e-05], 0, 2.6600611209869385, 1580016152.2638905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.86177473176352e-05], 0, 2.8884811401367188, 1580016155.1461778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.933506241647669e-05], 0, 2.687263250350952, 1580016157.85785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.097974380714438e-05], 0, 2.760481834411621, 1580016160.6310043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.511272955974843e-05], 0, 2.6263062953948975, 1580016163.280299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.89099944340459e-05], 0, 2.925213575363159, 1580016166.1533976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015184034026406073], 0, 2.9173340797424316, 1580016168.8053014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.343911344473736e-05], 0, 2.8118648529052734, 1580016171.5681386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580016129.426682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.073346777175446e-05], 0, 2.9567363262176514, 1580016174.5316067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.256112629104261e-05], 0, 2.9149515628814697, 1580016177.4181745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5249948289524326e-05], 0, 2.8266422748565674, 1580016180.2149494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.270551856671872e-05], 0, 2.7253429889678955, 1580016182.9358761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012759851495096084], 0, 3.1094493865966797, 1580016185.8066356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.54035664946756e-05], 0, 3.005854368209839, 1580016188.6964393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010338152425193824], 0, 3.068507671356201, 1580016191.5885167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.277675786813692e-05], 0, 3.4406371116638184, 1580016194.4879334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015832893048600883], 0, 3.660900592803955, 1580016197.3806627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.629739031851718e-05], 0, 3.0401008129119873, 1580016200.2588656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.5663998768341e-05], 0, 2.9148664474487305, 1580016203.1248996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00039547385577630613], 0, 3.2814769744873047, 1580016206.023753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.862197824280426e-05], 0, 1.5567708015441895, 1580016207.5919578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017769941248214482], 0, 3.0258212089538574, 1580016210.4913354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580016129.846462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015369770151097597], 0, 3.077392578125, 1580016213.4596844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004164644161939144], 0, 3.6277289390563965, 1580016216.363209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5519619680554005e-05], 0, 2.8747572898864746, 1580016219.216765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.603325806301377e-05], 0, 2.8991129398345947, 1580016222.0009527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.408954245365132e-05], 0, 2.826425790786743, 1580016224.8161387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.2815548850041115e-05], 0, 2.9548585414886475, 1580016227.70855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.6414602436013494e-05], 0, 2.993079423904419, 1580016230.5848362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010784879565979243], 0, 3.0214648246765137, 1580016233.4631171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.3229465843489416e-05], 0, 2.9401028156280518, 1580016236.3607993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.6780323423567974e-05], 0, 2.9842309951782227, 1580016239.2372136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.673207500416558e-05], 0, 2.803138017654419, 1580016242.018077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0426550339366514e-05], 0, 2.8640191555023193, 1580016244.8939812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.393554579081633e-05], 0, 2.9011504650115967, 1580016247.7559636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.391950395001116e-05], 0, 2.7747671604156494, 1580016250.5007088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.199167584593233e-05], 0, 2.9912173748016357, 1580016253.3706703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.625868276099492e-05], 0, 1.5612127780914307, 1580016254.6547048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.746524338940512e-05], 0, 2.891206741333008, 1580016257.504003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002001754411546085], 0, 3.2874929904937744, 1580016262.3364406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.797424841877496e-05], 0, 2.5881567001342773, 1580016264.8978581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580016258.8437796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9355021172048998e-05], 0, 2.551936626434326, 1580016267.5004454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8382751624768384e-05], 0, 2.4384069442749023, 1580016269.9332907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001203453420673077], 0, 1.7835004329681396, 1580016271.2203367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.480492321328606e-05], 0, 3.0544867515563965, 1580016274.0966735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.089331286955743e-05], 0, 2.6667063236236572, 1580016276.7097561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001237721178587839], 0, 2.967766761779785, 1580016279.6051786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.4308091992761815e-05], 0, 2.7882821559906006, 1580016282.3383484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0004167172680519481], 0, 3.6456379890441895, 1580016285.2176666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00041324840286664956], 0, 3.3614165782928467, 1580016288.1182587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010332283063625139], 0, 3.017686367034912, 1580016290.9745102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011555304117514464], 0, 2.897531032562256, 1580016293.7480712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8441072303446935e-05], 0, 2.8599131107330322, 1580016296.5966737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015781603495845746], 0, 1.7343177795410156, 1580016297.8895037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.041084215241616e-05], 0, 3.073481559753418, 1580016300.7864206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013271505571967832], 0, 3.3020076751708984, 1580016303.6829598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.368929001676095e-05], 0, 2.9262406826019287, 1580016306.5517578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3058628337502845e-05], 0, 2.7331693172454834, 1580016309.1876533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001064680995638762], 0, 1.4794189929962158, 1580016310.473816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9567475955561696e-05], 0, 2.728358268737793, 1580016313.176821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.836954975736858e-05], 0, 2.8593077659606934, 1580016316.0549912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010298806073082861], 0, 1.6736211776733398, 1580016317.3347647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.10135320953576e-05], 0, 3.0045242309570312, 1580016320.229411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.202297080277098e-05], 0, 2.83389949798584, 1580016323.0515277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0071119647747075e-05], 0, 2.8723721504211426, 1580016325.9320834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001353316098945661], 0, 1.4274554252624512, 1580016327.2150364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.490236148442617e-05], 0, 2.8119919300079346, 1580016329.9971058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.00113894718433e-05], 0, 2.8618545532226562, 1580016332.8680763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.380963129748313e-05], 0, 2.9377598762512207, 1580016335.7257874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015808680614842372], 0, 3.1621363162994385, 1580016338.622888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.590096406455245e-05], 0, 2.761788845062256, 1580016341.3769617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.014831454574484e-05], 0, 1.3321113586425781, 1580016342.6605158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.190915841138329e-05], 0, 3.1446564197540283, 1580016345.525546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012111890297245048], 0, 1.697444200515747, 1580016346.808115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.31708053984698e-05], 0, 1.4602057933807373, 1580016348.2078323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4277554229275705e-05], 0, 2.642133951187134, 1580016350.8156476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015495617650676505], 0, 1.7522106170654297, 1580016352.1111677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.844172694781987e-05], 0, 2.782045602798462, 1580016354.9082067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.570520635294117e-05], 0, 3.158320426940918, 1580016357.792938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.359407671568628e-05], 0, 2.7279133796691895, 1580016360.5113635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016926711968981794], 0, 1.9141485691070557, 1580016361.799494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011956130955794505], 0, 1.5636663436889648, 1580016363.0824764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.929753070936845e-05], 0, 2.367042064666748, 1580016365.446567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8327517111315546e-05], 0, 2.840531826019287, 1580016368.2736979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.7040102555670394e-05], 0, 1.331657886505127, 1580016369.5534682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.814895435110353e-05], 0, 2.7774734497070312, 1580016372.3299038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8762336140444683e-05], 0, 2.3096208572387695, 1580016377.1731925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.490296857607476e-05], 0, 2.7291178703308105, 1580016379.9195337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011787554758781519], 0, 3.002032518386841, 1580016382.8194277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015823164319133217], 0, 2.0215330123901367, 1580016384.3919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012106158552286848], 0, 3.0630757808685303, 1580016387.2951045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016790510249221186], 0, 3.18471097946167, 1580016390.1908767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.74945722672562e-05], 0, 2.7425200939178467, 1580016392.943213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.064088893949117e-05], 0, 2.696012020111084, 1580016395.6188345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.236809562485306e-05], 0, 2.729788064956665, 1580016398.3496008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2856658480043004e-05], 0, 2.8067173957824707, 1580016401.1758385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.979163492596323e-05], 0, 1.3691868782043457, 1580016402.5236006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3417028452508004e-05], 0, 2.8316447734832764, 1580016405.3370762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.726975310129931e-05], 0, 2.911882162094116, 1580016408.220196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.39915756590827e-05], 0, 2.8522801399230957, 1580016411.0627341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.242805171900897e-05], 0, 2.780639410018921, 1580016413.8083599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3034355920026276e-05], 0, 2.9892001152038574, 1580016416.6904438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012310418587772174], 0, 1.5454702377319336, 1580016417.9706385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.31647188553987e-05], 0, 2.754920721054077, 1580016420.7040193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3357214227925266e-05], 0, 2.2697253227233887, 1580016422.9995673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015298050322152737], 0, 3.023608684539795, 1580016425.8932424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011902878788551143], 0, 3.061929702758789, 1580016428.782456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.633391078553987e-05], 0, 3.055152654647827, 1580016431.6821744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580016431.9716635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019643707333414544], 0, 3.2932190895080566, 1580016434.7318268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.660709429812402e-05], 0, 2.6008753776550293, 1580016437.3411117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.961363781291173e-05], 0, 2.6910898685455322, 1580016440.0528378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021569565107758617], 0, 1.6307611465454102, 1580016441.3359652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.7541590726650415e-05], 0, 2.740299940109253, 1580016444.0847492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019451104335154826], 0, 3.3028883934020996, 1580016446.9588134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.267404304822426e-05], 0, 3.1596171855926514, 1580016449.8565507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.229507815924032e-05], 0, 2.71909761428833, 1580016452.4966106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0499159802979826e-05], 0, 2.774402141571045, 1580016455.193239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0004091991098089172], 0, 3.650066614151001, 1580016458.0765214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003406860148085467], 0, 4.159204006195068, 1580016460.9717212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.325617712405964e-05], 0, 2.8761887550354004, 1580016463.847826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8983768702767358e-05], 0, 2.528254747390747, 1580016466.388541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3027753981294236e-05], 0, 2.9281904697418213, 1580016469.2132657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.625399023750546e-05], 0, 2.865809202194214, 1580016471.990126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8918133844712795e-05], 0, 2.7415060997009277, 1580016474.7567983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7689764950126474e-05], 0, 2.8259572982788086, 1580016477.5913997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6575007607092237e-05], 0, 2.889587640762329, 1580016480.473083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3990522362550775e-05], 0, 2.7665855884552, 1580016483.2311256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011511156541733733], 0, 1.5708403587341309, 1580016484.5113788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.222315843942505e-05], 0, 1.3775818347930908, 1580016485.793709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014465770494878082], 0, 2.4520797729492188, 1580016487.0813675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580016374.9782865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0107638591139348e-05], 0, 2.6235721111297607, 1580016489.7520077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580016374.9784074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0004142630282631038], 0, 3.639688730239868, 1580016494.60262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003965310105755042], 0, 3.5676186084747314, 1580016497.4988995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010906255175213097], 0, 3.0631203651428223, 1580016500.3900843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013486473686337913], 0, 1.4065501689910889, 1580016501.6709068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.251154531952638e-05], 0, 1.3100244998931885, 1580016502.9791873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0401979347937356e-05], 0, 2.8148787021636963, 1580016505.8148613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580016491.1558685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.170177540319027e-05], 0, 2.637545108795166, 1580016508.4932978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.032901030344203e-05], 0, 2.846703052520752, 1580016511.3631878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.262160580543298e-05], 0, 2.939671516418457, 1580016514.2512202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1997261587322594e-05], 0, 2.8194782733917236, 1580016517.0762389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.815965854039695e-05], 0, 1.7584786415100098, 1580016518.3623333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.686719741442012e-05], 0, 2.816986560821533, 1580016521.1821744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.813814648962943e-05], 0, 1.5846834182739258, 1580016522.5911803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4329897336407006e-05], 0, 2.7303831577301025, 1580016525.3012583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.9066300450421874e-05], 0, 2.829702615737915, 1580016528.0841136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.947525442023026e-05], 0, 2.7641172409057617, 1580016530.8511426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.709607454431923e-05], 0, 2.8121376037597656, 1580016533.6914897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014712844419970632], 0, 1.5533339977264404, 1580016534.9808452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.934328176449983e-05], 0, 2.8515396118164062, 1580016537.8055825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.146690955192053e-05], 0, 2.8628177642822266, 1580016540.6634367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.195395984469193e-05], 0, 2.9564208984375, 1580016543.5388906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.284044085689591e-05], 0, 1.3251242637634277, 1580016544.8389008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.085196909417847e-05], 0, 3.158005952835083, 1580016547.7328944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.779010186033838e-05], 0, 2.788407325744629, 1580016550.4817972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.199631776846838e-05], 0, 2.9701764583587646, 1580016553.3578823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001862203596132391], 0, 1.8140602111816406, 1580016554.6444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.314940310103147e-05], 0, 1.3078243732452393, 1580016555.9314651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012534508159939834], 0, 1.5463972091674805, 1580016557.2185173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.894697555574852e-05], 0, 3.145094156265259, 1580016560.0673678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.832872730844794e-05], 0, 1.3809542655944824, 1580016561.3456988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.407028437342613e-05], 0, 3.171647071838379, 1580016564.2426252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.937088661839104e-05], 0, 1.8242309093475342, 1580016565.527026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.812912223452983e-05], 0, 2.8740904331207275, 1580016568.4067438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.267963638099684e-05], 0, 2.8420376777648926, 1580016571.1765635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.000120531582791034], 0, 2.018737554550171, 1580016572.4633517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010214456836122514], 0, 3.1585097312927246, 1580016575.363287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014388254203855766], 0, 3.1214449405670166, 1580016578.2497642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019075679106078663], 0, 3.2140605449676514, 1580016581.1203592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012427963883973223], 0, 3.0237972736358643, 1580016584.0158353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5909956319681835e-05], 0, 2.8799445629119873, 1580016586.8948452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.4135337318283376e-05], 0, 2.734330654144287, 1580016589.6339483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.807604570865657e-05], 0, 2.772775173187256, 1580016592.4144695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.960794804491284e-05], 0, 1.3171653747558594, 1580016593.6995816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.496960121839606e-05], 0, 2.79752254486084, 1580016596.5209296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0341606371882804e-05], 0, 2.896221399307251, 1580016599.3789716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.056572731756704e-05], 0, 2.79123854637146, 1580016602.1848571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580016491.8349092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.782893794983643e-05], 0, 2.9943087100982666, 1580016607.253547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.752867396514415e-05], 0, 2.8857274055480957, 1580016610.1447093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015295567666311462], 0, 1.8261311054229736, 1580016611.4345827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016467987922754674], 0, 3.422717809677124, 1580016614.3311474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010027225748922954], 0, 1.3879871368408203, 1580016615.614649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010239877338403042], 0, 3.0684814453125, 1580016618.5134149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.7895626779425625e-05], 0, 2.7565629482269287, 1580016621.266049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012089293662077223], 0, 3.164804458618164, 1580016624.1642933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.0315422982786174e-05], 0, 2.6856777667999268, 1580016626.8701763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4036489197728534e-05], 0, 2.8419551849365234, 1580016629.7318785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9004056129835534e-05], 0, 2.4332873821258545, 1580016632.1420364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.362161237799872e-05], 0, 2.713679552078247, 1580016634.810209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020535434631538757], 0, 3.1444199085235596, 1580016637.7021978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.048626120428212e-05], 0, 2.784236192703247, 1580016640.508258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001916415495911838], 0, 3.151845693588257, 1580016643.407508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.786368480470185e-05], 0, 2.880876302719116, 1580016646.1900263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.460272970482853e-05], 0, 2.8798179626464844, 1580016649.0553036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014442566723919724], 0, 2.9463000297546387, 1580016651.9229712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016558004013921112], 0, 2.755620002746582, 1580016654.538961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016412709347316974], 0, 3.133732318878174, 1580016657.429945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.745172108173209e-05], 0, 2.936549663543701, 1580016660.2928543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.976562483933927e-05], 0, 1.3745861053466797, 1580016661.617986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.095430146967502e-05], 0, 2.792772054672241, 1580016664.3176067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.424348630580116e-05], 0, 2.9159340858459473, 1580016667.165705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.003044886275242e-05], 0, 2.856403112411499, 1580016670.0473044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012222254420101117], 0, 3.254155397415161, 1580016672.9076116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017367819859838275], 0, 4.116882801055908, 1580016675.7979882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012055334516177129], 0, 3.6923587322235107, 1580016678.6949885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.038029377877221e-05], 0, 2.8773224353790283, 1580016681.5127897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00040752349632818436], 0, 3.639859676361084, 1580016684.4011893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016518009880208868], 0, 3.2238550186157227, 1580016687.29214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.942344366058214e-05], 0, 1.3171100616455078, 1580016688.574254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.554174700864827e-05], 0, 2.944058895111084, 1580016691.4634676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001654449016477331], 0, 3.1903109550476074, 1580016694.3625393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.094970534760751e-05], 0, 2.867846965789795, 1580016697.18322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.549397007248071e-05], 0, 2.9327359199523926, 1580016700.0739126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0718864064867846e-05], 0, 2.974846601486206, 1580016702.8809135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.75727844926921e-05], 0, 2.908263921737671, 1580016705.6957686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016009861072], 0, 1.4675605297088623, 1580016706.978752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.319264802381346e-05], 0, 2.9036307334899902, 1580016709.8590174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.849525456342053e-05], 0, 2.53791880607605, 1580016712.3798225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.527636304188769e-05], 0, 2.820021867752075, 1580016715.1624687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.858578596582757e-05], 0, 2.8421618938446045, 1580016717.9933074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.407952326186512e-05], 0, 2.9964497089385986, 1580016720.887387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.267756261134418e-05], 0, 3.137924909591675, 1580016723.7751849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.640702266932712e-05], 0, 1.2601146697998047, 1580016725.0694246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580016725.3592467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.655302814682437e-05], 0, 2.8903896808624268, 1580016728.023727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.199562864896298e-05], 0, 3.1330251693725586, 1580016733.725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.306056152291105e-05], 0, 1.9727208614349365, 1580016735.2432923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.729148586702305e-05], 0, 1.400684118270874, 1580016736.5594814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1985276722078868e-05], 0, 2.297152042388916, 1580016738.865493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013727962525709585], 0, 1.4973154067993164, 1580016740.151343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0932944832232853e-05], 0, 2.267265558242798, 1580016742.4022255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.3774790445262953e-05], 0, 2.766519784927368, 1580016745.1889994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0150117178385015e-05], 0, 2.4076194763183594, 1580016747.6186585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010549726953381485], 0, 3.14544939994812, 1580016750.506318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5905886687133686e-05], 0, 2.8352103233337402, 1580016753.2797418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.665325111619102e-05], 0, 2.728274345397949, 1580016755.980585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.623898063494689e-05], 0, 2.541666269302368, 1580016758.4933283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6894967738867885e-05], 0, 2.859072208404541, 1580016761.2918935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580016730.075274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6550565466042777e-05], 0, 2.546800136566162, 1580016763.8602512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3347125428959676e-05], 0, 2.704697847366333, 1580016766.4847596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.020650920577897e-05], 0, 2.3708856105804443, 1580016768.876238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.881161860778078e-05], 0, 3.1225101947784424, 1580016771.7749703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2256063222973603e-05], 0, 2.210087776184082, 1580016773.9794817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4816549712388876e-05], 0, 2.7203805446624756, 1580016776.7382214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.3018468306067508e-05], 0, 2.3231654167175293, 1580016779.0503755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.80752776476885e-05], 0, 2.44895076751709, 1580016781.519745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9473293858209838e-05], 0, 2.675973415374756, 1580016784.200218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.966891151578067e-05], 0, 2.480374813079834, 1580016786.6867158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.748936104965269e-05], 0, 2.4903604984283447, 1580016789.1633925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.25444800853485e-05], 0, 3.0007128715515137, 1580016792.007856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.4997847231188075e-05], 0, 3.0693278312683105, 1580016794.8880012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2402276496768277e-05], 0, 2.054586410522461, 1580016796.9616654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.170668520105985e-05], 0, 3.0832417011260986, 1580016799.809545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019927490411129052], 0, 3.2833075523376465, 1580016802.6906173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018404604759720154], 0, 3.1826210021972656, 1580016805.5715287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.36462163557787e-05], 0, 2.6754391193389893, 1580016808.2611237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010369832058709928], 0, 3.107496500015259, 1580016811.146671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3426791961084435e-05], 0, 2.826645851135254, 1580016813.970242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7697740326913566e-05], 0, 2.410953998565674, 1580016816.3967474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020416813474887708], 0, 1.7578027248382568, 1580016817.683604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.763572627894123e-05], 0, 3.047913074493408, 1580016820.5430357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580016820.8328395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4434124304829956e-05], 0, 2.600337505340576, 1580016823.3231366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8324462558161115e-05], 0, 2.558363914489746, 1580016825.8504364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017583896539002106], 0, 2.1390368938446045, 1580016827.136428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016109692554209184], 0, 1.8771255016326904, 1580016828.432928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8018628705406402e-05], 0, 2.808119773864746, 1580016831.185177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.349700738904627e-05], 0, 2.101503849029541, 1580016833.314452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0748299616443043e-05], 0, 2.624908208847046, 1580016835.9471126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.347441222793024e-05], 0, 3.091428756713867, 1580016838.7895513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010096871027973928], 0, 2.8786909580230713, 1580016841.482836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7619395748318077e-05], 0, 2.3479409217834473, 1580016843.827696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0478175904825957e-05], 0, 3.4804131984710693, 1580016849.1089094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.4455685708641075e-05], 0, 2.9084606170654297, 1580016851.9959757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.169214311851407e-05], 0, 2.6553337574005127, 1580016854.67509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1930465849873398e-05], 0, 2.4425554275512695, 1580016857.1283367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9085575792374827e-05], 0, 2.550205945968628, 1580016859.6942875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4387433504008625e-05], 0, 1.3344035148620605, 1580016860.9980912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8938738710239145e-05], 0, 2.350320339202881, 1580016863.3948934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6773689556457893e-05], 0, 2.569234609603882, 1580016865.9431272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6803019733434617e-05], 0, 2.7994930744171143, 1580016868.7316937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7179705546628247e-05], 0, 2.6566314697265625, 1580016871.3923872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.971884067344722e-05], 0, 2.9503633975982666, 1580016874.2858832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9334597183463007e-05], 0, 2.8164730072021484, 1580016877.13138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010783987355950458], 0, 1.5331652164459229, 1580016878.4159036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5423851606475717e-05], 0, 2.7175261974334717, 1580016881.173508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2157256549300007e-05], 0, 2.7017836570739746, 1580016883.83877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2341442354636471e-05], 0, 2.2055139541625977, 1580016885.9731195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.984656446093325e-05], 0, 2.9785585403442383, 1580016888.7819502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.896485675569004e-05], 0, 2.608034610748291, 1580016891.392046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.84367223812978e-05], 0, 2.7237133979797363, 1580016894.021604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.192231647425608e-05], 0, 2.60522723197937, 1580016896.6045518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1602949446254074e-05], 0, 2.7358129024505615, 1580016899.2987406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001547630977223761], 0, 1.8119971752166748, 1580016900.588752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.963782395337177e-05], 0, 3.150608777999878, 1580016903.447677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.5306439876293863e-05], 0, 2.203193187713623, 1580016905.6992931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1801169937552497e-05], 0, 3.494041681289673, 1580016909.2106788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.348968350750373e-05], 0, 2.9538745880126953, 1580016912.108117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.966467223256048e-05], 0, 2.971148729324341, 1580016914.951664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.273531678644763e-05], 0, 3.027696132659912, 1580016917.8412807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021036588367852026], 0, 3.270094633102417, 1580016920.7400508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.0437666416439898e-05], 0, 2.8724944591522217, 1580016923.6207252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.219470708825574e-05], 0, 3.2394232749938965, 1580016926.512754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2626452956203256e-05], 0, 2.677145481109619, 1580016929.1711323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1683629205375664e-05], 0, 2.5833797454833984, 1580016931.7829995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.2847261302642971e-05], 0, 2.303248882293701, 1580016934.1032424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011982537609085476], 0, 1.5602214336395264, 1580016935.3917384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7691837192868016e-05], 0, 2.798842191696167, 1580016938.1479576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8789656463965438e-05], 0, 2.6717798709869385, 1580016940.74969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.503494725949663e-05], 0, 2.7490906715393066, 1580016943.4544938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580016943.7436426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.842503371529308e-05], 0, 2.7116518020629883, 1580016946.3255618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0334372002772003e-05], 0, 2.3870439529418945, 1580016948.7439666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.376694774726291e-05], 0, 2.5776915550231934, 1580016951.3081634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015689104149702474], 0, 1.8066153526306152, 1580016952.596023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.5108770793197764e-05], 0, 2.3863935470581055, 1580016954.9313037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.5969741949295086e-05], 0, 2.7864418029785156, 1580016957.645427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7144446938878008e-05], 0, 2.5057296752929688, 1580016960.1368067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9632782146192263e-05], 0, 2.6554200649261475, 1580016962.768092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9294088986563338e-05], 0, 2.7722723484039307, 1580016965.5065298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.994018502298153e-05], 0, 2.9519999027252197, 1580016970.3373337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.09261594298535e-05], 0, 2.9652514457702637, 1580016973.2354996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020436229238487267], 0, 3.319469690322876, 1580016976.0944407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.619453654501217e-05], 0, 2.6597659587860107, 1580016978.7796175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9334755434636932e-05], 0, 2.585219383239746, 1580016981.3927393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.730892389987888e-05], 0, 1.3599309921264648, 1580016982.6780846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2379794253953592e-05], 0, 2.555220603942871, 1580016985.2354934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.916801117972743e-05], 0, 2.706843852996826, 1580016987.8499837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1340436408038557e-05], 0, 1.9552843570709229, 1580016989.8326006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013316533107749471], 0, 1.5760998725891113, 1580016991.1210353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0698087251924572e-05], 0, 2.667372226715088, 1580016993.770798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.129881573629373e-05], 0, 2.844369411468506, 1580016996.5940757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.597940674992983e-05], 0, 2.937727212905884, 1580016999.457219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.111076422863417e-05], 0, 1.4503405094146729, 1580017000.742905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0799792367835137e-05], 0, 2.891853094100952, 1580017003.5700147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017932067317335244], 0, 2.29268479347229, 1580017004.8607001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.283635947002606e-05], 0, 2.9866645336151123, 1580017007.6960747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.069004477463434e-05], 0, 2.4401261806488037, 1580017010.1480591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.22542187065222e-05], 0, 2.7855515480041504, 1580017012.904576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.603253248660792e-05], 0, 3.033721685409546, 1580017015.770025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000126507704266452], 0, 1.8482666015625, 1580017017.315673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.394296983069887e-05], 0, 3.060026168823242, 1580017020.1805365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2836259996784207e-05], 0, 1.9401288032531738, 1580017022.1407435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6034381436691462e-05], 0, 2.8125312328338623, 1580017024.9211679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012159041326492115], 0, 3.487032651901245, 1580017027.814869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.6749927247376792e-05], 0, 2.805344343185425, 1580017030.5137193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.7866208970280128e-05], 0, 2.506197452545166, 1580017033.027945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8900213460184203e-05], 0, 2.5512402057647705, 1580017035.5267239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.090826979809938e-05], 0, 2.8790392875671387, 1580017038.3787982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7747025502595825e-05], 0, 2.394116163253784, 1580017040.7368076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.007179750846427e-05], 0, 2.9643988609313965, 1580017043.6293643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.778539377920508e-05], 0, 2.7525224685668945, 1580017046.3988464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.219454456244954e-05], 0, 1.3947207927703857, 1580017047.6867783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018146532212692966], 0, 3.738154649734497, 1580017050.548242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3650231734584618e-05], 0, 2.722726583480835, 1580017053.2585292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.61112482554312e-05], 0, 1.5656006336212158, 1580017054.5457058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.929914357578268e-05], 0, 1.5377185344696045, 1580017055.8312943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.395794368687728e-05], 0, 3.088736057281494, 1580017058.6804593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2712636550721396e-05], 0, 2.66961407661438, 1580017061.3277905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0389672738962706e-05], 0, 2.251675605773926, 1580017063.6071658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.234403765261914e-05], 0, 2.60451602935791, 1580017066.1781065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.852626944986344e-05], 0, 1.5845599174499512, 1580017067.4674761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.9137665727871247e-05], 0, 3.0532634258270264, 1580017070.3659573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1504542525225492e-05], 0, 2.468693733215332, 1580017072.855218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1676156084374534e-05], 0, 2.069319486618042, 1580017074.9097795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9841526329442285e-05], 0, 2.716815710067749, 1580017077.5389228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.961015727328249e-05], 0, 2.289466619491577, 1580017079.84201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.145929928544766e-05], 0, 2.867136240005493, 1580017082.64033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.989289933220372e-05], 0, 1.4710326194763184, 1580017085.4368477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.96977619716137e-05], 0, 2.433384895324707, 1580017087.7922843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.5410506529715504e-05], 0, 2.6266019344329834, 1580017090.3824968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.3029116395820766e-05], 0, 2.5318617820739746, 1580017092.9477935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.047820883273067e-05], 0, 2.673799753189087, 1580017095.6641893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.123875427252394e-05], 0, 2.647319793701172, 1580017098.34486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.789434089961358e-05], 0, 2.359405517578125, 1580017100.7099614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.141190529279708e-05], 0, 2.9637115001678467, 1580017103.5999286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.486063376505527e-05], 0, 2.903249740600586, 1580017106.432376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018096563953907095], 0, 2.266202211380005, 1580017107.723823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.778813329565344e-05], 0, 2.7992565631866455, 1580017110.4736607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.3521337651772147e-05], 0, 2.76021146774292, 1580017113.232235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001642653396226415], 0, 1.8700339794158936, 1580017114.5206494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.404380533625309e-05], 0, 2.8363468647003174, 1580017117.278409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.454294652077844e-05], 0, 2.244669198989868, 1580017119.5509758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.435675417961858e-05], 0, 1.7580418586730957, 1580017120.841513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.639527640462631e-05], 0, 2.898185968399048, 1580017123.6779697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.394406703052355e-05], 0, 2.489915609359741, 1580017126.1901479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0847880793576616e-05], 0, 2.643251657485962, 1580017128.8589494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8966429922818128e-05], 0, 2.577691078186035, 1580017131.4616632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010760006592226755], 0, 1.5556752681732178, 1580017132.7481244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6241135311109555e-05], 0, 2.5877621173858643, 1580017135.2891781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1280194788377878e-05], 0, 2.643380880355835, 1580017137.9360142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041340500537909836], 0, 3.5074989795684814, 1580017140.837947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001022928344438099], 0, 3.1702334880828857, 1580017143.7293966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6385343544551684e-05], 0, 2.782010316848755, 1580017146.518543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020655403114044131], 0, 1.6047775745391846, 1580017147.8050258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.8719234411298354e-05], 0, 3.086229085922241, 1580017150.665171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7600172490054115e-05], 0, 2.6061058044433594, 1580017153.2490041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.544377871981084e-05], 0, 2.742910623550415, 1580017155.9672532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5367687262495753e-05], 0, 2.793335199356079, 1580017158.7854688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.5916699620542826e-05], 0, 2.9093985557556152, 1580017161.629124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.09687325357315e-05], 0, 1.651900291442871, 1580017162.9224224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9458838295420245e-05], 0, 2.5283989906311035, 1580017165.4930272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012089157046413503], 0, 1.5429611206054688, 1580017166.7813013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.299692803417215e-05], 0, 1.5292632579803467, 1580017168.0665877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.197976956534474e-05], 0, 2.829784393310547, 1580017170.7701216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.170250287341709e-05], 0, 3.1855266094207764, 1580017173.6539342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.5826640379673687e-05], 0, 2.3539018630981445, 1580017176.0156913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9008580066184307e-05], 0, 2.4608089923858643, 1580017178.4940739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.998970018681188e-05], 0, 2.7268619537353516, 1580017181.2201066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2156415981050138e-05], 0, 3.3013885021209717, 1580017184.5246956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.120670007945725e-05], 0, 1.3405752182006836, 1580017185.8099682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8174196279915016e-05], 0, 2.5443480014801025, 1580017188.2920592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.5193180986303296e-05], 0, 2.4415364265441895, 1580017190.6705666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8872685689228553e-05], 0, 2.2516396045684814, 1580017192.9356856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.18472109823626e-05], 0, 2.9353294372558594, 1580017195.7998197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1632772105208402e-05], 0, 2.3566133975982666, 1580017198.0717633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2360315024667363e-05], 0, 2.2812371253967285, 1580017202.5248656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.9601793321482985e-05], 0, 2.9922382831573486, 1580017205.3306057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6695817690749494e-05], 0, 2.31588077545166, 1580017207.6547427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.032674845733206e-05], 0, 3.233110189437866, 1580017210.5338955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0126849503222e-05], 0, 2.8189098834991455, 1580017213.3415442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580017213.630025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.78156918857227e-05], 0, 2.8925132751464844, 1580017216.3210833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.506267556343991e-05], 0, 3.095505952835083, 1580017219.2171328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.094467628701124e-05], 0, 2.925053834915161, 1580017222.0745487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.361647764261055e-05], 0, 2.927032947540283, 1580017224.9314063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.880162182472481e-05], 0, 2.554278612136841, 1580017227.5138838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.18434880462783e-05], 0, 2.5994458198547363, 1580017230.1383753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.150204986657772e-05], 0, 2.7190005779266357, 1580017232.8651752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.970617602006625e-05], 0, 2.7887208461761475, 1580017235.6586854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.765403596117253e-05], 0, 2.8504700660705566, 1580017238.4705327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.712871881903997e-05], 0, 2.3961894512176514, 1580017240.822644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.504724851269431e-05], 0, 2.4426774978637695, 1580017243.2570527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.0256381588933462e-05], 0, 3.512631416320801, 1580017246.7281413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9108007792483436e-05], 0, 2.4295475482940674, 1580017249.0847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3709201193297525e-05], 0, 2.105499029159546, 1580017251.2385325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017792030447235074], 0, 3.873662233352661, 1580017254.1423635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012515773695214496], 0, 3.2112133502960205, 1580017257.04221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.54784855605889e-05], 0, 2.9330646991729736, 1580017259.91973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015860238999509564], 0, 3.4910385608673096, 1580017262.8230941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0070951297465947e-05], 0, 2.417205810546875, 1580017265.241341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580017199.9142914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8967178913604933e-05], 0, 2.4671525955200195, 1580017267.7972305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.37606168487121e-05], 0, 3.1998424530029297, 1580017270.614364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.2737719851166533e-05], 0, 2.2989261150360107, 1580017272.9340026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0338382992423726e-05], 0, 2.707254648208618, 1580017275.6192315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0969506652227725e-05], 0, 2.6888484954833984, 1580017278.313017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.089617593971472e-05], 0, 2.2685253620147705, 1580017280.5562742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041384535706967215], 0, 3.4889698028564453, 1580017283.4591463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.327600716975995e-05], 0, 3.090714931488037, 1580017286.358692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8944672782208278e-05], 0, 2.400524139404297, 1580017288.7495513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1814448202928993e-05], 0, 2.6746885776519775, 1580017291.4468489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8391470811042453e-05], 0, 2.522430658340454, 1580017293.8766775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6738051511321624e-05], 0, 2.6807281970977783, 1580017296.4489112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.778507185880782e-05], 0, 2.2481908798217773, 1580017298.7118907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000184367979846559], 0, 3.8482303619384766, 1580017301.6065118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.259014554263566e-05], 0, 3.0455398559570312, 1580017304.5010283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0405900065370157e-05], 0, 2.700880765914917, 1580017307.1962664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9586386980419102e-05], 0, 2.7599599361419678, 1580017309.9882443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9331581586336887e-05], 0, 2.7264788150787354, 1580017312.7339969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8730726787825057e-05], 0, 2.3315834999084473, 1580017315.0637732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7783697247825356e-05], 0, 2.476912260055542, 1580017317.565513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7913583759859892e-05], 0, 2.4189164638519287, 1580017319.98475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8251905922681393e-05], 0, 2.5911524295806885, 1580017322.5930445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1555329456140902e-05], 0, 2.5012214183807373, 1580017326.7309866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.178151695369307e-05], 0, 3.135690927505493, 1580017329.6252923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6016779974672858e-05], 0, 2.7719345092773438, 1580017332.3981743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010346920446144868], 0, 3.0934154987335205, 1580017335.2645202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9586473373344766e-05], 0, 2.5863406658172607, 1580017337.8748035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020875808422285864], 0, 3.3523597717285156, 1580017340.7548656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.95424751167987e-05], 0, 2.6579196453094482, 1580017343.3884404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6813833160717588e-05], 0, 2.6242964267730713, 1580017346.0138683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.599921387623895e-05], 0, 3.0052268505096436, 1580017348.8903818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8693458217800965e-05], 0, 2.602653741836548, 1580017351.4702065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.3852988652917272e-05], 0, 2.777513027191162, 1580017354.266625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.9054833434773787e-05], 0, 2.8427560329437256, 1580017357.0362747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.316546639370078e-05], 0, 1.515465259552002, 1580017358.3196912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.149884615975128e-05], 0, 3.029042959213257, 1580017361.1984353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1140961752023156e-05], 0, 2.135843515396118, 1580017363.3058896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001793534350591386], 0, 3.908991575241089, 1580017366.1934848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010009816391810319], 0, 3.1274611949920654, 1580017369.0806794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.588128274129888e-05], 0, 1.6326913833618164, 1580017370.4627128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.137153427328633e-05], 0, 3.273198366165161, 1580017373.3715277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8336564063721655e-05], 0, 2.8871045112609863, 1580017376.1924403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.323978670188223e-05], 0, 2.616909980773926, 1580017378.8365972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.167854684519722e-05], 0, 2.963826894760132, 1580017381.736419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.015527759615129e-05], 0, 2.8034322261810303, 1580017384.4697142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.949331796259842e-05], 0, 3.027540922164917, 1580017387.3628457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7177480550751632e-05], 0, 2.365776777267456, 1580017389.7320168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.547344933865018e-05], 0, 2.4531188011169434, 1580017392.1917517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.2424314139266045e-05], 0, 2.8357627391815186, 1580017394.99135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010260050835983178], 0, 1.5345208644866943, 1580017396.2732408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.062307536671725e-05], 0, 2.946045398712158, 1580017399.1312747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3156217443083396e-05], 0, 2.673358201980591, 1580017401.830319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6346105338755732e-05], 0, 2.7450668811798096, 1580017404.566178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.5672201085641185e-05], 0, 2.961456537246704, 1580017407.4497483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8377600052120923e-05], 0, 2.5820796489715576, 1580017410.046641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.130334116645938e-05], 0, 2.903834342956543, 1580017412.8692412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.0964629822122841e-05], 0, 2.0502769947052, 1580017414.9158487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.868806356904802e-05], 0, 2.634016990661621, 1580017417.5299978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.030523247710649e-05], 0, 2.64382266998291, 1580017420.0899153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8694634942808537e-05], 0, 2.5386571884155273, 1580017422.5567403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.5462731800311198e-05], 0, 2.4336869716644287, 1580017424.9469862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.3550719067414811e-05], 0, 2.494643449783325, 1580017427.3711205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7593073849682736e-05], 0, 2.5406930446624756, 1580017429.934582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.299582136117245e-05], 0, 2.9021966457366943, 1580017432.7569304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1992735318891191e-05], 0, 2.393321990966797, 1580017435.1012228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010080802104044668], 0, 2.965054512023926, 1580017437.7967277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010437616485164657], 0, 3.1117706298828125, 1580017440.6734226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8426614836910706e-05], 0, 2.5533297061920166, 1580017443.255803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.611691226996752e-05], 0, 2.969877004623413, 1580017446.154276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.99666300224694e-05], 0, 2.606444835662842, 1580017448.745066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010204647320681892], 0, 3.0867159366607666, 1580017452.9451518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.767765552730355e-05], 0, 3.1069936752319336, 1580017455.8464277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9278248676189612e-05], 0, 2.8498668670654297, 1580017458.7275581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.180581808931158e-05], 0, 3.108654499053955, 1580017461.5694885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.3870473730451586e-05], 0, 2.8605597019195557, 1580017464.330365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017793471255373084], 0, 3.8646464347839355, 1580017467.228036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.7941341564894634e-05], 0, 2.9451475143432617, 1580017470.0997128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6792384009942007e-05], 0, 2.5539638996124268, 1580017472.6147664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2259923989320574e-05], 0, 2.7711021900177, 1580017475.3632903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.350491201198703e-05], 0, 1.7600760459899902, 1580017476.6484077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.181044023136247e-05], 0, 2.767104148864746, 1580017479.401492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000100883326444198], 0, 1.5758724212646484, 1580017480.6862392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010150562638030595], 0, 1.5306265354156494, 1580017481.9668014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3226064486580562e-05], 0, 2.1169068813323975, 1580017484.1194696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010237883790286836], 0, 3.022611618041992, 1580017487.0215318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001790075844400177], 0, 3.3069939613342285, 1580017489.9244957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019676536719706242], 0, 3.396998405456543, 1580017492.8134565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6471423423107287e-05], 0, 2.7146570682525635, 1580017495.5337393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010339892295188556], 0, 3.023406505584717, 1580017498.3912153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.664467543779056e-05], 0, 2.6141176223754883, 1580017501.013101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7365006134739834e-05], 0, 2.6152803897857666, 1580017503.6653516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.963566131819303e-05], 0, 3.020900011062622, 1580017506.5574605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0374176150965564e-05], 0, 2.501162052154541, 1580017509.0907733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000104551163126538], 0, 3.1469857692718506, 1580017511.9894483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7146467846001134e-05], 0, 2.815169334411621, 1580017514.7521667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9823251565200693e-05], 0, 2.822000026702881, 1580017517.5461824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.723320617548435e-05], 0, 2.9150774478912354, 1580017520.4112778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.633727039508652e-05], 0, 2.524977207183838, 1580017522.9161434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.690364213311968e-05], 0, 2.549689769744873, 1580017525.4504383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.748902201970995e-05], 0, 2.442811965942383, 1580017527.8846812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8790601801267847e-05], 0, 2.608227252960205, 1580017530.5226898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.611536155819005e-05], 0, 2.2524850368499756, 1580017532.7968333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.211781803521032e-05], 0, 2.917717218399048, 1580017539.0507207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024140422952537803], 0, 3.268963098526001, 1580017541.945375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002811975823943662], 0, 2.9717447757720947, 1580017544.8170092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011738646975088968], 0, 2.883375406265259, 1580017547.7122233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000564346091008772], 0, 2.7015888690948486, 1580017549.0340273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00018167225167846124], 0, 1.5959975719451904, 1580017550.3204389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002994877697820245], 0, 1.9142472743988037, 1580017551.6115136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000495659737699877], 0, 4.306624174118042, 1580017554.5097342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010915914290558872], 0, 2.937052011489868, 1580017557.3982508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00033049742541254126], 0, 1.9950270652770996, 1580017558.6865525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.012304485083364e-05], 0, 2.687042713165283, 1580017561.3754773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.327225395215928e-05], 0, 2.897714138031006, 1580017564.2343655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.607819911687025e-05], 0, 2.8697805404663086, 1580017567.1114552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00016021204564054139], 0, 1.4293177127838135, 1580017568.4154527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.57529071209294e-05], 0, 2.845885992050171, 1580017571.2704866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.592698259452971e-05], 0, 1.3722243309020996, 1580017572.559054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00019907043123138033], 0, 2.924240827560425, 1580017575.442253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.265997215112111e-05], 0, 2.9180333614349365, 1580017578.337186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.773470650962145e-05], 0, 2.8481616973876953, 1580017581.217612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030401986642803315], 0, 3.199610710144043, 1580017584.1157877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00022915734055932482], 0, 3.8464579582214355, 1580017587.6270242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009101264160090192], 0, 3.600088596343994, 1580017590.535596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011438179966707678], 0, 2.8196120262145996, 1580017593.373881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.939852432151218e-05], 0, 2.8866209983825684, 1580017596.2524798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020211924848729325], 0, 1.674164056777954, 1580017597.5403156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011430891794522103], 0, 1.4355523586273193, 1580017598.8317835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00033762978244788165], 0, 1.9394609928131104, 1580017600.1241224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00017486156686996298], 0, 3.0171542167663574, 1580017603.0085146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.409977288416403e-05], 0, 2.8784236907958984, 1580017605.8946373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0002313352229536348], 0, 3.070952892303467, 1580017608.7948782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.1791832766131226e-05], 0, 2.7520272731781006, 1580017611.534637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007677289246183206], 0, 3.5800487995147705, 1580017614.429674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002888697566491768], 0, 2.982274055480957, 1580017617.308079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.449270666456427e-05], 0, 2.906176805496216, 1580017620.1935709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002907677917417959], 0, 3.0286002159118652, 1580017623.0895674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.305841445182725e-05], 0, 2.8798766136169434, 1580017625.953655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001731461191393706], 0, 3.0361132621765137, 1580017628.8561862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.346816417671326e-05], 0, 2.979895830154419, 1580017631.7045667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580017535.4978662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.72900564453125e-05], 0, 1.4871861934661865, 1580017633.239499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.353150529737539e-05], 0, 1.8195247650146484, 1580017635.0744836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009188138767123288], 0, 2.6390557289123535, 1580017636.3730993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0009069722844202899], 0, 1.978597640991211, 1580017637.6675856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001787005550597894], 0, 1.3279047012329102, 1580017638.956398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.428375111755466e-05], 0, 2.887298345565796, 1580017641.824411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.510536413356361e-05], 0, 2.8648715019226074, 1580017644.6703262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011463491223574632], 0, 2.882650375366211, 1580017647.5551019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00013617184688750745], 0, 2.962095260620117, 1580017650.4256575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.948611974721481e-05], 0, 1.4741051197052002, 1580017654.084382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.60925419044901e-05], 0, 2.844217300415039, 1580017656.953583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[4.255356626572197e-05], 0, 2.781020402908325, 1580017659.75012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[9.957886377186008e-05], 0, 1.3432705402374268, 1580017661.0370076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00021738082927159492], 0, 3.5341010093688965, 1580017663.9221268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000204772862278481], 0, 3.0547115802764893, 1580017669.5113893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.44405165633116e-05], 0, 2.872389793395996, 1580017672.3758628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00043728947789530785], 0, 3.3898394107818604, 1580017675.2752173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0003237091953376206], 0, 2.9996378421783447, 1580017678.1671734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.315160087957925e-05], 0, 2.8823485374450684, 1580017681.0643778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00023264662552301255], 0, 1.3750605583190918, 1580017682.3561037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.493040530893822e-05], 0, 3.722656726837158, 1580017686.1195683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.156605537113265e-05], 0, 2.9170470237731934, 1580017689.022296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001087130205040872], 0, 2.8314731121063232, 1580017691.8841689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001775192200401696], 0, 3.0542774200439453, 1580017694.7459362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580017651.7421775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.669696855429714e-05], 0, 1.2673842906951904, 1580017696.0940645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003379259149007736], 0, 1.906662940979004, 1580017697.3898668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002992782957326171], 0, 1.6479706764221191, 1580017698.6781957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018434290208832593], 0, 2.9419023990631104, 1580017701.5755274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.993569177189817e-05], 0, 2.8889784812927246, 1580017704.4415042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.51686961891176e-05], 0, 2.877546787261963, 1580017707.3115072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.699113162314216e-05], 0, 2.858280897140503, 1580017710.1802154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011784339034734917], 0, 2.9071757793426514, 1580017713.0667543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010926665120681496], 0, 2.9441492557525635, 1580017715.964515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002539922459799395], 0, 3.004836320877075, 1580017718.8331583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[5.46266087927928e-05], 0, 2.7014353275299072, 1580017721.5646653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00012192621748660498], 0, 1.3054823875427246, 1580017722.8512983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580017651.8906343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001437575966183575], 0, 2.8941831588745117, 1580017725.8047934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.7877318938700825e-05], 0, 2.5962393283843994, 1580017728.4292924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003975235731166913], 0, 3.238568067550659, 1580017731.331661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.411128899502487e-05], 0, 2.8879451751708984, 1580017734.2232926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00022851399840510367], 0, 1.4607586860656738, 1580017735.5094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017549091701680674], 0, 1.3983135223388672, 1580017736.796225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[3.8293589174660056e-05], 0, 2.6885178089141846, 1580017739.432503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.365578695677469e-05], 0, 3.0360443592071533, 1580017742.3224041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.751768539705324e-05], 0, 2.8464174270629883, 1580017745.188013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.435470645597835e-05], 0, 2.9146018028259277, 1580017748.0898674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.420853969648563e-05], 0, 2.900930643081665, 1580017750.9824526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001289816783135637], 0, 1.244084358215332, 1580017752.261653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00017010188038683408], 0, 1.3980751037597656, 1580017753.5487301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002596707842664093], 0, 3.240410804748535, 1580017756.447958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.685731610404513e-05], 0, 2.9250741004943848, 1580017759.334295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003096687243565117], 0, 3.688769578933716, 1580017762.2304947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.480610984990619e-05], 0, 2.8446273803710938, 1580017765.0888405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.053847468495346e-05], 0, 2.837961196899414, 1580017767.932552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012186505657218036], 0, 1.267289400100708, 1580017771.0916643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[9.190866623073862e-05], 0, 3.0404369831085205, 1580017773.9946811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.796124180273987e-05], 0, 2.5941293239593506, 1580017776.6087563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0001842811282192789], 0, 1.4336302280426025, 1580017777.8997767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.745899614567376e-05], 0, 2.8568358421325684, 1580017780.7149343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001670719541640445], 0, 2.9094009399414062, 1580017783.58083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020831094605290565], 0, 1.4340267181396484, 1580017784.8673427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00041270285315222967], 0, 3.272369861602783, 1580017787.763844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.313868636363637e-05], 0, 2.894519090652466, 1580017790.6579695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0009375510976176642], 0, 4.286109447479248, 1580017793.5632281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004638743381253594], 0, 3.2372078895568848, 1580017796.4643767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.73956142708116e-05], 0, 2.9149253368377686, 1580017799.3628495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003344803820480929], 0, 3.594404935836792, 1580017802.258183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.0793702799904096e-05], 0, 2.739560842514038, 1580017805.017136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00026339578705364424], 0, 3.3358287811279297, 1580017807.9175816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027459402817141883], 0, 3.4159770011901855, 1580017810.806612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00028302751795142555], 0, 3.616856098175049, 1580017813.6943512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.242703583495444e-05], 0, 2.9231185913085938, 1580017816.5787911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.254906282936813e-05], 0, 2.894909381866455, 1580017819.468045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011637495652486864], 0, 3.038952112197876, 1580017822.3699994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.41322929613936e-05], 0, 2.8391852378845215, 1580017825.233174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.727694656615717e-05], 0, 2.903386354446411, 1580017828.1311967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00015705409618785616], 0, 2.9308719635009766, 1580017831.0043588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00019538242399999998], 0, 1.436950922012329, 1580017832.2923875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.335821045130641e-05], 0, 2.441068172454834, 1580017834.7545743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[4.2534733331403255e-05], 0, 2.658742666244507, 1580017837.4144921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002547537169662567], 0, 3.0143041610717773, 1580017840.3138692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00010478777795203555], 0, 2.9107444286346436, 1580017843.1972172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580017769.9211855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.301752211339812e-05], 0, 2.5017638206481934, 1580017845.7839663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010974468758630212], 0, 2.84700870513916, 1580017848.6391902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001222983925925926], 0, 1.3143692016601562, 1580017849.941159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.371696125475888e-05], 0, 2.922683000564575, 1580017852.826361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002702595706580367], 0, 1.584953784942627, 1580017854.113226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002762660388751034], 0, 1.6325194835662842, 1580017855.4012644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.973252997291725e-05], 0, 2.695587158203125, 1580017858.0790408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.550865147691157e-05], 0, 2.932248830795288, 1580017860.9715517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00011896774836640133], 0, 1.4436228275299072, 1580017862.2582572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002606475010522908], 0, 3.2976467609405518, 1580017865.153095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00014085398205646935], 0, 2.9282102584838867, 1580017868.029382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[3.8947385991702934e-05], 0, 2.7770583629608154, 1580017870.7881503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00037812558772546263], 0, 3.1435983180999756, 1580017873.6892014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.77085101481339e-05], 0, 2.8803908824920654, 1580017876.5884137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001459252259398842], 0, 2.894984722137451, 1580017879.442058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003751358119083209], 0, 2.8326528072357178, 1580017882.1687658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003766608190943044], 0, 3.12680983543396, 1580017885.0679743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.85886833439506e-05], 0, 2.8620903491973877, 1580017887.9449208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021986449588323352], 0, 1.596832275390625, 1580017889.4057274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.598504694010949e-05], 0, 2.8891615867614746, 1580017894.4506404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[3.6424733973620186e-05], 0, 2.582427978515625, 1580017897.0306408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002773399546241774], 0, 2.9107484817504883, 1580017899.9075546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.729274165666267e-05], 0, 2.9219584465026855, 1580017902.791106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.693856444485791e-05], 0, 2.6014482975006104, 1580017905.4008622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017881535969472404], 0, 3.0128109455108643, 1580017908.3016982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011407605754221655], 0, 2.8721888065338135, 1580017911.1856637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00028574621091679913], 0, 3.6713221073150635, 1580017914.0902526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.024114206487032e-05], 0, 2.9256460666656494, 1580017916.9806125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002842685460003532], 0, 3.630462646484375, 1580017919.872938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.766626806612053e-05], 0, 1.2981138229370117, 1580017921.2141554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00038577703107684896], 0, 3.0771920680999756, 1580017924.095867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0007418871509866911], 0, 3.6387782096862793, 1580017927.005029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.688358263363538e-05], 0, 2.895172595977783, 1580017929.8922248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00014008025615806424], 0, 2.8895115852355957, 1580017932.7729814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020415640216061963], 0, 1.761565923690796, 1580017934.061085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023761782969432315], 0, 1.8211846351623535, 1580017935.4899437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.365541379965787e-05], 0, 1.2926931381225586, 1580017936.7771933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.885518430569473e-05], 0, 2.876620292663574, 1580017939.6130407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021069915076858288], 0, 1.4198999404907227, 1580017940.8999135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00015094522563767167], 0, 2.9538934230804443, 1580017943.800822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.335290940514884e-05], 0, 3.0156383514404297, 1580017946.6988714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012185619944025311], 0, 1.2630681991577148, 1580017947.982503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00020877650338541666], 0, 2.999235153198242, 1580017950.861245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.811906958262558e-05], 0, 2.9466798305511475, 1580017953.7625322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00014895975378450578], 0, 1.6336760520935059, 1580017955.0508466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003809726141265703], 0, 3.149278402328491, 1580017957.938169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00023985227584663582], 0, 3.1814866065979004, 1580017960.8253858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0004058264220991694], 0, 3.1548569202423096, 1580017963.7225635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013730461161870993], 0, 1.3057115077972412, 1580017965.0085633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007630188490853658], 0, 2.176826000213623, 1580017966.3025348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.865625120797517e-05], 0, 2.7621448040008545, 1580017969.0850327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00023033787535653167], 0, 2.9684672355651855, 1580017971.9840217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0001649601874642244], 0, 1.570878028869629, 1580017973.4233239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.861813509790416e-05], 0, 2.856757164001465, 1580017976.2903087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.383907834210839e-05], 0, 2.9274590015411377, 1580017979.183371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0003928887045233463], 0, 3.21877384185791, 1580017982.083397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001519302492428831], 0, 1.398895502090454, 1580017983.3726096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002652788594890511], 0, 3.2856695652008057, 1580017986.2477202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002622807633885102], 0, 3.071706533432007, 1580017989.1510732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011029541422021488], 0, 2.8552627563476562, 1580017992.0373635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010885895508299879], 0, 1.352492094039917, 1580017993.3254101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0001528539966407085], 0, 1.3773620128631592, 1580017994.6117108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.657707471139185e-05], 0, 2.87130069732666, 1580017997.470398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580017997.7604449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003041826001824263], 0, 2.039565324783325, 1580017998.9211118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001025504353903633], 0, 2.82253360748291, 1580018001.7766461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[9.156596448118586e-05], 0, 2.9230594635009766, 1580018004.6596582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.205818269525269e-05], 0, 2.8790194988250732, 1580018009.8619857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007660042438330171], 0, 3.5128180980682373, 1580018012.7655394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.45093477121548e-05], 0, 2.8496570587158203, 1580018015.6388302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007676397113647171], 0, 3.6861560344696045, 1580018018.54195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014525220999128669], 0, 1.3552756309509277, 1580018019.8255768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000139824992961634], 0, 1.3428289890289307, 1580018021.117919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000127485128266633], 0, 1.247023344039917, 1580018022.4111428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.804719180038073e-05], 0, 1.2982025146484375, 1580018023.694148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0002673075425673429], 0, 2.9450666904449463, 1580018026.5811224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.515753333602553e-05], 0, 2.9117212295532227, 1580018029.4756532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580018005.9569595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010958045112119775], 0, 2.946460723876953, 1580018032.4474392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.501468617584746e-05], 0, 2.875467300415039, 1580018035.3263683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003420171510914052], 0, 1.431591510772705, 1580018036.6142461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.882066390671696e-05], 0, 2.850689172744751, 1580018039.4959967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.793128449292452e-05], 0, 2.9637434482574463, 1580018042.3871908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.358571447041788e-05], 0, 2.908858060836792, 1580018045.285402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00014876837598454452], 0, 1.3664734363555908, 1580018046.5708992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002791997590570289], 0, 3.6355087757110596, 1580018049.462925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.713508728116431e-05], 0, 2.863051414489746, 1580018052.3252857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.868264846813725e-05], 0, 2.908336639404297, 1580018055.2110412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.223113273700184e-05], 0, 1.2922077178955078, 1580018056.5175369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003658109950045413], 0, 3.0479626655578613, 1580018059.4111474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012170959565955385], 0, 1.2692697048187256, 1580018060.6974156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011100577988257451], 0, 1.275775671005249, 1580018061.9792783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020421460364004044], 0, 3.0508296489715576, 1580018064.8817074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00030557434280476626], 0, 2.067413806915283, 1580018066.1677604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[7.175458288547072e-05], 0, 2.8403730392456055, 1580018068.9602609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[8.382421973663335e-05], 0, 2.8715338706970215, 1580018071.811363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[5.6125591532581756e-05], 0, 2.9230153560638428, 1580018074.6954503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011143344923311818], 0, 2.9714624881744385, 1580018077.5796597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.757049795236106e-05], 0, 2.8989450931549072, 1580018080.477507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.377023705501618e-05], 0, 1.2653639316558838, 1580018081.7592647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.467851572327044e-05], 0, 1.3982458114624023, 1580018083.1661227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00015847490573510774], 0, 1.4042527675628662, 1580018084.4506574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580018006.4680817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0002471577538718494], 0, 2.316534996032715, 1580018086.4391754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010562298986486487], 0, 1.3727226257324219, 1580018087.7220113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002135946085578447], 0, 3.0767405033111572, 1580018090.6240537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0008972631476137625], 0, 4.022631883621216, 1580018093.5360878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580018007.1086028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0002573154950384123], 0, 3.0212481021881104, 1580018096.493674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580018096.783253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[8.67581838961039e-05], 0, 1.2983982563018799, 1580018097.9388902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001476094658858524], 0, 2.8476696014404297, 1580018100.7830684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.92423107266436e-05], 0, 1.3114912509918213, 1580018102.0608616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.3266696997127e-05], 0, 2.885652780532837, 1580018104.9442525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.475845231277978e-05], 0, 2.8990252017974854, 1580018107.8274984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00017587016734048162], 0, 1.4120891094207764, 1580018111.3598032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.677586352997659e-05], 0, 2.8859171867370605, 1580018114.2514954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010646986890114552], 0, 1.3098769187927246, 1580018115.5368445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.358546312755224e-05], 0, 2.8715174198150635, 1580018118.39101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011376414182630357], 0, 1.6907916069030762, 1580018119.9981363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.594217459943449e-05], 0, 2.8892152309417725, 1580018122.8885703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.000141024071950534], 0, 1.3756732940673828, 1580018124.1812835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001399456251530523], 0, 2.9391908645629883, 1580018127.0635583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011662852773960216], 0, 2.9335196018218994, 1580018129.9588242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.106811330169162e-05], 0, 1.295224666595459, 1580018131.244101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.067039241765722e-05], 0, 2.7894411087036133, 1580018134.0440674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.884115639996852e-05], 0, 1.2936887741088867, 1580018135.3320174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014671365417126057], 0, 2.915165662765503, 1580018138.194296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.00039510653872465185], 0, 3.013352155685425, 1580018141.0967293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020811142619542617], 0, 1.4553508758544922, 1580018142.3881931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.739692930411751e-05], 0, 2.9455559253692627, 1580018145.2721872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.313085299172004e-05], 0, 2.9436211585998535, 1580018148.1717532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.768373098740505e-05], 0, 2.9033212661743164, 1580018151.064232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0004275340967399947], 0, 3.2376868724823, 1580018153.9637392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0006752320798828942], 0, 4.024254560470581, 1580018156.8700233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580018157.16195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.00043590329370440424], 0, 3.198847770690918, 1580018159.9312115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[6.830879388505941e-05], 0, 2.908095598220825, 1580018162.8306463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[6.87224674520852e-05], 0, 2.8746840953826904, 1580018165.713623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00030790915563231626], 0, 3.2600440979003906, 1580018168.5963478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.000578747791354055], 0, 4.29018497467041, 1580018171.503774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.138772726465364e-05], 0, 2.8868610858917236, 1580018174.3903687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.0003392053084998307], 0, 1.981151819229126, 1580018175.6828341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011611584296657382], 0, 1.2731034755706787, 1580018176.9616494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.909244878386396e-05], 0, 1.3054640293121338, 1580018178.2430303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023215600787766447], 0, 1.6305696964263916, 1580018179.5333548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011390760308354249], 0, 2.972203254699707, 1580018182.3916085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010121623083187171], 0, 2.8970682621002197, 1580018185.2884376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010405273095728255], 0, 2.942117929458618, 1580018188.1900673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[7.190108473238628e-05], 0, 1.277811050415039, 1580018189.4755774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0001753722049412277], 0, 2.954749345779419, 1580018192.3711417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[8.342671213256724e-05], 0, 1.366304874420166, 1580018193.6555808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.00015364977484264735], 0, 3.266615629196167, 1580018196.5496242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[6.322899307679923e-05], 0, 2.8595643043518066, 1580018199.3756666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00015226929227089253], 0, 1.3884882926940918, 1580018200.6809819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013054771868433812], 0, 3.107450008392334, 1580018207.0251164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.429375908964752e-05], 0, 2.904654026031494, 1580018209.9072108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.8325219198900026e-05], 0, 2.9349889755249023, 1580018212.8031669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.285918615512928e-05], 0, 2.8337595462799072, 1580018215.6452582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001563794398249453], 0, 1.516425371170044, 1580018216.9278905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0006171540015273005], 0, 4.2288148403167725, 1580018219.8374188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006104327827729505], 0, 3.3824939727783203, 1580018222.7420447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.511976220645961e-05], 0, 2.7440402507781982, 1580018225.4960566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019362763402361137], 0, 1.414414405822754, 1580018226.7791324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019563573769100167], 0, 2.9699347019195557, 1580018229.6739957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.609422367019096e-05], 0, 2.871347188949585, 1580018232.5629094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.252147643817273e-05], 0, 3.0895395278930664, 1580018235.4389396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003115926913484022], 0, 4.477409601211548, 1580018238.3168023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003344142865448505], 0, 3.130526542663574, 1580018241.210568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001437008385066514], 0, 1.5586037635803223, 1580018242.5029483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006173737756973634], 0, 3.3891332149505615, 1580018245.410063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.150225623663579e-05], 0, 1.2608473300933838, 1580018246.6914775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014100115813105092], 0, 1.5696029663085938, 1580018247.9840207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001560267451537106], 0, 3.62302827835083, 1580018250.8508902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017542354605335384], 0, 2.9603705406188965, 1580018253.7291334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.97807841113943e-05], 0, 3.417558431625366, 1580018256.615768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003122772042047888], 0, 4.423494577407837, 1580018259.5009825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00024984101017692185], 0, 3.182830333709717, 1580018262.3709154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008221037112353839], 0, 3.5254299640655518, 1580018265.2874715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.675992262864228e-05], 0, 2.887451648712158, 1580018268.1820943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011686318583102292], 0, 3.5471184253692627, 1580018271.0586233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.842888008783625e-05], 0, 1.3692312240600586, 1580018272.4738526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.50982084989014e-05], 0, 2.9337732791900635, 1580018275.3573372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019754800159079783], 0, 3.1067116260528564, 1580018278.2548952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580018203.8527975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.96286542163153e-05], 0, 2.8833141326904297, 1580018281.148069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013243857847199204], 0, 3.374620199203491, 1580018284.0220988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.658091722770642e-05], 0, 2.901996612548828, 1580018286.9112906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012550801203313017], 0, 3.521266460418701, 1580018289.7980266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.72149546879572e-05], 0, 2.9478530883789062, 1580018292.683137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003139547477919529], 0, 4.413375616073608, 1580018295.5595198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001263531117633061], 0, 3.3893043994903564, 1580018298.4249437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.249318398041273e-05], 0, 2.9644031524658203, 1580018301.3073702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.426252329248334e-05], 0, 2.89639949798584, 1580018304.1947055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.7630568538618084e-05], 0, 2.8766345977783203, 1580018306.9915977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020260889736842106], 0, 1.4020538330078125, 1580018308.2757576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012581243475868575], 0, 3.3192758560180664, 1580018311.1534848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010345914057013015], 0, 1.3466613292694092, 1580018312.434719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012768780005103996], 0, 1.4114694595336914, 1580018313.7195086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00022964423833947748], 0, 2.7187445163726807, 1580018316.3392053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010384639508080613], 0, 3.008237361907959, 1580018319.2350628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580018204.2547185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.495687595100816e-05], 0, 2.8953139781951904, 1580018322.1922553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023254779027136259], 0, 3.4117767810821533, 1580018327.876494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019788466661034134], 0, 1.6523191928863525, 1580018329.3355305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.094395090239214e-05], 0, 2.7423691749572754, 1580018332.1002736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015876079821162443], 0, 3.025209665298462, 1580018334.9734995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.365951796607501e-05], 0, 2.8678605556488037, 1580018337.8701038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016131710098447175], 0, 3.2367002964019775, 1580018340.7316213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001360897794557823], 0, 1.3060274124145508, 1580018342.013559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002998632624813711], 0, 3.5730016231536865, 1580018344.9054284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003038386885956645], 0, 3.1129841804504395, 1580018347.8004105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.067459349635932e-05], 0, 2.77636456489563, 1580018350.607216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.59904485135103e-05], 0, 2.718714714050293, 1580018353.3401632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.856721144342194e-05], 0, 2.8673951625823975, 1580018356.2275715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002691022862627274], 0, 3.173790693283081, 1580018359.1245315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019539190515222485], 0, 1.3592123985290527, 1580018360.408377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.263869532557506e-05], 0, 2.8868815898895264, 1580018363.2934008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00022576928812613367], 0, 3.3507838249206543, 1580018366.2014306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.812255937752455e-05], 0, 2.857327938079834, 1580018369.0733652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001762570545486539], 0, 1.539337158203125, 1580018370.3555627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.4720956571776736e-05], 0, 2.9485228061676025, 1580018373.2570746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.916611602117581e-05], 0, 3.0250916481018066, 1580018376.1323314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029044039856244384], 0, 3.430457353591919, 1580018379.0370579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002781856985048373], 0, 4.279162883758545, 1580018381.8857126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.322986791343214e-05], 0, 2.895658493041992, 1580018384.7752385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.234420466682145e-05], 0, 2.91446852684021, 1580018387.6647913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006115128807896735], 0, 4.344545602798462, 1580018390.5643146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.930691295208656e-05], 0, 2.9217121601104736, 1580018393.4493322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580018324.629636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016239364122528428], 0, 3.253140687942505, 1580018396.3687794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010322883282613107], 0, 1.3648278713226318, 1580018397.6709545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000195994522971652], 0, 1.4012906551361084, 1580018398.9565136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026907196262778614], 0, 4.188549518585205, 1580018401.842811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580018324.667039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001633007410830091], 0, 1.870833158493042, 1580018403.206177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006235344602009274], 0, 3.409655809402466, 1580018406.108128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003094570102277113], 0, 4.376758575439453, 1580018408.9929655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.074765813830988e-05], 0, 2.9225871562957764, 1580018411.884598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.5300034043497564e-05], 0, 1.3462097644805908, 1580018413.184767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013402316623850168], 0, 3.0996220111846924, 1580018416.08758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031575829125640015], 0, 4.43912410736084, 1580018418.9725404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.428071101270696e-05], 0, 1.3368403911590576, 1580018420.25868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.386148370122007e-05], 0, 2.881836175918579, 1580018423.1080527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018451204350230412], 0, 1.5118820667266846, 1580018424.395696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.486236012235818e-05], 0, 2.8747432231903076, 1580018427.2904584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016944430517941775], 0, 1.5275287628173828, 1580018428.5755641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.019698037594639e-05], 0, 2.8764450550079346, 1580018431.4734945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.079031382739493e-05], 0, 3.1600430011749268, 1580018434.375226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018070012409167132], 0, 3.0553951263427734, 1580018437.2739925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029299583588064047], 0, 3.123683214187622, 1580018440.1621013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.733198058414232e-05], 0, 2.881474018096924, 1580018445.3085027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019395376948012967], 0, 2.9444329738616943, 1580018448.2093284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.645539195852826e-05], 0, 2.877209424972534, 1580018451.0455668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.432787583583583e-05], 0, 2.8521013259887695, 1580018453.925358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.894706395452123e-05], 0, 1.4270081520080566, 1580018455.2118979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.768335092525836e-05], 0, 2.8645756244659424, 1580018458.1089022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000248467265885256], 0, 3.0559990406036377, 1580018461.0027115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020061505547766875], 0, 1.4223952293395996, 1580018462.288977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021207372060766183], 0, 2.9546542167663574, 1580018465.1736677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001348213954092318], 0, 3.024259567260742, 1580018468.0621824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.534546254123657e-05], 0, 3.4378340244293213, 1580018470.9419966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580018471.2315333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5112584784461095e-05], 0, 2.847391128540039, 1580018473.9825692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020212100903614457], 0, 3.084688663482666, 1580018476.8736942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.7758056505257137e-05], 0, 2.94003963470459, 1580018479.7700434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.04182495963836e-05], 0, 2.716996192932129, 1580018482.3845747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002954480627948113], 0, 2.2206900119781494, 1580018483.6801274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.260734767228433e-05], 0, 2.8262012004852295, 1580018486.5121777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2657556067456664e-05], 0, 2.770766258239746, 1580018489.2581177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002559504531597333], 0, 3.122985363006592, 1580018492.1566103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010886630454698553], 0, 3.052576780319214, 1580018495.0539556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.687749936492428e-05], 0, 2.7843472957611084, 1580018497.8850613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.4004712331518344e-05], 0, 2.7855162620544434, 1580018500.6356945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2887815116599826e-05], 0, 2.8043763637542725, 1580018503.4274478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013266327173823458], 0, 3.4776787757873535, 1580018506.3221183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002604512068854049], 0, 3.2053534984588623, 1580018509.2164323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015692044149937263], 0, 1.4102182388305664, 1580018510.4993165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017796674056864698], 0, 3.37542724609375, 1580018513.391462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020306883519518012], 0, 2.9862842559814453, 1580018516.2972317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011526238457155068], 0, 2.959871292114258, 1580018519.2045784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000266744249668215], 0, 4.155930280685425, 1580018522.0962706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.269000081234769e-05], 0, 3.438474416732788, 1580018524.9679892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001657023330909091], 0, 3.485987901687622, 1580018527.836045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014000741049248675], 0, 3.575303792953491, 1580018530.7311594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006735451807178631], 0, 3.8914794921875, 1580018533.6368887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010478882111970869], 0, 2.854041337966919, 1580018536.5270796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016087039249043688], 0, 3.349008798599243, 1580018539.3978996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018984668172194777], 0, 3.173085927963257, 1580018542.2953484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.8138782616539186e-05], 0, 2.909254789352417, 1580018545.1845162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018974251722832258], 0, 1.3612778186798096, 1580018546.46898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002193636599755866], 0, 3.140244960784912, 1580018549.3730805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.99865738783649e-05], 0, 1.3337628841400146, 1580018550.6610432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001544475631838869], 0, 3.517582416534424, 1580018553.5284848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024603738557897955], 0, 3.074697256088257, 1580018556.4242423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.539446071515447e-05], 0, 2.930821418762207, 1580018559.3151407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.347915176293203e-05], 0, 3.4675443172454834, 1580018562.2142365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014319795049222428], 0, 1.8110125064849854, 1580018563.502185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001613439067782966], 0, 1.5204646587371826, 1580018564.7924933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.529465128925823e-05], 0, 3.3572957515716553, 1580018570.2895918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.673776484289585e-05], 0, 2.8644444942474365, 1580018573.1828194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.070296375105504e-05], 0, 2.8285298347473145, 1580018576.0381422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.32666838275423e-05], 0, 2.8797447681427, 1580018578.9253767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.998299289312703e-05], 0, 1.6981723308563232, 1580018580.2104053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016079545223760786], 0, 2.9983601570129395, 1580018583.087122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.922791872377191e-05], 0, 2.851365089416504, 1580018585.972688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000255319695900858], 0, 4.1429383754730225, 1580018588.8611202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003143213894511483], 0, 3.101680040359497, 1580018591.7615933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030367236954044816], 0, 3.135319948196411, 1580018594.631836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.048115513553624e-05], 0, 2.9090821743011475, 1580018597.5259707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.668392966424948e-05], 0, 2.8439743518829346, 1580018600.3886404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004908522269546699], 0, 3.255045175552368, 1580018603.2903829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.860319939845512e-05], 0, 1.3190150260925293, 1580018604.5727448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003572348134911771], 0, 3.8933465480804443, 1580018607.450017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.901831277159903e-05], 0, 2.950507879257202, 1580018610.3211436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010759681721579897], 0, 2.954674243927002, 1580018613.2080562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.117500563634314e-05], 0, 2.991694211959839, 1580018616.106603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001010747150058162], 0, 2.776013135910034, 1580018618.919915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.506038936673206e-05], 0, 2.7111377716064453, 1580018621.6292958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.25569054269138e-05], 0, 2.869804620742798, 1580018624.512268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028726041843465857], 0, 3.1666178703308105, 1580018627.4068818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016241044422009087], 0, 3.254451274871826, 1580018630.2981846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001804913813854272], 0, 3.168058395385742, 1580018633.185647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.430851963075485e-05], 0, 2.871917963027954, 1580018636.0771625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.512997513734985e-05], 0, 2.944227695465088, 1580018638.9677632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.646222933662958e-05], 0, 2.854511022567749, 1580018641.8600812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003010425491926399], 0, 3.5056886672973633, 1580018644.7439506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9139893400271166e-05], 0, 3.010370969772339, 1580018647.6368573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.657976321563934e-05], 0, 1.285893440246582, 1580018648.918045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003148678632545419], 0, 4.2709314823150635, 1580018651.8144534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.329976140224647e-05], 0, 2.876142978668213, 1580018654.6586607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.611762544498603e-05], 0, 2.8217344284057617, 1580018657.4806259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012643394690265485], 0, 1.8726122379302979, 1580018658.77158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.807628255918876e-05], 0, 2.920783042907715, 1580018661.6171038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.267239649472961e-05], 0, 1.391036033630371, 1580018662.9021864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011179947945970083], 0, 1.3100645542144775, 1580018664.1910179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00022178548902682335], 0, 1.5051188468933105, 1580018665.475385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.045026996796723e-05], 0, 2.7671380043029785, 1580018668.2451541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00024168506846223293], 0, 3.4949593544006348, 1580018671.1317797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014365926206501506], 0, 1.8069424629211426, 1580018672.4217215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.223484589951843e-05], 0, 1.3388757705688477, 1580018673.7054908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00026066477621359223], 0, 3.113400936126709, 1580018676.5985787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000180595488773553], 0, 2.9900078773498535, 1580018679.4783964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00020842497628458496], 0, 1.3668932914733887, 1580018680.760223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0136131876901594e-05], 0, 2.9184165000915527, 1580018683.6456492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00030110014547837484], 0, 3.4925200939178467, 1580018686.5355387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003163953964214712], 0, 4.096606254577637, 1580018689.4006991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003492587610810811], 0, 3.1704905033111572, 1580018694.5521834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.792219527270257e-05], 0, 1.2489304542541504, 1580018695.8388302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.318526736566186e-05], 0, 2.793990135192871, 1580018698.6201074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008027398545092177], 0, 3.4144375324249268, 1580018701.5220397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003106217615817019], 0, 3.052168130874634, 1580018704.4017916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023383125315273238], 0, 1.4757671356201172, 1580018705.6881218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028855035230547553], 0, 3.145754337310791, 1580018708.5683818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000604011625], 0, 3.208765745162964, 1580018711.4714284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.433263657450362e-05], 0, 2.872683048248291, 1580018714.345926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015048238958740803], 0, 3.1099531650543213, 1580018717.2458599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00026978328358208956], 0, 3.1214044094085693, 1580018720.1360698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.951664069712264e-05], 0, 2.8922126293182373, 1580018723.0252109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.045341701968135e-05], 0, 2.8608322143554688, 1580018725.9194367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019418422030395137], 0, 3.0011696815490723, 1580018728.7875106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001247929501181739], 0, 1.4199097156524658, 1580018730.0773013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014169647591385663], 0, 1.84242844581604, 1580018731.3629937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015762941835921945], 0, 3.5152854919433594, 1580018734.2146184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001321565929254146], 0, 2.925283193588257, 1580018737.1116462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00020008580077009066], 0, 2.9859721660614014, 1580018740.0063672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002089904401085142], 0, 1.3510987758636475, 1580018741.2881062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.138236357317382e-05], 0, 2.7142791748046875, 1580018743.978219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001807787432889691], 0, 3.041015148162842, 1580018746.8571227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002002011482493171], 0, 3.09651517868042, 1580018749.7526104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030068824140508225], 0, 3.6234564781188965, 1580018752.6445775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006031739020542921], 0, 2.441474199295044, 1580018754.5778003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.501413564437194e-05], 0, 2.853736400604248, 1580018757.4371438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013329993109745974], 0, 3.2916460037231445, 1580018760.3219268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.662161697444706e-05], 0, 3.4726316928863525, 1580018763.2190878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002653896574917973], 0, 3.0435569286346436, 1580018764.9616463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.863686484012692e-05], 0, 3.033087730407715, 1580018767.8626404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.093580182810715e-05], 0, 2.8630621433258057, 1580018770.737505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014277424290639088], 0, 3.1883833408355713, 1580018773.635739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001219665241757405], 0, 3.5266263484954834, 1580018776.515901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012353590523900575], 0, 3.5261130332946777, 1580018779.416381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.8937419710695494e-05], 0, 2.9944944381713867, 1580018782.3085692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.553075431550164e-05], 0, 1.5925023555755615, 1580018783.5957437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9055526456675586e-05], 0, 3.0697999000549316, 1580018786.4843175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006099281070208729], 0, 3.586416006088257, 1580018789.3775651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.998076840736294e-05], 0, 2.8705637454986572, 1580018792.2486475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.316672427054595e-05], 0, 2.738410472869873, 1580018794.9756725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00021069188403494837], 0, 2.9487404823303223, 1580018797.8392625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.052611230204131e-05], 0, 1.3248579502105713, 1580018799.125966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00025738618740359895], 0, 1.4563570022583008, 1580018800.4126394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.495590863640028e-05], 0, 2.9473769664764404, 1580018803.300113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015533728794901508], 0, 3.5303802490234375, 1580018806.193363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.24094416332778e-05], 0, 2.875352621078491, 1580018809.0744944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016254449472488235], 0, 1.428290605545044, 1580018810.3602316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.143034067816405e-05], 0, 2.866194486618042, 1580018813.1955435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003615311458665815], 0, 2.484149694442749, 1580018817.3020048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010547638741240248], 0, 2.9173123836517334, 1580018820.1701922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1125058150595135e-05], 0, 2.8963329792022705, 1580018823.0402162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580018814.6507893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013587391872561767], 0, 3.3466765880584717, 1580018825.7636127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006226606267387944], 0, 3.3768255710601807, 1580018828.664417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.52380754027787e-05], 0, 1.261467695236206, 1580018829.9493093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015121768871013004], 0, 2.919919967651367, 1580018832.8455603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.510416488783278e-05], 0, 2.8747313022613525, 1580018835.7456594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00081901376673428], 0, 3.4838638305664062, 1580018838.6510296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002614824883303411], 0, 4.301450729370117, 1580018841.5307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00031513988140585117], 0, 4.501122713088989, 1580018844.4149215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.996023491897086e-05], 0, 2.844818592071533, 1580018847.2834978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030003466023599925], 0, 3.670034408569336, 1580018850.1653059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00019324760235612205], 0, 1.3597137928009033, 1580018851.4519093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014261771800356507], 0, 3.538634777069092, 1580018854.3281062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011766072755820248], 0, 1.3249826431274414, 1580018855.7004602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002534648560188828], 0, 3.1835269927978516, 1580018858.5946848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.736214202220923e-05], 0, 2.855940103530884, 1580018861.4841025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.006631423767489e-05], 0, 1.3540074825286865, 1580018862.7697442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.248912182055553e-05], 0, 2.8863515853881836, 1580018865.6555622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.508423986745868e-05], 0, 2.877661943435669, 1580018868.5440753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014376187714776632], 0, 1.9056906700134277, 1580018869.8355653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012524393191489362], 0, 1.8923606872558594, 1580018871.1193259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.670955187805689e-05], 0, 2.871351718902588, 1580018874.0113282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011260334428073334], 0, 1.3528687953948975, 1580018875.298631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015323837532527172], 0, 1.9913194179534912, 1580018876.5875702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.1252768546088054e-05], 0, 2.908186674118042, 1580018879.4866662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.548983319462609e-05], 0, 3.540663957595825, 1580018882.3738291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008199595562340967], 0, 3.5458602905273438, 1580018885.2745905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.207654855582477e-05], 0, 2.943458080291748, 1580018888.1687217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002989852174887892], 0, 3.610470771789551, 1580018891.0470152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.609277825831598e-05], 0, 2.900554895401001, 1580018893.937538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.094313100191162e-05], 0, 2.9163641929626465, 1580018896.8351755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.590729888268156e-05], 0, 2.862898826599121, 1580018899.7062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.54221902339352e-05], 0, 2.857475757598877, 1580018902.5312402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.471412097806947e-05], 0, 3.014423370361328, 1580018905.4283364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0005899410251916759], 0, 3.395568609237671, 1580018908.333983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002638132777321282], 0, 4.152791500091553, 1580018911.2193015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012949359116186694], 0, 1.7321863174438477, 1580018912.806403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003160343543928924], 0, 4.2612903118133545, 1580018915.6835744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.969743877475064e-05], 0, 3.019202709197998, 1580018918.5565646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012557257586637527], 0, 3.091999053955078, 1580018921.4458675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024841185791256155], 0, 3.094477415084839, 1580018924.3471534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.463125294617263e-05], 0, 2.855975389480591, 1580018927.2059293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.142971494456763e-05], 0, 2.955759286880493, 1580018930.0904608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.326527316727658e-05], 0, 2.8809409141540527, 1580018932.9798503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.310216366272235e-05], 0, 2.8859875202178955, 1580018935.8669856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013376580817610063], 0, 3.4456229209899902, 1580018941.2229784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.233204652173914e-05], 0, 1.2831306457519531, 1580018942.5093074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016116758080965762], 0, 4.164284706115723, 1580018945.302632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4300464781831105e-05], 0, 2.543889284133911, 1580018947.848375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001734069949301487], 0, 4.094385147094727, 1580018950.6265628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.611423978933792e-05], 0, 2.847348690032959, 1580018953.4978344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006034023192206819], 0, 4.461742401123047, 1580018956.395256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002573865775839959], 0, 1.562828779220581, 1580018957.684181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.647217061477722e-05], 0, 1.3318519592285156, 1580018958.9702568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002982375335433655], 0, 3.5782225131988525, 1580018961.8638377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002978511685330347], 0, 3.5407097339630127, 1580018964.7356718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.75654737448955e-05], 0, 2.8863766193389893, 1580018967.6298635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.480034738945265e-05], 0, 2.869886875152588, 1580018970.520253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.302359408639537e-05], 0, 2.7866051197052, 1580018973.3050387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.796232364498646e-05], 0, 1.2763383388519287, 1580018974.5884893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021835316519853637], 0, 3.308791399002075, 1580018977.4836147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002763837714036617], 0, 4.364865064620972, 1580018980.339178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012679815622795328], 0, 3.1259279251098633, 1580018983.2434115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015803817982107355], 0, 3.623554229736328, 1580018986.1044893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019995101817818617], 0, 1.46144437789917, 1580018987.3913734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.2184686045442e-05], 0, 2.810701608657837, 1580018990.2121193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002645201236772487], 0, 3.0634965896606445, 1580018993.089085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.385672883378294e-05], 0, 2.8852105140686035, 1580018995.9891772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013294233479532164], 0, 1.5274791717529297, 1580018997.2751791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017798044501926252], 0, 2.9808871746063232, 1580019000.1713505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006031640056221889], 0, 4.452174186706543, 1580019003.0694869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024183094494449446], 0, 3.057645082473755, 1580019005.966617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0006131456003795067], 0, 3.3777949810028076, 1580019008.874814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.702474097035041e-05], 0, 2.89494252204895, 1580019011.765031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001922534226240038], 0, 3.008197546005249, 1580019014.662773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014832657439703154], 0, 2.95470929145813, 1580019017.5335314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.719887564785232e-05], 0, 2.924586772918701, 1580019020.4205906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017774909977904407], 0, 3.396148681640625, 1580019023.1804671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.991039221813042e-05], 0, 3.0044000148773193, 1580019026.0676324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580018938.450593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.6622615445589403e-05], 0, 1.387204885482788, 1580019027.4215827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00028881315193715406], 0, 3.2893052101135254, 1580019030.3260784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001959766718872357], 0, 1.369936227798462, 1580019031.607968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013357700446022962], 0, 2.9603023529052734, 1580019034.5069377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.790258524624815e-05], 0, 2.9037585258483887, 1580019037.3887901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00021679963312647756], 0, 2.8977274894714355, 1580019040.0682518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012679163078674425], 0, 1.4107966423034668, 1580019041.356761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.203663449358807e-05], 0, 2.849290132522583, 1580019044.1764185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.597447443587546e-05], 0, 2.9657812118530273, 1580019047.0732458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.213024279234259e-05], 0, 2.936652660369873, 1580019049.9688938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021402227307794626], 0, 3.164940118789673, 1580019052.8599553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.7303660274038696e-05], 0, 2.82231068611145, 1580019055.6474798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.067913033426817e-05], 0, 2.894855260848999, 1580019058.5190854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003555464785871965], 0, 3.1451382637023926, 1580019064.2200117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016055212157177227], 0, 1.652907371520996, 1580019065.5084848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002966290767955801], 0, 3.6106340885162354, 1580019068.403021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.436822671279551e-05], 0, 2.860413074493408, 1580019071.2907062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015374693717777352], 0, 3.324566125869751, 1580019074.1811836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001613235390458827], 0, 3.265172243118286, 1580019077.0493135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00037176156248561567], 0, 3.1832447052001953, 1580019079.9517312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017487368169900365], 0, 1.3552474975585938, 1580019081.235375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.497962530639844e-05], 0, 1.2867622375488281, 1580019082.5226302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015526996474358974], 0, 3.542078971862793, 1580019085.3951116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00026053928162601624], 0, 4.162721157073975, 1580019088.2772624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012668810967436726], 0, 3.3278181552886963, 1580019091.1636798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.030586440899581e-05], 0, 2.882751226425171, 1580019094.0554395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00022704107464571348], 0, 3.4185328483581543, 1580019096.9625242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019417062952578325], 0, 2.9657719135284424, 1580019099.8251395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010734325053447354], 0, 3.0256237983703613, 1580019102.7077644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012755573153336728], 0, 1.3800899982452393, 1580019103.9964526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.194744765878026e-05], 0, 2.7385101318359375, 1580019106.761295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.5792798229843725e-05], 0, 2.930462121963501, 1580019109.657169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.924906072675546e-05], 0, 2.716611385345459, 1580019112.3936334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.332675553635578e-05], 0, 2.9157345294952393, 1580019115.2830627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017296926419327007], 0, 1.512669563293457, 1580019116.5688798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.170405762438575e-05], 0, 2.9128286838531494, 1580019119.4506094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.455508391279343e-05], 0, 2.895681142807007, 1580019122.350425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.146876577291536e-05], 0, 2.894547939300537, 1580019125.2433956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014248500748832702], 0, 2.947956085205078, 1580019128.1437197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.729079375419101e-05], 0, 2.8831639289855957, 1580019131.036325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031522632554945056], 0, 4.286511182785034, 1580019133.9261277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.577056537294016e-05], 0, 2.841120719909668, 1580019136.7676308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.378299130709657e-05], 0, 2.9244208335876465, 1580019139.661967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00021392619917673616], 0, 3.177312135696411, 1580019142.5549576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017754654890059552], 0, 4.053148984909058, 1580019145.3616772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2703989151705946e-05], 0, 2.783515214920044, 1580019148.1276855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.4186195301852e-05], 0, 2.887800693511963, 1580019151.0007305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001810547194218609], 0, 1.510878324508667, 1580019152.2896783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00024626049770782395], 0, 3.050800323486328, 1580019155.1869164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001141669936436189], 0, 3.066052198410034, 1580019158.0822961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001956225679647318], 0, 3.1141185760498047, 1580019160.9527771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.438417696617889e-05], 0, 2.8960769176483154, 1580019163.8184001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.150353438618329e-05], 0, 2.8697943687438965, 1580019166.6555636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.605621436077058e-05], 0, 2.807943105697632, 1580019169.43481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.250565683271952e-05], 0, 2.8919320106506348, 1580019172.3262904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016142337105788424], 0, 3.0447561740875244, 1580019175.2280192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580019060.9947946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.014430293696586e-05], 0, 2.929396152496338, 1580019178.193071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580019060.9949305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028220726073131954], 0, 4.241399049758911, 1580019181.1356432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00022792563169104073], 0, 2.9768173694610596, 1580019184.021528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.75745637235048e-05], 0, 1.2602343559265137, 1580019187.867433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003057242775658146], 0, 3.1180098056793213, 1580019190.7460334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002282059016323024], 0, 2.934616804122925, 1580019193.611795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012646526415691238], 0, 3.2615745067596436, 1580019196.4878273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.70068670682731e-05], 0, 1.284172534942627, 1580019197.7750866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019369081874021438], 0, 3.08978009223938, 1580019200.6659086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015514494440146975], 0, 3.523869514465332, 1580019203.54807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.911521194147886e-05], 0, 1.3247859477996826, 1580019204.8349302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4932880225752506e-05], 0, 2.6996583938598633, 1580019207.5523403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000822104975088968], 0, 3.4813570976257324, 1580019210.462951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.413009609087419e-05], 0, 2.748600482940674, 1580019213.1887765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.339291180901083e-05], 0, 2.8502023220062256, 1580019216.0716662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0006010996178678679], 0, 4.1906421184539795, 1580019218.9529746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.116457664595326e-05], 0, 2.898308515548706, 1580019221.8290148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001751449181532004], 0, 1.64272141456604, 1580019223.116402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008203706044738181], 0, 3.591308355331421, 1580019226.0221722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003007073045912654], 0, 3.6115357875823975, 1580019228.916669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.50986371538306e-05], 0, 2.9187614917755127, 1580019231.802611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019078433967841096], 0, 3.0409886837005615, 1580019234.6942003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.802623658962059e-05], 0, 3.021324396133423, 1580019237.5913613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.700143380306193e-05], 0, 1.2475156784057617, 1580019238.873766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.026449886769444e-05], 0, 2.934149742126465, 1580019241.7685642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0004670146476383657], 0, 3.3236539363861084, 1580019244.667242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015421267724550897], 0, 2.2240092754364014, 1580019246.2430763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.194577475111704e-05], 0, 2.815119981765747, 1580019249.0872686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002607924756572542], 0, 4.236657381057739, 1580019251.9778697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012532404614785993], 0, 3.066911458969116, 1580019254.867666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010721319745291095], 0, 1.3674559593200684, 1580019256.1511526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003111120099378882], 0, 1.554962396621704, 1580019257.437357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006721578771345273], 0, 3.838392734527588, 1580019260.3410616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.244590974366892e-05], 0, 2.937580108642578, 1580019263.2386239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580019263.5282245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.444478064270291e-05], 0, 2.7626829147338867, 1580019266.1425488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017865709030470914], 0, 2.981070041656494, 1580019269.0317156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013076994040773655], 0, 1.3382656574249268, 1580019270.3178146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9002375986202345e-05], 0, 2.931140422821045, 1580019273.19879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001743193230248307], 0, 4.155632734298706, 1580019275.987682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006750818113445378], 0, 4.004356861114502, 1580019278.882293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013127870636065573], 0, 1.5958771705627441, 1580019280.1682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.716368622385199e-05], 0, 2.9040274620056152, 1580019283.0582106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002656908910171731], 0, 4.164371967315674, 1580019285.948996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.741600573468946e-05], 0, 2.9131767749786377, 1580019288.8445528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003057339288687098], 0, 3.1714224815368652, 1580019291.7425866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014358840040068688], 0, 1.821782112121582, 1580019293.0300736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.302610773352569e-05], 0, 2.89652681350708, 1580019295.9172828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001619851477463371], 0, 3.2556586265563965, 1580019298.563423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022586555079006772], 0, 3.0131921768188477, 1580019301.4338207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.583915693925623e-05], 0, 2.6940605640411377, 1580019304.1497073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.12892452552957e-05], 0, 1.2654368877410889, 1580019307.3240838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00022834215645483043], 0, 3.2410922050476074, 1580019310.205422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012783118753716257], 0, 1.4091227054595947, 1580019311.5612814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.99971344292804e-05], 0, 2.947927236557007, 1580019314.455189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006857385260703688], 0, 3.8675692081451416, 1580019317.3676221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.685213828370278e-05], 0, 2.8578991889953613, 1580019320.2635956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.772947250743692e-05], 0, 1.3730673789978027, 1580019321.568996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.318184218624977e-05], 0, 1.287621259689331, 1580019322.8803217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.175219518737068e-05], 0, 2.876472234725952, 1580019325.7737882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.73397799434893e-05], 0, 2.8705594539642334, 1580019328.6673179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031680512993680884], 0, 4.256864786148071, 1580019331.5494637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001534827528890601], 0, 3.2591335773468018, 1580019334.414467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.357962674671359e-05], 0, 3.2650744915008545, 1580019337.310818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.63554079591218e-05], 0, 2.758721113204956, 1580019340.0809183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020026356720698253], 0, 3.050347328186035, 1580019342.9659834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00023989864512759292], 0, 3.1604878902435303, 1580019345.8574822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.374842511370171e-05], 0, 2.9450831413269043, 1580019351.8662062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.089067099703601e-05], 0, 3.2526535987854004, 1580019354.7649493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.202924268617021e-05], 0, 2.8902270793914795, 1580019357.619135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.144148643452254e-05], 0, 1.5476181507110596, 1580019358.904968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015132041705516707], 0, 4.313136100769043, 1580019361.713703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.40192486319189e-05], 0, 2.772627830505371, 1580019364.4521346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7929513594332913e-05], 0, 2.3685739040374756, 1580019366.7295554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.836159585399695e-05], 0, 2.4207351207733154, 1580019369.172738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012785383463258788], 0, 1.8538873195648193, 1580019370.460023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010766378227578402], 0, 3.1250102519989014, 1580019373.3628395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.239461233567543e-05], 0, 2.67156982421875, 1580019376.060849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0349869349628625e-05], 0, 2.672725200653076, 1580019378.728157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8238242378188582e-05], 0, 3.432314395904541, 1580019382.1425395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5097692639875406e-05], 0, 2.659893751144409, 1580019384.8151398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.057832658556042e-05], 0, 3.3200390338897705, 1580019387.7186017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580019348.581344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.233264214859958e-05], 0, 2.9647216796875, 1580019390.689332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.149863544317218e-05], 0, 2.8752386569976807, 1580019393.501431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010174887547384383], 0, 3.0866928100585938, 1580019396.3915937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.17295597469882e-05], 0, 2.7689566612243652, 1580019399.1400816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.382914749724494e-05], 0, 3.353792905807495, 1580019402.0444818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.295735506811933e-05], 0, 2.891219139099121, 1580019404.9027429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001645244574927954], 0, 4.281040191650391, 1580019407.7730584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8385506906714504e-05], 0, 2.6235291957855225, 1580019410.3695867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.614026787769784e-05], 0, 2.8470137119293213, 1580019413.178509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.550421420801421e-05], 0, 2.877967357635498, 1580019416.047581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2281584804674174e-05], 0, 2.748478651046753, 1580019418.77772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.301210512692051e-05], 0, 2.8862245082855225, 1580019421.616214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.605935209985e-05], 0, 3.086577892303467, 1580019424.501422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.005656161137441e-05], 0, 1.937532663345337, 1580019425.799848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.259430073623998e-05], 0, 2.7773959636688232, 1580019428.5976388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580019348.9295866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.577393421642551e-05], 0, 3.3378355503082275, 1580019431.5620162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027237404576271185], 0, 3.4216928482055664, 1580019434.4494958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.983941658840393e-05], 0, 2.979146718978882, 1580019437.34321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001251611033467617], 0, 3.1352803707122803, 1580019440.2396913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3307757948210174e-05], 0, 2.888080596923828, 1580019443.0243044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.292147832827066e-05], 0, 2.8692474365234375, 1580019445.8467011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.79847829322509e-05], 0, 2.968702554702759, 1580019448.7401721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015223061405161047], 0, 3.5973150730133057, 1580019451.6427963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.6395155857490806e-05], 0, 2.7389676570892334, 1580019454.3860428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.687221098638644e-05], 0, 2.782755136489868, 1580019457.1625538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015057455857035926], 0, 3.4194111824035645, 1580019460.0514379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.419929167507908e-05], 0, 2.7458407878875732, 1580019462.7987459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013144915778771858], 0, 3.117753267288208, 1580019465.7010772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010342578977672574], 0, 3.1872565746307373, 1580019468.6001487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016189984901390238], 0, 2.2548654079437256, 1580019469.8888159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2412726373334515e-05], 0, 2.6842665672302246, 1580019472.5379431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8911690128017e-05], 0, 2.8094069957733154, 1580019477.8341382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.265510927929237e-05], 0, 2.8318915367126465, 1580019480.6665347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7595538908230968e-05], 0, 2.4759199619293213, 1580019483.1179445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.210114267829571e-05], 0, 2.7556140422821045, 1580019485.886268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0301898761388063e-05], 0, 2.6969428062438965, 1580019488.5581024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.936973772309057e-05], 0, 3.137302875518799, 1580019491.4471292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.076009742562928e-05], 0, 2.967463970184326, 1580019494.296881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.528999180086121e-05], 0, 3.013338804244995, 1580019497.194941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.251888387704629e-05], 0, 2.9554171562194824, 1580019500.0244095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.798686607416488e-05], 0, 3.032691717147827, 1580019502.895533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.940660708366583e-05], 0, 3.1379342079162598, 1580019505.8009868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.184565217391304e-05], 0, 1.4810752868652344, 1580019507.0874972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.494894207084007e-05], 0, 1.3604848384857178, 1580019508.373068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1268351881963262e-05], 0, 2.5669710636138916, 1580019510.9360886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015327653969177086], 0, 3.4616756439208984, 1580019513.7858655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.553114981660867e-05], 0, 2.7919278144836426, 1580019516.5107818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.760058823703968e-05], 0, 2.8629672527313232, 1580019519.3873274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.295622541373973e-05], 0, 2.576795816421509, 1580019522.0139863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1075253322412745e-05], 0, 2.7668204307556152, 1580019524.8121474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.489004607190413e-05], 0, 2.995788335800171, 1580019527.6710956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.179457177178763e-05], 0, 2.8914365768432617, 1580019530.5108652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1775207796921366e-05], 0, 2.7590227127075195, 1580019533.197552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.571384202288121e-05], 0, 3.4476921558380127, 1580019536.080253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.030455146026398e-05], 0, 1.371835708618164, 1580019537.3676999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7588037551257204e-05], 0, 2.4555277824401855, 1580019539.805519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.354396947958784e-05], 0, 1.2854959964752197, 1580019541.089942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000274121352739726], 0, 3.4663245677948, 1580019543.9667525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.5629412287091964e-05], 0, 2.9364914894104004, 1580019546.843561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.652572154094634e-05], 0, 3.0190045833587646, 1580019549.74123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.485186932252189e-05], 0, 3.0430710315704346, 1580019552.64166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015294925135830712], 0, 3.5581932067871094, 1580019555.5241911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1379219789081885e-05], 0, 2.8343474864959717, 1580019558.259512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013338706925299215], 0, 3.1362264156341553, 1580019561.1615949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.20983105293021e-05], 0, 1.847029209136963, 1580019562.4590876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.204402260028878e-05], 0, 2.7475333213806152, 1580019565.2226636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016441876319043695], 0, 4.239765167236328, 1580019568.0884697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.084381849193916e-05], 0, 2.990696668624878, 1580019570.9832783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010343526170542635], 0, 1.6843440532684326, 1580019572.2708871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.303638457987072e-05], 0, 1.5428533554077148, 1580019573.5609183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.67008278983261e-05], 0, 3.091963291168213, 1580019576.4552898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.614993973119124e-05], 0, 2.8800458908081055, 1580019579.3420568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.053310728939327e-05], 0, 3.064732551574707, 1580019582.2435663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580019582.5332346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002054175671763175], 0, 2.5133962631225586, 1580019583.9549248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.568828536967796e-05], 0, 2.8035101890563965, 1580019586.6892247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.794466153533161e-05], 0, 1.3685052394866943, 1580019587.9707081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001198662308941536], 0, 1.653670310974121, 1580019589.5091436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015269711901595744], 0, 3.558617115020752, 1580019592.3960862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.055773200058798e-05], 0, 1.287745475769043, 1580019596.2042978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.111108005082592e-05], 0, 2.793044090270996, 1580019599.0256479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.917099795264377e-05], 0, 1.4115045070648193, 1580019600.307494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.311745537733478e-05], 0, 2.8874762058258057, 1580019603.1621308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1041692497532085e-05], 0, 2.671308994293213, 1580019605.8646464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1614897996796625e-05], 0, 2.6284422874450684, 1580019608.4801288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.790998697205296e-05], 0, 3.1015939712524414, 1580019611.380893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.33255149744008e-05], 0, 2.6466567516326904, 1580019614.0395508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.640184184582347e-05], 0, 2.6747100353240967, 1580019616.7385693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.125851533777245e-05], 0, 3.237711191177368, 1580019619.6174297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.556378370033314e-05], 0, 3.1024577617645264, 1580019622.5116386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.13110976548578e-05], 0, 1.5013940334320068, 1580019623.7982137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4273107518809536e-05], 0, 2.668297290802002, 1580019626.4309566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.879073240016468e-05], 0, 2.9014534950256348, 1580019629.2553606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.783165389586888e-05], 0, 2.4953858852386475, 1580019631.7648113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.113217773170409e-05], 0, 3.1609013080596924, 1580019634.6593635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010080761443609024], 0, 1.4773890972137451, 1580019635.9479337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9059599132288586e-05], 0, 2.892298460006714, 1580019638.7843757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.158656802122016e-05], 0, 2.6936841011047363, 1580019641.4738069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.449235422343324e-05], 0, 3.2829411029815674, 1580019644.3684912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.651790172715348e-05], 0, 3.042907953262329, 1580019647.2151394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.255064989275697e-05], 0, 1.3393430709838867, 1580019648.4975746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013538599191306546], 0, 4.176581382751465, 1580019651.384845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.541365229124775e-05], 0, 3.0574395656585693, 1580019654.2775376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0993819964871194e-05], 0, 2.7599778175354004, 1580019657.048602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.665001004674153e-05], 0, 3.099538564682007, 1580019659.9443274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.4260792306138936e-05], 0, 3.429824113845825, 1580019662.8381855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.906330816953673e-05], 0, 4.011838912963867, 1580019665.610109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.09989336197507e-05], 0, 2.784444808959961, 1580019668.3745835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.099278942256754e-05], 0, 3.30387806892395, 1580019671.260686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.468351627714771e-05], 0, 2.7153453826904297, 1580019673.984014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.5666577057823724e-05], 0, 2.91365647315979, 1580019676.8578002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.745764124872057e-05], 0, 2.974179744720459, 1580019679.7022505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.12729433943243e-05], 0, 3.654142379760742, 1580019682.596154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.782236214438713e-05], 0, 3.1451900005340576, 1580019685.452316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.578102184783902e-05], 0, 3.0310726165771484, 1580019688.3359416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012431233866567462], 0, 1.614527702331543, 1580019689.623597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.205359979248807e-05], 0, 2.911686897277832, 1580019692.4004314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.442154395002898e-05], 0, 1.3198926448822021, 1580019693.6808598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00029685558396313366], 0, 4.15124249458313, 1580019696.5770066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029764556364647024], 0, 3.898442029953003, 1580019699.4644551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.224657632048234e-05], 0, 2.7894718647003174, 1580019702.2085998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.6043992388888885e-05], 0, 1.3472716808319092, 1580019703.502292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.086768166937758e-05], 0, 2.702788829803467, 1580019706.2123108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3867435901901026e-05], 0, 2.702502965927124, 1580019708.9381688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015207914295269946], 0, 3.5050339698791504, 1580019711.7989776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.795859553820715e-05], 0, 2.4683291912078857, 1580019714.2253416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.4595440108007536e-05], 0, 2.8011794090270996, 1580019716.9710865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020369094226620988], 0, 3.228623151779175, 1580019722.4819221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.574888441364707e-05], 0, 3.3341565132141113, 1580019725.3188856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.392591907351837e-05], 0, 1.5491979122161865, 1580019726.6029885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010369376427905047], 0, 1.4250109195709229, 1580019727.8872335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013074563090864562], 0, 4.205308437347412, 1580019730.7678568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.015391716438913e-05], 0, 2.998081922531128, 1580019733.6502156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0287109488302594e-05], 0, 2.5101516246795654, 1580019736.1726458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.7364922679028914e-05], 0, 2.7518529891967773, 1580019738.930939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.3018802702192496e-05], 0, 2.8881280422210693, 1580019741.7937682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015213011803000284], 0, 3.5915029048919678, 1580019744.688477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011836586946011282], 0, 3.157083749771118, 1580019747.5898101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010908062065584485], 0, 1.4464335441589355, 1580019748.8745692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1987920334499814e-05], 0, 2.4236977100372314, 1580019751.3175986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019143199951667474], 0, 3.275115489959717, 1580019754.167625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.623260600518214e-05], 0, 1.3420770168304443, 1580019755.4496562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012575462485418774], 0, 3.2203609943389893, 1580019758.3459146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012592791049310587], 0, 3.167118787765503, 1580019761.241483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.650564528895154e-05], 0, 2.949878454208374, 1580019764.1033976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.964465625309927e-05], 0, 3.54473614692688, 1580019766.9880953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.178318772453574e-05], 0, 3.0640439987182617, 1580019769.8889563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.056751842462653e-05], 0, 1.3624277114868164, 1580019771.1695876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020629535836247685], 0, 1.6088919639587402, 1580019772.4577138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016269378765306123], 0, 4.2895636558532715, 1580019775.323731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001468673946596244], 0, 2.2001044750213623, 1580019776.6112094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3651101065561316e-05], 0, 2.7711873054504395, 1580019779.3963118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.307461589622745e-05], 0, 2.6862754821777344, 1580019782.1029415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.32433019216964e-05], 0, 2.7857096195220947, 1580019784.9138753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.514201358571559e-05], 0, 2.767011880874634, 1580019787.6882868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.73430269467545e-05], 0, 3.164552927017212, 1580019790.586443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.370924100327153e-05], 0, 3.4631333351135254, 1580019793.4794493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001955016191580232], 0, 3.3869540691375732, 1580019796.3606532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014913535932580108], 0, 3.4260387420654297, 1580019799.2534966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2482838442217846e-05], 0, 2.812467336654663, 1580019802.0773094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5471227599752826e-05], 0, 2.878257989883423, 1580019804.9563065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014888983071981862], 0, 3.1086719036102295, 1580019807.7933645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.815388662262704e-05], 0, 2.4822182655334473, 1580019810.2544496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.891490468311271e-05], 0, 2.8313894271850586, 1580019813.0482943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002977373496400222], 0, 3.9330368041992188, 1580019815.9472392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015169533524328387], 0, 3.3998842239379883, 1580019818.8523004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7951666009586173e-05], 0, 2.5390849113464355, 1580019821.2834609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7929558469992897e-05], 0, 2.288734197616577, 1580019823.5704336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013183777594714393], 0, 4.1114397048950195, 1580019826.4067984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.730669008310871e-05], 0, 1.3800947666168213, 1580019827.7147102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.11890034929651e-05], 0, 2.7991342544555664, 1580019830.5314589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.571933996146802e-05], 0, 2.6977219581604004, 1580019833.2417386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.000108570301609002], 0, 1.4971296787261963, 1580019834.5585885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.343490457111638e-05], 0, 3.5922658443450928, 1580019837.457681], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.585547980763976e-05], 0, 2.9266765117645264, 1580019840.2843812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016877202007356805], 0, 4.2647385597229, 1580019846.1369944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.755855978926734e-05], 0, 2.9311652183532715, 1580019849.000183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.375660586844368e-05], 0, 2.8307013511657715, 1580019851.827826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015246630489700738], 0, 4.336622476577759, 1580019854.6554973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.304561926534005e-05], 0, 3.468168258666992, 1580019857.5292044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.377244321152616e-05], 0, 3.029790163040161, 1580019860.426509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015320722928472964], 0, 2.070256471633911, 1580019861.71182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.834136372118551e-05], 0, 2.951247453689575, 1580019864.598892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015009759563961613], 0, 3.152223825454712, 1580019867.4895332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.475438192426244e-05], 0, 2.8377010822296143, 1580019870.3241587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013048134236330397], 0, 4.244096040725708, 1580019873.1526136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.107872190599143e-05], 0, 2.8303823471069336, 1580019876.0068252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015924239930486592], 0, 3.384251594543457, 1580019878.8907247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.879622646655603e-05], 0, 2.368563413619995, 1580019881.2797809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.378440209193922e-05], 0, 2.6431493759155273, 1580019883.8660529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2827591900504924e-05], 0, 2.9461917877197266, 1580019886.7018993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.651412984773282e-05], 0, 3.4478724002838135, 1580019889.5467107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.2252661374556094e-05], 0, 1.8029406070709229, 1580019890.830891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00026779475087252786], 0, 3.467766761779785, 1580019893.7272182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003051236922495274], 0, 4.267969131469727, 1580019896.6291978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.370866911726368e-05], 0, 3.5426523685455322, 1580019899.51247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.43589679911938e-05], 0, 2.8757436275482178, 1580019902.3677497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0524574075543566e-05], 0, 2.841144561767578, 1580019905.1429946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.780547124447009e-05], 0, 2.8175547122955322, 1580019907.9689512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.500369945652174e-05], 0, 2.8030176162719727, 1580019910.7505634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001973290868709241], 0, 3.418935537338257, 1580019913.6306999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5045679394526945e-05], 0, 2.9081685543060303, 1580019916.484061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.738616247344961e-05], 0, 2.8555209636688232, 1580019919.3271568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014898195178274524], 0, 3.2501323223114014, 1580019922.2239368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.269373562487174e-05], 0, 2.989309310913086, 1580019925.0820997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2992482991718654e-05], 0, 2.8410632610321045, 1580019927.8208401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9108584383046837e-05], 0, 2.4952340126037598, 1580019930.319407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010855984617466009], 0, 3.2222938537597656, 1580019933.1993713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.947815082552433e-05], 0, 3.5179123878479004, 1580019936.0763857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.605259567901235e-05], 0, 2.801431655883789, 1580019938.8704448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012690887738891072], 0, 3.4924676418304443, 1580019941.7658973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.134570046815652e-05], 0, 3.139854669570923, 1580019944.6621566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000124766821776004], 0, 2.001505136489868, 1580019945.9474237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580019842.5253084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.276969336192038e-05], 0, 2.9181931018829346, 1580019948.8146524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.454253672176246e-05], 0, 2.7573764324188232, 1580019951.571575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3838719606392677e-05], 0, 2.528472423553467, 1580019954.09396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.279964283210655e-05], 0, 2.6295905113220215, 1580019956.7610245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00030594963986280485], 0, 4.383836507797241, 1580019959.6486957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014872513591078065], 0, 1.5700104236602783, 1580019960.9346879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.696073466129762e-05], 0, 2.7936182022094727, 1580019963.7261138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2446932334056306e-05], 0, 2.750901937484741, 1580019966.4488587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.093365659596902e-05], 0, 2.8173539638519287, 1580019969.2003162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.014239517619656e-05], 0, 2.4482526779174805, 1580019974.167332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.314963436239256e-05], 0, 2.702939033508301, 1580019976.8964708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.286256596116306e-05], 0, 3.026604413986206, 1580019979.788659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.281477767965895e-05], 0, 2.5317633152008057, 1580019982.3471086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.3898910549376476e-05], 0, 2.911693811416626, 1580019985.218619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.2973943016318656e-05], 0, 2.74454402923584, 1580019987.9378202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.884777874456184e-05], 0, 1.480172872543335, 1580019989.221851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.569465164343207e-05], 0, 2.736213207244873, 1580019991.9949162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.087010834851004e-05], 0, 2.7474141120910645, 1580019994.7806172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.001122635960321e-05], 0, 3.5134024620056152, 1580019997.6625214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.508194665887127e-05], 0, 2.9795947074890137, 1580020000.5394177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.913036431317508e-05], 0, 3.456860303878784, 1580020003.432481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.562002093517536e-05], 0, 3.3059704303741455, 1580020006.3287575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.157573479234419e-05], 0, 2.814479112625122, 1580020009.1377122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000147957815733848], 0, 3.1915740966796875, 1580020012.0279565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015142686497607655], 0, 3.6128900051116943, 1580020014.8726835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016051941680908817], 0, 4.4214277267456055, 1580020017.7434635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.895660413190547e-05], 0, 3.201672077178955, 1580020020.6370437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.303514954357812e-05], 0, 3.036252021789551, 1580020023.511822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013099229655172414], 0, 3.1320137977600098, 1580020026.4101558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0821803443412003e-05], 0, 2.585162401199341, 1580020029.006453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.352691002903962e-05], 0, 3.0314178466796875, 1580020031.8921196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.756268154598228e-05], 0, 2.9928035736083984, 1580020034.6933615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012413751025677807], 0, 2.144695997238159, 1580020036.7085612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.283946283275254e-05], 0, 2.8935513496398926, 1580020039.571767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010278367736943907], 0, 3.1550538539886475, 1580020042.4372485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.275013469633193e-05], 0, 2.7068417072296143, 1580020045.1060162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.076955054006126e-05], 0, 1.4165363311767578, 1580020046.386956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.743898532009357e-05], 0, 2.8079018592834473, 1580020049.2073994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.2923619237926076e-05], 0, 2.825117826461792, 1580020052.0046942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.85564490116897e-05], 0, 3.2984671592712402, 1580020054.898532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.048262422853571e-05], 0, 2.8537914752960205, 1580020057.6924987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.57639951499741e-05], 0, 3.5443644523620605, 1580020060.582965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9947131502073886e-05], 0, 2.2742807865142822, 1580020062.8624415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.986693368556193e-05], 0, 2.973863124847412, 1580020065.758274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.343380205504587e-05], 0, 1.366762638092041, 1580020067.0423489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.317047660754689e-05], 0, 1.4070780277252197, 1580020068.3235784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.9622466307144266e-05], 0, 2.9305028915405273, 1580020071.1978886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.8452010786507793e-05], 0, 2.6495068073272705, 1580020073.7887318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.359215209214857e-05], 0, 2.8003575801849365, 1580020076.611745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.964424228915663e-05], 0, 3.9435863494873047, 1580020079.3121936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.300958743158069e-05], 0, 2.9098572731018066, 1580020082.1746979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9280022975365613e-05], 0, 2.511714220046997, 1580020084.6892846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002031061321730357], 0, 3.2462403774261475, 1580020087.5821304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001564086227400174], 0, 3.186328411102295, 1580020090.4848888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001495842918032787], 0, 3.4251441955566406, 1580020093.3557444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.091507710224079e-05], 0, 1.942345380783081, 1580020094.6492712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010510010127570945], 0, 3.1886167526245117, 1580020097.5473893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.049775192910839e-05], 0, 3.112055778503418, 1580020103.0604258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.038195381233178e-05], 0, 2.6632699966430664, 1580020105.730884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012642421559524747], 0, 3.501526355743408, 1580020108.6160603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.743472437194402e-05], 0, 3.2856526374816895, 1580020111.4889653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.3164609359211855e-05], 0, 2.8460726737976074, 1580020114.3185544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4509986724304394e-05], 0, 2.820030927658081, 1580020117.14484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.504237574470999e-05], 0, 3.0467469692230225, 1580020120.0309274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.266778387772837e-05], 0, 3.078627824783325, 1580020122.9312549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.742542842401167e-05], 0, 2.98069167137146, 1580020125.829165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.531793814825387e-05], 0, 1.6594834327697754, 1580020127.1159055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003080146060138782], 0, 4.509492874145508, 1580020129.9924965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.55219435155096e-05], 0, 3.2820589542388916, 1580020135.44283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5015427678865036e-05], 0, 2.6670470237731934, 1580020138.1341062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.462150264747557e-05], 0, 1.3449056148529053, 1580020139.4141257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5094896332050526e-05], 0, 2.9148812294006348, 1580020142.304799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.484741403455196e-05], 0, 2.885648012161255, 1580020145.1708388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.269629704675964e-05], 0, 1.8559253215789795, 1580020146.4618504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8738457760203362e-05], 0, 2.4434738159179688, 1580020148.8946488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.102596727045597e-05], 0, 2.719409942626953, 1580020151.5844498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.5255093450758374e-05], 0, 2.8801615238189697, 1580020154.423198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.3926425923883063e-05], 0, 2.7763400077819824, 1580020157.1938622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017514309092361778], 0, 2.9195990562438965, 1580020158.5761106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.624370751339035e-05], 0, 2.7942891120910645, 1580020161.3865733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.294010887306825e-05], 0, 3.1133358478546143, 1580020164.2746646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001309158735370611], 0, 4.250474452972412, 1580020167.165199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4830894079423964e-05], 0, 2.8703317642211914, 1580020170.0168731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.925340047908442e-05], 0, 2.9161033630371094, 1580020172.8285174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.022793663537226e-05], 0, 2.792630434036255, 1580020175.5972383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9107852321490172e-05], 0, 2.553270101547241, 1580020178.1232617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8463866348546585e-05], 0, 2.458940029144287, 1580020180.5881593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2046454230871006e-05], 0, 2.8260910511016846, 1580020183.4170816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9008662464043083e-05], 0, 3.4901211261749268, 1580020186.2935495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00029262276217296507], 0, 3.84306263923645, 1580020189.1914856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.347989374598219e-05], 0, 1.8904507160186768, 1580020190.495629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.135043110795454e-05], 0, 2.3446900844573975, 1580020192.2701118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.093861641364798e-05], 0, 3.065908670425415, 1580020195.1635375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.653812023719021e-05], 0, 2.823631763458252, 1580020197.9214323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003015319086834734], 0, 3.9180796146392822, 1580020200.8221195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012274152828567922], 0, 1.5285108089447021, 1580020202.1066642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.016671569334295e-05], 0, 1.9373853206634521, 1580020203.390482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013063603843648208], 0, 4.2187347412109375, 1580020206.2723763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4521759142348634e-05], 0, 2.637601613998413, 1580020208.9158325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.760433004506761e-05], 0, 3.065256118774414, 1580020211.7099779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.194539086900605e-05], 0, 1.6720664501190186, 1580020212.9944613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015663364359223302], 0, 3.554574728012085, 1580020215.8936214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4860363760312435e-05], 0, 2.7011735439300537, 1580020218.6144567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.158082712137795e-05], 0, 3.261512517929077, 1580020221.470044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.749095708659527e-05], 0, 2.7644500732421875, 1580020227.1390345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016235280895185298], 0, 4.270613431930542, 1580020229.9873562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.942994446494465e-05], 0, 3.090787887573242, 1580020232.8916883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.106652228936268e-05], 0, 3.1799862384796143, 1580020235.7646573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013554978224412172], 0, 4.162269592285156, 1580020238.5899942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020403608715012723], 0, 3.3549296855926514, 1580020241.4713678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.832516902417702e-05], 0, 2.3383283615112305, 1580020243.8170416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9621590252315185e-05], 0, 2.4380228519439697, 1580020246.2871647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.878853053083768e-05], 0, 3.0379793643951416, 1580020249.1145866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.174755690678875e-05], 0, 1.548628330230713, 1580020250.4017553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.885249065135035e-05], 0, 3.086110830307007, 1580020253.308509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.149466244187108e-05], 0, 1.800489902496338, 1580020254.597416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.621270411747377e-05], 0, 2.8292295932769775, 1580020257.4622004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.56650762139975e-05], 0, 2.945133686065674, 1580020260.335347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.504704593913549e-05], 0, 1.8536829948425293, 1580020261.6241198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.84536913916298e-05], 0, 3.128804922103882, 1580020264.5143752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1106918731041457e-05], 0, 2.4287025928497314, 1580020266.9569948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.1147749928539344e-05], 0, 2.7639200687408447, 1580020269.7053246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016916686245001052], 0, 4.220685958862305, 1580020272.5919201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.604805583380124e-05], 0, 2.8583600521087646, 1580020275.471197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.104877871554794e-05], 0, 2.9427061080932617, 1580020278.3637562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.983546853059957e-05], 0, 3.0781233310699463, 1580020281.2465749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015331532082379863], 0, 1.953035831451416, 1580020282.5361814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.347373142233992e-05], 0, 2.95733904838562, 1580020285.4226878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.23244392014519e-05], 0, 1.906135082244873, 1580020286.7270954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.124754934129271e-05], 0, 2.7166199684143066, 1580020289.4642255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.043842059701493e-05], 0, 3.0229177474975586, 1580020292.3617132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0991229889025892e-05], 0, 2.326991558074951, 1580020294.70671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.053390015452868e-05], 0, 3.605333089828491, 1580020297.6037557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.505549321296357e-05], 0, 1.8690998554229736, 1580020298.8919375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.809853854379765e-05], 0, 1.3127422332763672, 1580020300.207832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.906166996183206e-05], 0, 1.361518144607544, 1580020301.5166667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016069629588091354], 0, 4.249567270278931, 1580020304.3555436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.358183101121149e-05], 0, 3.006376266479492, 1580020307.2281547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.609414341941058e-05], 0, 1.3869049549102783, 1580020308.5115492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.531544190628938e-05], 0, 2.7799131870269775, 1580020311.2824476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015289140463768116], 0, 4.514062166213989, 1580020314.1278558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1951489238127773e-05], 0, 2.7531814575195312, 1580020316.7983816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.709229757407626e-05], 0, 3.307626485824585, 1580020319.6638334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016074773133100187], 0, 4.337972164154053, 1580020322.4809375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.058087709152162e-05], 0, 2.98768949508667, 1580020325.376147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.734160813074085e-05], 0, 2.451692581176758, 1580020327.8030968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.203248460291734e-05], 0, 2.535416841506958, 1580020330.3423455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015089793860974688], 0, 3.166121482849121, 1580020333.21261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.840350853343497e-05], 0, 3.3279383182525635, 1580020336.1122603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.435856600267578e-05], 0, 1.658252239227295, 1580020337.3978221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.641409698762776e-05], 0, 2.9521071910858154, 1580020340.2822175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.20500419591679e-05], 0, 2.9851455688476562, 1580020343.1825564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011216025951001605], 0, 3.1473186016082764, 1580020347.8632793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.162141344188913e-05], 0, 2.9113569259643555, 1580020350.7241719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.890385798457146e-05], 0, 3.894777774810791, 1580020353.3816457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.200298111849277e-05], 0, 2.8258886337280273, 1580020356.1823003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.273173252555227e-05], 0, 1.8440768718719482, 1580020357.4696019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001542915160397174], 0, 3.540424108505249, 1580020360.3696113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580020360.658592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.18653758983891e-05], 0, 2.7934107780456543, 1580020363.3049135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.860766828950395e-05], 0, 1.3060059547424316, 1580020367.4875433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3605105519801434e-05], 0, 2.723127841949463, 1580020370.2488453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7303714928512472e-05], 0, 2.429595947265625, 1580020372.6364808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.24007652211066e-05], 0, 2.7740848064422607, 1580020375.3752096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.490461010549992e-05], 0, 1.5663564205169678, 1580020376.9591956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015677826667703313], 0, 1.7754454612731934, 1580020378.2544553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003538359911629551], 0, 2.2379488945007324, 1580020379.5418787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012186681357168917], 0, 1.5871837139129639, 1580020380.8275006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015913598712109314], 0, 1.7859091758728027, 1580020382.1280832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010350630637989867], 0, 1.362708330154419, 1580020383.4097369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3049553557727108e-05], 0, 3.504164934158325, 1580020386.9485002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.8622735815842926e-05], 0, 2.6406235694885254, 1580020389.6224663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.309510943010144e-05], 0, 2.7076809406280518, 1580020392.361235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580020365.526512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00040856409229208927], 0, 3.3623621463775635, 1580020395.3283105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2037716194321226e-05], 0, 2.8845009803771973, 1580020398.1686919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.809061683074699e-05], 0, 1.2918078899383545, 1580020399.4930983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.291577917267814e-05], 0, 2.7681217193603516, 1580020402.2388332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00023194192675570874], 0, 3.1641337871551514, 1580020405.1406274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.2579744937938306e-05], 0, 2.8389315605163574, 1580020408.0067873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3984663610276646e-05], 0, 2.7207069396972656, 1580020410.7420583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013906603329633742], 0, 1.3732972145080566, 1580020412.0280778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580020365.527051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5318992832467745e-05], 0, 2.7271249294281006, 1580020414.8062623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012440118149068322], 0, 1.3619277477264404, 1580020416.0869493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00016654992281533388], 0, 3.2639143466949463, 1580020418.991246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.093972752678155e-05], 0, 2.884542465209961, 1580020421.8488154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.966394239841427e-05], 0, 1.2907145023345947, 1580020423.1285408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000245562875076266], 0, 3.232635259628296, 1580020426.0214088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010655042615269938], 0, 1.3396284580230713, 1580020427.3020315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.000877586636749e-05], 0, 2.5675876140594482, 1580020429.7919803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.300234218103104e-05], 0, 2.8563592433929443, 1580020432.6163003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.83349882878805e-05], 0, 1.2771615982055664, 1580020433.8978825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00034813133261339094], 0, 3.1782965660095215, 1580020436.7936056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.081855594547446e-05], 0, 2.7548346519470215, 1580020439.5288904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8365008914051675e-05], 0, 2.9329943656921387, 1580020442.4086998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011880939453503089], 0, 2.99741792678833, 1580020445.2762394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006712021877601998], 0, 3.8903675079345703, 1580020448.1772861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.147914748247292e-05], 0, 2.721390724182129, 1580020450.858576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016128507498790518], 0, 1.4261088371276855, 1580020452.1419094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015595397214700194], 0, 3.0330333709716797, 1580020455.031274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580020366.3279965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0355606525833128e-05], 0, 2.6613352298736572, 1580020457.7842448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.2515792417892996e-05], 0, 1.3359103202819824, 1580020459.1423612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.202548112431445e-05], 0, 2.835963487625122, 1580020461.9765337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.269203949599009e-05], 0, 2.5180816650390625, 1580020464.5204396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010451635488250652], 0, 1.3927967548370361, 1580020465.8016317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.321984587915079e-05], 0, 2.7804222106933594, 1580020468.555151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580020470.762817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.1126321143012903e-05], 0, 1.3790864944458008, 1580020472.0388656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.633678214533203e-05], 0, 2.715651750564575, 1580020474.7817674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.725704708970202e-05], 0, 1.303694725036621, 1580020476.0612123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.917317276528214e-05], 0, 2.8767125606536865, 1580020478.9484746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9663111502277973e-05], 0, 2.5266687870025635, 1580020481.3807302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.601547392638037e-05], 0, 2.646169900894165, 1580020484.05352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3872002364169695e-05], 0, 2.764122247695923, 1580020486.83543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.1202852770181303e-05], 0, 2.7593064308166504, 1580020489.6084483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.906855260939649e-05], 0, 2.404846429824829, 1580020491.9867916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.139308996640259e-05], 0, 2.712127923965454, 1580020494.7221842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.417893121522631e-05], 0, 2.828317403793335, 1580020497.5747538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5504496301879684e-05], 0, 2.7119102478027344, 1580020500.2907772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.716043967242274e-05], 0, 1.3280537128448486, 1580020501.5757773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.631256784069843e-05], 0, 2.9237334728240967, 1580020504.4618678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.573185711465377e-05], 0, 2.6705009937286377, 1580020507.083408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.492147177752105e-05], 0, 1.5254650115966797, 1580020508.6341178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020223650504846527], 0, 1.502713918685913, 1580020509.9204967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2299755691564836e-05], 0, 2.7959072589874268, 1580020512.692723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010496327994545837], 0, 1.4337599277496338, 1580020513.9820437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011787190585601509], 0, 1.3721370697021484, 1580020515.267008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.157141937716263e-05], 0, 2.5514144897460938, 1580020517.8190978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.7121118807555875e-05], 0, 2.784059762954712, 1580020520.6073453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012316386536224218], 0, 1.7312862873077393, 1580020522.054762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.026523476928624e-05], 0, 1.4773659706115723, 1580020523.3384027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4198838158938895e-05], 0, 2.721735715866089, 1580020526.0608726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9786647520346627e-05], 0, 2.576338529586792, 1580020528.5297055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.816072349855715e-05], 0, 2.1163270473480225, 1580020530.6560364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4508082066379926e-05], 0, 2.6814639568328857, 1580020533.3645985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018992253763033175], 0, 1.5048630237579346, 1580020534.648601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006710665837141671], 0, 3.760180950164795, 1580020537.5553057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3619004857130355e-05], 0, 2.7412843704223633, 1580020540.3235273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.271463692727802e-05], 0, 2.6308882236480713, 1580020542.9763148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015523327656274236], 0, 1.4252042770385742, 1580020544.2588377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013945622852680895], 0, 2.957664966583252, 1580020547.143824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020284964108692918], 0, 3.0784189701080322, 1580020550.0377433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015809708501896333], 0, 1.5141398906707764, 1580020551.3187306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.116673115875758e-05], 0, 2.7580857276916504, 1580020554.04376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1722596344218526e-05], 0, 2.814950704574585, 1580020556.8281612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.975885280311414e-05], 0, 2.7847156524658203, 1580020559.6449933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012200356393083293], 0, 1.559753656387329, 1580020560.9326038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.316479072028281e-05], 0, 2.773608684539795, 1580020563.6413305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4694131791579315e-05], 0, 2.8585143089294434, 1580020566.4919393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.259838693831535e-05], 0, 2.537928342819214, 1580020569.04314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.937169171099291e-05], 0, 2.952754497528076, 1580020574.4632137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.609832043675067e-05], 0, 2.689936637878418, 1580020577.1849303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023051290635307616], 0, 3.3750908374786377, 1580020580.0730782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.774704166436731e-05], 0, 2.872079849243164, 1580020585.3817763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.51374930108114e-05], 0, 1.2485928535461426, 1580020586.6701221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017896956439477762], 0, 2.9848403930664062, 1580020589.5680175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.812039783503583e-05], 0, 2.8213112354278564, 1580020592.4019783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.441421353039645e-05], 0, 2.889364004135132, 1580020595.2402186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2033710912889214e-05], 0, 2.7948384284973145, 1580020598.0593114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.918765918248085e-05], 0, 2.912122964859009, 1580020600.9305248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0452636497214343e-05], 0, 2.7379658222198486, 1580020603.6273067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002339315785123967], 0, 3.176847219467163, 1580020606.5273156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.008658780707396e-05], 0, 2.7831168174743652, 1580020609.3301964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.735189775903496e-05], 0, 2.7115092277526855, 1580020612.074539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003573533948589789], 0, 2.244466543197632, 1580020613.3617525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012787087311896087], 0, 3.019777774810791, 1580020616.257774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580020581.6837263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.078989481795415e-05], 0, 2.7960925102233887, 1580020619.1623387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.546885644877641e-05], 0, 2.760485887527466, 1580020621.9111478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.254024379278635e-05], 0, 3.081038475036621, 1580020624.8110547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.701976493242932e-05], 0, 2.9216103553771973, 1580020627.6932616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.012203397267143e-05], 0, 2.8758559226989746, 1580020630.5616288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5672857410718936e-05], 0, 2.6610326766967773, 1580020633.234099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011140620839141344], 0, 3.0579640865325928, 1580020636.1096272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.744970421632705e-05], 0, 2.9058427810668945, 1580020638.953104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020539701060838446], 0, 3.1919708251953125, 1580020641.8400939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.232748716234288e-05], 0, 1.399022102355957, 1580020643.2068403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020359556060797973], 0, 3.1016252040863037, 1580020646.0968983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.090331866074262e-05], 0, 2.8567943572998047, 1580020648.9735997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015822917335423198], 0, 2.824138641357422, 1580020651.7216828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020125982941103225], 0, 3.1635582447052, 1580020654.6172805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012159001723300972], 0, 1.475931167602539, 1580020655.9035559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.907893543823801e-05], 0, 2.6808218955993652, 1580020658.5769563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.229163608167485e-05], 0, 2.6310620307922363, 1580020661.177446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019776422680412373], 0, 3.1149983406066895, 1580020664.0708642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001233067780017053], 0, 3.1974892616271973, 1580020666.9294817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.710597507760792e-05], 0, 2.86012864112854, 1580020669.8119242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00022930558694158077], 0, 1.57098388671875, 1580020671.1000888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001021396291488137], 0, 2.930697441101074, 1580020673.969397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.809394822132675e-05], 0, 2.984553337097168, 1580020676.7972648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.34695882446386e-05], 0, 2.9767661094665527, 1580020679.6638954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2301723396178665e-05], 0, 2.5307815074920654, 1580020682.226351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003287805187985288], 0, 3.154639482498169, 1580020685.1165555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001197177406660693], 0, 2.960448980331421, 1580020687.996398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.8716422403323744e-05], 0, 2.7237584590911865, 1580020690.7427168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004137532028651829], 0, 3.254608631134033, 1580020693.6468618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008130912850655903], 0, 3.4729268550872803, 1580020696.5455368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00041374997950819676], 0, 3.236104726791382, 1580020699.4471357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.99622805723975e-05], 0, 2.7752439975738525, 1580020702.241445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.618656116037348e-05], 0, 2.780548334121704, 1580020705.0681298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003521102496732026], 0, 3.9144952297210693, 1580020707.977098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.166578541510042e-05], 0, 2.8097314834594727, 1580020712.6360872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031136267307692306], 0, 1.8623404502868652, 1580020713.929881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.8355614348087926e-05], 0, 2.7223775386810303, 1580020716.6828017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011134436837395016], 0, 3.027507781982422, 1580020719.5829904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.36277271281362e-05], 0, 2.709569215774536, 1580020722.2940977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.870070329365479e-05], 0, 2.7409048080444336, 1580020725.0587792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010440444428645294], 0, 2.997892379760742, 1580020727.9513757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016694863127554764], 0, 3.08052659034729, 1580020730.8213856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011960204492129493], 0, 3.2473127841949463, 1580020733.713945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.9702186020271193e-05], 0, 2.8476791381835938, 1580020736.4631848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015238483272616876], 0, 1.7009854316711426, 1580020737.7543166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.175923869285307e-05], 0, 1.3577251434326172, 1580020739.04004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.264408187347932e-05], 0, 1.3173201084136963, 1580020740.3505805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580020740.6397176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.294839852625115e-05], 0, 2.470547914505005, 1580020742.9951372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7090119808696505e-05], 0, 2.811547040939331, 1580020745.7371485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.677483228228228e-05], 0, 2.764610528945923, 1580020748.5419638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0141875e-05], 0, 2.504578113555908, 1580020751.042727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003028699207957958], 0, 3.4690558910369873, 1580020753.9400017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001442222149963951], 0, 1.3564016819000244, 1580020755.2265978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2227871143347125e-05], 0, 2.5680902004241943, 1580020757.7895217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.50619766234371e-05], 0, 2.721212387084961, 1580020760.504713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015671585926737633], 0, 1.4233324527740479, 1580020761.7866619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.68608072673588e-05], 0, 2.948699951171875, 1580020764.6816857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.125883671104473e-05], 0, 2.90854549407959, 1580020767.5575953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.214111440756536e-05], 0, 2.845458507537842, 1580020770.40944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00012495767019795855], 0, 3.001967668533325, 1580020773.3101478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.600236284491133e-05], 0, 2.755087375640869, 1580020776.1069076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.716024776174792e-05], 0, 2.859206199645996, 1580020778.968245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001071036126120146], 0, 3.0509345531463623, 1580020781.8657305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001579164365865158], 0, 1.755445957183838, 1580020783.155712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013058629238952535], 0, 3.121182680130005, 1580020786.0199242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.7175104598517466e-05], 0, 1.475001335144043, 1580020787.524759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.482960753052918e-05], 0, 1.344489336013794, 1580020788.8092706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0935454518723262e-05], 0, 2.6233444213867188, 1580020791.3970678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.336010968623534e-05], 0, 2.862023115158081, 1580020794.243487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.142396759009663e-05], 0, 2.7643463611602783, 1580020796.977242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001848288349640022], 0, 1.6034870147705078, 1580020798.2630653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8845434145748496e-05], 0, 2.9052774906158447, 1580020801.144901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00013066398106802455], 0, 1.491518259048462, 1580020802.4311736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010443441378256551], 0, 3.711416006088257, 1580020805.9277878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004072969354707792], 0, 1.6692659854888916, 1580020807.2210295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.721498623572594e-05], 0, 2.9033398628234863, 1580020810.0962286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.453012554378549e-05], 0, 2.5371692180633545, 1580020812.6473024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031705040027456364], 0, 3.418647527694702, 1580020815.5535939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00013829643670536208], 0, 1.3625199794769287, 1580020816.8393242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.667725216885008e-05], 0, 2.896949529647827, 1580020819.715618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8087721173323144e-05], 0, 2.6232261657714844, 1580020822.3762295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.57224353810859e-05], 0, 2.887906074523926, 1580020827.268629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010555099200252552], 0, 1.347637414932251, 1580020828.5535479], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.936415012702857e-05], 0, 2.7090299129486084, 1580020831.2897975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.341363017771471e-05], 0, 2.6936731338500977, 1580020833.9638345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.905207367116497e-05], 0, 2.641112804412842, 1580020836.6390638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012306914408443789], 0, 1.41424560546875, 1580020837.9295912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3497870475776665e-05], 0, 1.2479526996612549, 1580020839.2092564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.182668873615402e-05], 0, 2.7794764041900635, 1580020841.9432855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019255651730103806], 0, 1.5770761966705322, 1580020843.2317007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4602167860071056e-05], 0, 1.5407686233520508, 1580020844.777739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.9411844170111885e-05], 0, 1.6632308959960938, 1580020846.4199238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001372279344736618], 0, 2.960007905960083, 1580020849.3111925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001965302323318331], 0, 3.1515932083129883, 1580020852.2093425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.364337114011327e-05], 0, 1.5258398056030273, 1580020853.7848759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8296027359044637e-05], 0, 2.8299665451049805, 1580020856.598677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9802634126565856e-05], 0, 2.7625486850738525, 1580020859.2613168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.456279882906809e-05], 0, 1.3929543495178223, 1580020860.6152883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7019809525207744e-05], 0, 2.8600971698760986, 1580020863.4920425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1565881618300865e-05], 0, 2.833901882171631, 1580020866.3013399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.1040220533586205e-05], 0, 2.878340482711792, 1580020869.1714022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001604012838956079], 0, 1.6480512619018555, 1580020870.4620848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580020870.7517014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.328900978200112e-05], 0, 1.3569815158843994, 1580020871.9027073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.898355656582355e-05], 0, 2.965907573699951, 1580020874.7939212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.488281327091277e-05], 0, 2.9071123600006104, 1580020877.672322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.316860389995259e-05], 0, 1.3918585777282715, 1580020879.0185392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0493609263995453e-05], 0, 2.711477756500244, 1580020881.7284985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001981388822439145], 0, 3.0882253646850586, 1580020884.6096482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7460992570931793e-05], 0, 2.4401772022247314, 1580020887.03197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2582219586177015e-05], 0, 2.684558391571045, 1580020889.7465334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.8682851896835038e-05], 0, 1.5872375965118408, 1580020891.2284355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0006721323333333334], 0, 3.873156785964966, 1580020894.124698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0008105010834170855], 0, 3.474378824234009, 1580020897.0267491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003605822239512855], 0, 3.1663098335266113, 1580020899.900336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001784270126447017], 0, 1.4212672710418701, 1580020901.1834466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2068892634776e-05], 0, 2.711533308029175, 1580020903.8562496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.707834668365507e-05], 0, 2.8103740215301514, 1580020906.6394947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.542343848559228e-05], 0, 2.831601858139038, 1580020909.3667517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.8004049279618245e-05], 0, 2.792531967163086, 1580020912.1840093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.242837282340781e-05], 0, 2.860013723373413, 1580020915.0550807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.53232258081611e-05], 0, 2.915327310562134, 1580020917.9424038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.9572606164491274e-05], 0, 2.784640312194824, 1580020920.7708204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010535791177047252], 0, 3.1599104404449463, 1580020923.658478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010025795825309065], 0, 2.9753875732421875, 1580020926.5565095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5122649603078076e-05], 0, 2.8689682483673096, 1580020929.4084811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.324208544593135e-05], 0, 1.4689912796020508, 1580020930.6952496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.216915733567118e-05], 0, 2.861467123031616, 1580020933.5320678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013620562079760449], 0, 1.4870617389678955, 1580020934.8195007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1470109081769438e-05], 0, 2.5542798042297363, 1580020939.0926414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00034569279254401103], 0, 2.166008949279785, 1580020940.3870168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8408514740733717e-05], 0, 2.4914259910583496, 1580020942.858467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00019737758444417268], 0, 3.045182704925537, 1580020945.7632368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.578383364548495e-05], 0, 2.968498945236206, 1580020948.642896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.9880060056925995e-05], 0, 2.8486087322235107, 1580020951.4717371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002029469728363866], 0, 3.0989091396331787, 1580020954.357025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001913443481073311], 0, 3.018235445022583, 1580020957.2285488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0003886716727343145], 0, 1.5896406173706055, 1580020958.5213323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016915315034120735], 0, 2.9611878395080566, 1580020961.4095736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020449059321168815], 0, 3.101245164871216, 1580020964.288705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.027317657561709e-05], 0, 2.878305673599243, 1580020967.1667857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001266256442628154], 0, 3.2773871421813965, 1580020970.032914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1245886459569975e-05], 0, 2.769669532775879, 1580020972.827486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.030675235920852e-05], 0, 2.909958600997925, 1580020975.6849098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.2326718925902e-05], 0, 1.4752614498138428, 1580020976.9660237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.705242908001669e-05], 0, 2.701939344406128, 1580020979.6869168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.493891232869065e-05], 0, 2.887655019760132, 1580020982.5705063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0002626546623778502], 0, 3.1848840713500977, 1580020985.4700081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580020936.1464353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.053913590187373e-05], 0, 2.9470877647399902, 1580020988.4315975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003476290854463355], 0, 2.2302215099334717, 1580020989.7225146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019297096780412568], 0, 1.5200858116149902, 1580020991.0081174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.080667641483204e-05], 0, 2.887666940689087, 1580020993.898127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2725855251336896e-05], 0, 2.7476909160614014, 1580020996.6534119], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4346094321148825e-05], 0, 2.8115763664245605, 1580020999.4877107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.941098239197647e-05], 0, 2.8707990646362305, 1580021002.2950985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.901878310125809e-05], 0, 2.912478446960449, 1580021005.1732385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011240122848353492], 0, 2.943615198135376, 1580021008.0540974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011582845588762274], 0, 3.140139102935791, 1580021010.9527948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1394110975247034e-05], 0, 2.7781615257263184, 1580021013.7505872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7869054847210393e-05], 0, 2.4747185707092285, 1580021016.199924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019765381857707507], 0, 1.5025928020477295, 1580021017.486396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.434717704160972e-05], 0, 2.8113880157470703, 1580021020.317535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019253665651862464], 0, 3.1461727619171143, 1580021023.2127445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.135337313626766e-05], 0, 2.81291127204895, 1580021026.0492573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.300132225892913e-05], 0, 2.928593635559082, 1580021028.898585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001611131624], 0, 3.022594451904297, 1580021031.7840395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001358879457425298], 0, 1.768664836883545, 1580021033.279593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001348108130928184], 0, 3.0113131999969482, 1580021036.1376858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.737179762072034e-05], 0, 1.2816007137298584, 1580021037.4276004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.194440832249675e-05], 0, 2.779226303100586, 1580021040.2261937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.761883724743212e-05], 0, 2.9455511569976807, 1580021043.1143532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.653066041470311e-05], 0, 2.75376296043396, 1580021045.9004214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001310557623464855], 0, 1.513235330581665, 1580021047.1893184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580020936.6611779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001312339750783958], 0, 3.0741028785705566, 1580021050.1166244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7883644676841906e-05], 0, 2.668123483657837, 1580021052.7919533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001934501183751953], 0, 3.1675965785980225, 1580021057.447724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011734097503084853], 0, 3.047546625137329, 1580021060.3513474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012034879137641124], 0, 1.358285903930664, 1580021061.6407058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.367516426471197e-05], 0, 2.8671767711639404, 1580021064.5381567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.183811439746574e-05], 0, 2.8712027072906494, 1580021067.411705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.061658718136397e-05], 0, 2.8368442058563232, 1580021070.2677782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.553514021435228e-05], 0, 2.843435525894165, 1580021073.0182672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.750517420162806e-05], 0, 2.7573328018188477, 1580021075.7533436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.021273288650581e-05], 0, 3.0154974460601807, 1580021078.5811644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019491169065183214], 0, 3.134101629257202, 1580021081.4709802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001014554827166751], 0, 1.3264665603637695, 1580021082.754186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.239425250980992e-05], 0, 2.917637586593628, 1580021085.649057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.653480052242055e-05], 0, 2.900325059890747, 1580021088.524247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020213658254865035], 0, 3.113677978515625, 1580021091.4211078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.610483393476261e-05], 0, 2.757591962814331, 1580021094.1772964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.232797045626964e-05], 0, 2.7709155082702637, 1580021096.8710473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.515067076735689e-05], 0, 2.828639268875122, 1580021099.7496328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015141610364881344], 0, 2.963803291320801, 1580021102.6421216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.06463682761116e-05], 0, 2.7664122581481934, 1580021105.384893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019684490839544917], 0, 1.550234079360962, 1580021106.6692624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6886581399835995e-05], 0, 2.756007194519043, 1580021109.426207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001239180226976459], 0, 2.974097490310669, 1580021112.324957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003114548252638113], 0, 1.883920669555664, 1580021113.6158245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.976794656658328e-05], 0, 2.9539811611175537, 1580021116.5094292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010204180887441482], 0, 1.3128111362457275, 1580021117.7916512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010775885294117648], 0, 1.3715593814849854, 1580021119.0786026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.502243911923059e-05], 0, 2.7205934524536133, 1580021121.820284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012049565804190591], 0, 3.1734280586242676, 1580021124.720925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0803178516293236e-05], 0, 2.6804075241088867, 1580021127.3884015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016134449556809023], 0, 1.755573034286499, 1580021128.6752143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012079904276593181], 0, 1.4306139945983887, 1580021129.9600341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002048551392973856], 0, 1.4939758777618408, 1580021131.2495892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.640712455073265e-05], 0, 2.8623709678649902, 1580021134.0870614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00028673124836601306], 0, 3.0668938159942627, 1580021136.9093566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001406580982731995], 0, 1.480405569076538, 1580021138.1954157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.176249417935612e-05], 0, 2.7901265621185303, 1580021141.0008278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003112171260086902], 0, 1.8835837841033936, 1580021142.2912195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6787661693047014e-05], 0, 2.9101908206939697, 1580021145.151541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.671629311036454e-05], 0, 2.6528823375701904, 1580021147.8024845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7450957548256326e-05], 0, 2.954634428024292, 1580021150.7105756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.483991209197758e-05], 0, 2.828050374984741, 1580021153.5368745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.028870249704075e-05], 0, 2.9335203170776367, 1580021156.4098835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015577639089360386], 0, 1.7645361423492432, 1580021157.7006383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2889098737591945e-05], 0, 2.79472017288208, 1580021160.5106254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0330066461444335e-05], 0, 2.8557610511779785, 1580021163.355219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.799387287489102e-05], 0, 2.954599380493164, 1580021166.2474432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.558312863475603e-05], 0, 2.9041290283203125, 1580021169.114012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.481825032337889e-05], 0, 2.8728253841400146, 1580021171.97285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.2091838484132564e-05], 0, 1.2499513626098633, 1580021174.9771843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.605404139136753e-05], 0, 2.9105727672576904, 1580021177.8317137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015595427814982092], 0, 1.336754560470581, 1580021179.115443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00035937751203744985], 0, 3.1611571311950684, 1580021182.0139422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0003498722859926391], 0, 3.1848320960998535, 1580021184.9152594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0579363869039086e-05], 0, 2.7432196140289307, 1580021187.6187923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.259529585075587e-05], 0, 2.7626030445098877, 1580021190.3615234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.835128696558398e-05], 0, 2.7728068828582764, 1580021193.1403267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.208175940565768e-05], 0, 2.5085716247558594, 1580021195.6285245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.157963647240243e-05], 0, 2.811176300048828, 1580021198.4443502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4153405373657124e-05], 0, 2.8365087509155273, 1580021201.3107922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.168541861777151e-05], 0, 2.6604466438293457, 1580021203.9658003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012891250961120292], 0, 2.7834813594818115, 1580021206.6582046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.437088435648258e-05], 0, 2.6385748386383057, 1580021209.2905967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.258573186093844e-05], 0, 2.805098295211792, 1580021212.0736127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.232216656126482e-05], 0, 3.009093761444092, 1580021214.9550776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015879884128991464], 0, 1.6249995231628418, 1580021216.2426386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.05735987039939e-05], 0, 2.6724164485931396, 1580021218.862526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.740498202623297e-05], 0, 2.7614855766296387, 1580021221.5790539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000397894143197144], 0, 1.7857325077056885, 1580021222.8723495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003506224067974772], 0, 2.2625529766082764, 1580021224.1625335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1437477682910815e-05], 0, 2.8192434310913086, 1580021226.9930735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00023504398099037787], 0, 1.8302834033966064, 1580021228.28064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5463365589932305e-05], 0, 1.2635776996612549, 1580021229.5642092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017452197548066537], 0, 3.260270357131958, 1580021234.709055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.311888604914808e-05], 0, 2.4814562797546387, 1580021237.2376542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5966005834145537e-05], 0, 2.152886390686035, 1580021239.4120746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.44178760215268e-05], 0, 2.916689157485962, 1580021242.3126507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2432178031059433e-05], 0, 2.631748676300049, 1580021244.954811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.5077068859311406e-05], 0, 2.2357447147369385, 1580021247.2338023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8314829694087127e-05], 0, 2.439138889312744, 1580021249.7110858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.409225851208038e-05], 0, 2.95395827293396, 1580021252.5956376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.611266128037499e-05], 0, 2.9544973373413086, 1580021255.4833596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0852146301931222e-05], 0, 2.501542806625366, 1580021257.9690638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.849782140885737e-05], 0, 2.96464204788208, 1580021260.8648572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.067173114391585e-05], 0, 2.486469268798828, 1580021263.392019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2837577700847922e-05], 0, 2.6999168395996094, 1580021266.0963755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014021733566128326], 0, 3.0928828716278076, 1580021268.98128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7547441741912743e-05], 0, 2.4401168823242188, 1580021271.360409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.56082792247369e-05], 0, 3.0205438137054443, 1580021274.259751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.15165864618885e-05], 0, 1.6050207614898682, 1580021275.5483966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.712224149933065e-05], 0, 1.3456873893737793, 1580021276.8355825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.689634471885466e-05], 0, 2.4830617904663086, 1580021279.340918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.577256352587833e-05], 0, 2.7408230304718018, 1580021282.1033766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.831671755261924e-05], 0, 2.419748306274414, 1580021284.5337014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.3738475342737056e-05], 0, 2.7783031463623047, 1580021287.2991984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9754430555968707e-05], 0, 2.4951915740966797, 1580021289.7316618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.655975638591646e-05], 0, 1.5071449279785156, 1580021291.0201354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5502668409270476e-05], 0, 2.180723190307617, 1580021293.2099967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1700628882468267e-05], 0, 1.3630969524383545, 1580021294.4947484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.158706619839306e-05], 0, 3.210808753967285, 1580021297.3899179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.1731519604391384e-05], 0, 2.932100772857666, 1580021300.288935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.821295571099862e-05], 0, 2.718200922012329, 1580021303.054947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1718545766138737e-05], 0, 2.3012337684631348, 1580021305.3117173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3094078386199221e-05], 0, 2.1856958866119385, 1580021307.5000384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8506066805196275e-05], 0, 2.369091749191284, 1580021309.900972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3132779521397986e-05], 0, 2.8810808658599854, 1580021312.6518466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.502091983262212e-05], 0, 2.860229730606079, 1580021315.4777687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.255781895182636e-05], 0, 2.870997190475464, 1580021318.3076262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4599795461311985e-05], 0, 2.4383254051208496, 1580021320.7299752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.928700177251779e-05], 0, 2.735943555831909, 1580021323.3022325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.4136923519863508e-05], 0, 2.279007911682129, 1580021325.5112832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.6963969782747155e-05], 0, 2.8302338123321533, 1580021328.2656946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8745481183868087e-05], 0, 2.6962363719940186, 1580021330.9940996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.610484851774924e-05], 0, 2.9740242958068848, 1580021333.8867524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8149574268928643e-05], 0, 2.4892055988311768, 1580021336.3944027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.311135835140257e-05], 0, 2.5265817642211914, 1580021338.8672795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4173504518217067e-05], 0, 2.7062907218933105, 1580021341.5884166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.336122330181313e-05], 0, 2.9097397327423096, 1580021344.3636553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.993714851728134e-05], 0, 2.6904544830322266, 1580021347.0095503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9719722155368366e-05], 0, 2.850578784942627, 1580021349.8098958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0112944295737842e-05], 0, 2.3055689334869385, 1580021352.1442125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.429167513885535e-05], 0, 2.2229154109954834, 1580021356.0023706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.057397955117591e-05], 0, 2.724132537841797, 1580021358.7602336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.074080909017649e-05], 0, 1.6022484302520752, 1580021360.0494916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.3097806507794913e-05], 0, 2.7757129669189453, 1580021362.8559546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.5744413895831756e-05], 0, 2.2998266220092773, 1580021365.1573324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580021365.4486997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.277208456791451e-05], 0, 2.7448089122772217, 1580021368.0697486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3476379791178544e-05], 0, 2.6851563453674316, 1580021370.7415407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017554939355404517], 0, 3.188258647918701, 1580021373.6191583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2581090405192636e-05], 0, 2.5257697105407715, 1580021376.1802814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.95664063379389e-05], 0, 2.8792388439178467, 1580021378.9912167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6300616192249713e-05], 0, 2.6556472778320312, 1580021381.6720786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.594847452319284e-05], 0, 2.755502462387085, 1580021384.4330618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580021353.4434733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6687508809569012e-05], 0, 2.521205425262451, 1580021387.055324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.396562364460269e-05], 0, 2.9101133346557617, 1580021389.9003692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.478424047631592e-05], 0, 3.014230966567993, 1580021392.7900624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4807273981841766e-05], 0, 2.5878829956054688, 1580021395.3923068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5875333618466243e-05], 0, 2.2609896659851074, 1580021397.6585948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013123498563777995], 0, 2.9469265937805176, 1580021400.5583084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.460571143076506e-05], 0, 2.9050304889678955, 1580021403.3218224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.889982141578295e-05], 0, 2.499506950378418, 1580021405.8282502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8956836446360152e-05], 0, 2.4135334491729736, 1580021408.2847438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.115685807840123e-05], 0, 2.0062358379364014, 1580021410.328612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.301269830923719e-05], 0, 2.727142333984375, 1580021413.070143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3548975475939694e-05], 0, 2.675994634628296, 1580021415.7722206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.113632582840296e-05], 0, 2.8104169368743896, 1580021418.5478115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.623741847087125e-05], 0, 3.0227315425872803, 1580021421.4448557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002840174311959018], 0, 3.111715793609619, 1580021424.3338761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.582782703457161e-05], 0, 3.0182318687438965, 1580021427.2095625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.609087037928048e-05], 0, 2.161567211151123, 1580021429.3889086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.238037859551263e-05], 0, 2.8146750926971436, 1580021432.1902354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0110186303397618e-05], 0, 2.5809082984924316, 1580021434.7992606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6464473582673585e-05], 0, 2.6502392292022705, 1580021437.4318655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013154985570114756], 0, 2.927793502807617, 1580021440.334259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.994491695924765e-05], 0, 2.3120012283325195, 1580021442.676113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4274835443250223e-05], 0, 2.6873958110809326, 1580021445.298023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013849846333379367], 0, 1.6417303085327148, 1580021446.584401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.495347424302005e-05], 0, 2.95503830909729, 1580021449.4584832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5445236913726604e-05], 0, 2.726637125015259, 1580021452.2026525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580021452.4928536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8536597427287918e-05], 0, 2.200328826904297, 1580021454.6035283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.023515885311055e-05], 0, 2.6582746505737305, 1580021457.2993288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.394909180998657e-05], 0, 1.3434069156646729, 1580021458.5860777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.38258815369898e-05], 0, 2.9492483139038086, 1580021461.459516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.33043730462685e-05], 0, 3.168440580368042, 1580021464.3513865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.1741464072245326e-05], 0, 2.605380058288574, 1580021467.0033734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0812903083638412e-05], 0, 2.6672849655151367, 1580021469.670125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.514159718472484e-05], 0, 2.674974203109741, 1580021473.7846344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7476900387502373e-05], 0, 2.4223792552948, 1580021476.156523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.1278300179549131e-05], 0, 1.9132423400878906, 1580021478.0837183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2680901507570664e-05], 0, 2.57596492767334, 1580021480.6059043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.113272348210543e-05], 0, 2.998732566833496, 1580021483.4823115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580021470.9740689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001591006118786724], 0, 1.359968900680542, 1580021484.840926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.40781277258567e-05], 0, 2.9110107421875, 1580021487.7360451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001328142702680344], 0, 2.927088975906372, 1580021490.6204736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3311958080688323e-05], 0, 2.476444959640503, 1580021493.1314673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014030659449991241], 0, 3.0932862758636475, 1580021496.0110247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.1963151381345e-05], 0, 2.9188082218170166, 1580021498.867992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580021470.9745107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8559877733034244e-05], 0, 2.4757678508758545, 1580021501.4447038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.434910573635839e-05], 0, 2.8764865398406982, 1580021504.2336345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.380576707081079e-05], 0, 3.0260045528411865, 1580021507.1318767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0090954929662502e-05], 0, 1.8362326622009277, 1580021508.9797757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.453091104098061e-05], 0, 2.6934683322906494, 1580021511.7025456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.119948783748438e-05], 0, 2.6838557720184326, 1580021514.3407085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.948071553651267e-05], 0, 1.4714765548706055, 1580021515.7442703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2338899768336485e-05], 0, 2.729564666748047, 1580021518.49172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.765067275217933e-05], 0, 2.7022993564605713, 1580021521.2217457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.707974269503546e-05], 0, 3.013545274734497, 1580021524.1098502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.7101594933548437e-05], 0, 2.6612558364868164, 1580021526.6805246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.294750221519968e-05], 0, 2.735234498977661, 1580021529.357664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6812352227329085e-05], 0, 2.466526508331299, 1580021531.8131793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2248484734324837e-05], 0, 2.0741078853607178, 1580021533.9065154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.147627278347161e-05], 0, 2.892026662826538, 1580021536.7515237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017869680125000002], 0, 1.5821003913879395, 1580021538.0361273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580021538.3253858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.2671770155097451e-05], 0, 2.1576404571533203, 1580021540.3749788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.2409739767771766e-05], 0, 3.0182127952575684, 1580021543.2726371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9242503336552813e-05], 0, 2.410323143005371, 1580021545.6800268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7769960234844242e-05], 0, 2.6077630519866943, 1580021548.289116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013492046925841846], 0, 1.7812244892120361, 1580021550.0009427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.417662980744142e-05], 0, 3.002312421798706, 1580021552.8964696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0983832076341315e-05], 0, 2.044675827026367, 1580021554.8712811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.495115889308403e-05], 0, 2.8721072673797607, 1580021557.6622078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.08686224749838e-05], 0, 2.5997402667999268, 1580021560.2835705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.324731469856686e-05], 0, 2.9698288440704346, 1580021563.1614747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.275675012134094e-05], 0, 2.484006881713867, 1580021565.638404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.19299225263489e-05], 0, 2.8942408561706543, 1580021568.4698708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.2214194134712854e-05], 0, 2.892507791519165, 1580021571.2131352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013303607286783452], 0, 2.9633216857910156, 1580021574.1153257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.401667970719625e-05], 0, 2.7586774826049805, 1580021576.8850029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8939419179001886e-05], 0, 2.19635272026062, 1580021579.0935903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.299465278160076e-05], 0, 2.738088369369507, 1580021581.8111658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.43176032892208e-05], 0, 2.9216525554656982, 1580021584.7082605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7294364241676946e-05], 0, 2.729213237762451, 1580021588.9451146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.70135307066055e-05], 0, 2.781377077102661, 1580021591.6414948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2485497483133236e-05], 0, 2.7167043685913086, 1580021594.349374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.330032897852858e-05], 0, 2.9536452293395996, 1580021597.229488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8528497178573355e-05], 0, 2.506592273712158, 1580021599.741675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.522704335191555e-05], 0, 2.957979440689087, 1580021602.624471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.785822313907513e-05], 0, 2.876891851425171, 1580021605.4631712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013206476651982378], 0, 3.1811869144439697, 1580021608.3216805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.248762193318031e-05], 0, 2.999722957611084, 1580021611.2220685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5279242970729575e-05], 0, 2.6161928176879883, 1580021613.8415136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.257662494893096e-05], 0, 2.9192426204681396, 1580021616.712207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7501591585507287e-05], 0, 2.259768486022949, 1580021619.0226455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.713414187385359e-05], 0, 2.68485689163208, 1580021621.7178054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.110048042449815e-05], 0, 2.896432399749756, 1580021624.6018891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.314804938588059e-05], 0, 2.785167694091797, 1580021627.3978176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014060225353901997], 0, 2.129049777984619, 1580021629.2307074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.7334095486649755e-05], 0, 2.801035165786743, 1580021631.938772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013753003478484928], 0, 3.058039665222168, 1580021634.8126848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.53825204568701e-05], 0, 1.3678910732269287, 1580021636.0994458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.899916828437082e-05], 0, 2.9000205993652344, 1580021638.9746892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9865331624329996e-05], 0, 2.7851920127868652, 1580021641.7458901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8213224121278292e-05], 0, 2.379648447036743, 1580021644.1298964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.595192114077901e-05], 0, 1.3234307765960693, 1580021645.4156778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8467656135154408e-05], 0, 2.7819199562072754, 1580021648.2154076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580021586.0123723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8319204049141613e-05], 0, 2.48875093460083, 1580021650.8003128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.847347763714202e-05], 0, 2.5052785873413086, 1580021653.329436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.341867852817107e-05], 0, 2.8751330375671387, 1580021656.2044442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.697984038867766e-05], 0, 1.4687831401824951, 1580021657.5197117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.229924080209241e-05], 0, 2.891145944595337, 1580021660.375747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.106496852386237e-05], 0, 2.9116196632385254, 1580021663.2520583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.40517818807607e-05], 0, 2.9320483207702637, 1580021666.1477337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3402772771232634e-05], 0, 2.8835506439208984, 1580021668.8943844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.33702867893306e-05], 0, 2.905141592025757, 1580021671.7841096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6052902025391363e-05], 0, 2.213571786880493, 1580021674.0047197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5733363931628635e-05], 0, 2.1256635189056396, 1580021676.1401527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.33730458917285e-05], 0, 2.8612442016601562, 1580021678.9790034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7592352285437326e-05], 0, 2.7666008472442627, 1580021681.653541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.72261866345575e-05], 0, 2.7553110122680664, 1580021684.4391856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.923750231526577e-05], 0, 2.3419997692108154, 1580021686.7939909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7183861256591297e-05], 0, 2.704573154449463, 1580021689.5352097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.405040272075988e-05], 0, 2.8694121837615967, 1580021692.396907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.0288064657598044e-05], 0, 2.821500062942505, 1580021695.202903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1744763987422774e-05], 0, 2.514148235321045, 1580021697.710072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001377962212472312], 0, 3.07786226272583, 1580021700.6124868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8840725090036017e-05], 0, 2.4195806980133057, 1580021703.0518713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.988176891146589e-05], 0, 2.624560832977295, 1580021705.6004572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.805928512557777e-05], 0, 2.6992392539978027, 1580021708.3314009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.180293963879365e-05], 0, 2.0805883407592773, 1580021711.3132668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3082748487706517e-05], 0, 2.5628180503845215, 1580021713.8946111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.710191781485338e-05], 0, 2.6103925704956055, 1580021716.5410998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4183549441376654e-05], 0, 2.946577310562134, 1580021719.4136643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013411883107715305], 0, 2.9213974475860596, 1580021722.3118465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.182053629483383e-05], 0, 2.9780495166778564, 1580021725.1461313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580021725.4354532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.374287183710822e-05], 0, 2.969611406326294, 1580021728.1972537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.4047391316288137e-05], 0, 2.9492218494415283, 1580021731.0761747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.316659610479944e-05], 0, 2.5330629348754883, 1580021733.6206505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.922851345216188e-05], 0, 2.652597188949585, 1580021736.223136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.502462120916762e-05], 0, 2.932802438735962, 1580021739.124707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3303022144558194e-05], 0, 2.7146687507629395, 1580021741.840387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.332158435400417e-05], 0, 2.723578453063965, 1580021744.5640726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.268302923116285e-05], 0, 2.7686429023742676, 1580021747.3303304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0681564629965718e-05], 0, 2.507298231124878, 1580021749.7672727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4486473907480975e-05], 0, 2.603205680847168, 1580021752.4086564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7939242025574866e-05], 0, 2.296257734298706, 1580021754.7399328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580021709.1632943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.304916830561288e-05], 0, 2.8796255588531494, 1580021757.6149898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.82053927480916e-05], 0, 3.107218027114868, 1580021760.5185452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7712002965591198e-05], 0, 2.4130046367645264, 1580021762.9732006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0725121973612273e-05], 0, 1.952678918838501, 1580021764.940413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6310352236110617e-05], 0, 2.677760601043701, 1580021767.6275232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005843707190022011], 0, 3.54477596282959, 1580021774.132066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.774924000661631e-05], 0, 2.9072346687316895, 1580021776.9916499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021924513433652532], 0, 3.0160036087036133, 1580021779.8748887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00036061821757602864], 0, 3.021291971206665, 1580021782.771844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011611753444060973], 0, 2.8696253299713135, 1580021785.6665108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.363382468701252e-05], 0, 2.8681628704071045, 1580021788.5259619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00041278265760451397], 0, 3.0177130699157715, 1580021791.4182086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005759566347504621], 0, 3.054967164993286, 1580021794.2297795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00020128345860235473], 0, 1.397580623626709, 1580021795.575962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.425208507676399e-05], 0, 2.897552251815796, 1580021798.4727437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018530896962697772], 0, 2.9154767990112305, 1580021801.3575904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011549880234553776], 0, 2.89634108543396, 1580021804.2501686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00031342506668753916], 0, 2.163874864578247, 1580021805.5378268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000233982981255449], 0, 3.2895829677581787, 1580021808.430498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001181345433663957], 0, 2.9484689235687256, 1580021811.2800407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00020764596237393327], 0, 3.0532307624816895, 1580021814.167457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0006378215770046669], 0, 3.042219400405884, 1580021816.8967264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.821448901591093e-05], 0, 2.871262311935425, 1580021819.7698696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00013027068949586645], 0, 2.8484926223754883, 1580021822.6510694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010659446603492334], 0, 1.3208186626434326, 1580021823.9407012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.288495265965712e-05], 0, 2.845632314682007, 1580021826.810505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017671522091229616], 0, 3.006803274154663, 1580021829.692505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00014862448203758292], 0, 2.9212939739227295, 1580021832.5862556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.280971420224369e-05], 0, 2.9008069038391113, 1580021835.4797006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005895099937568857], 0, 3.6842403411865234, 1580021838.3700974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0019174875498812352], 0, 4.424016714096069, 1580021841.2910051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.002033010056675063], 0, 3.703723669052124, 1580021844.2130356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00015492867179032417], 0, 2.8115956783294678, 1580021847.0388913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00051758188665998], 0, 2.92049241065979, 1580021849.8331618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00040773011610297833], 0, 3.2838828563690186, 1580021852.7402442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.96687687937063e-05], 0, 2.8977372646331787, 1580021855.602453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00038555922677245964], 0, 2.804046392440796, 1580021858.3287168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012602231361836895], 0, 2.8301849365234375, 1580021861.186578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.000207959533949321], 0, 2.810284376144409, 1580021863.879874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0010483243867924529], 0, 2.5887093544006348, 1580021865.1779363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010207753538422585], 0, 2.8714070320129395, 1580021868.0689018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017162659006743017], 0, 2.994314193725586, 1580021870.9506173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.269731570164545e-05], 0, 2.988862991333008, 1580021873.853154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012517169820872275], 0, 4.405505657196045, 1580021876.7547486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.106241654924063e-05], 0, 1.4223954677581787, 1580021878.1978004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002043008875295426], 0, 2.7043044567108154, 1580021880.8627546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00024905775624902966], 0, 3.0199179649353027, 1580021883.7478662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[4.955144753699315e-05], 0, 2.819077491760254, 1580021886.537635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.437136763975498e-05], 0, 2.777069568634033, 1580021889.29441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00024146149991960124], 0, 2.8558645248413086, 1580021892.0118582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00011484355961934522], 0, 2.8931403160095215, 1580021894.9163594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0007605285912305516], 0, 3.6985273361206055, 1580021897.8201392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0019152885391969406], 0, 2.7696006298065186, 1580021899.1291175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005986962110778443], 0, 3.6599466800689697, 1580021904.8209317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005305599129504103], 0, 2.796853542327881, 1580021907.5248709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001175506951911039], 0, 2.8545100688934326, 1580021910.390408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00024419161839115284], 0, 3.2091026306152344, 1580021913.2850344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005731189896502498], 0, 3.00642728805542, 1580021916.1752872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002062746658953593], 0, 3.0450940132141113, 1580021919.0611792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024583241896259815], 0, 3.704437017440796, 1580021921.934826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012497401726006192], 0, 4.461915016174316, 1580021924.8463852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.242111921103967e-05], 0, 1.2631323337554932, 1580021926.1329203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.948333347134527e-05], 0, 2.6340081691741943, 1580021928.7354996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001075097781395349], 0, 2.940370559692383, 1580021931.6414025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012509140528119643], 0, 2.8780109882354736, 1580021934.520106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0007986552183266932], 0, 1.994657039642334, 1580021935.8177881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.512213565062389e-05], 0, 2.6059346199035645, 1580021938.460651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.520333658398413e-05], 0, 2.8838343620300293, 1580021941.3544986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005890568980988593], 0, 2.9897236824035645, 1580021944.1575546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011418935779816513], 0, 2.8834502696990967, 1580021947.0560305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00011276869981570739], 0, 3.0080180168151855, 1580021949.9175193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005847947135095979], 0, 2.9900717735290527, 1580021952.8199153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020272680362766091], 0, 3.033181667327881, 1580021955.7128289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010513533011238316], 0, 1.2472338676452637, 1580021956.9955618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017444941558583104], 0, 2.903167247772217, 1580021959.8701136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010044768576158941], 0, 2.7162091732025146, 1580021962.6061945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[4.017365300879674e-05], 0, 2.7757327556610107, 1580021965.398561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020771258378448053], 0, 3.02773380279541, 1580021968.2912786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00041267245136584124], 0, 3.2810983657836914, 1580021971.1939816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000104021556344913], 0, 2.8384597301483154, 1580021974.0607414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003403326787454969], 0, 3.0023880004882812, 1580021976.948823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000569837285441345], 0, 2.970118284225464, 1580021979.6553254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.000571438332936508], 0, 2.7631077766418457, 1580021982.3161936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005125240999308436], 0, 2.783507823944092, 1580021985.0075696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011607284351507189], 0, 2.8553502559661865, 1580021987.860843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0005884090144444445], 0, 3.6437458992004395, 1580021990.7241378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005969278015085351], 0, 2.8645918369293213, 1580021993.4513855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00020885534836864681], 0, 3.039228916168213, 1580021996.3404894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023078816142467327], 0, 3.26464581489563, 1580021999.2291718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.295661747223526e-05], 0, 2.959770679473877, 1580022002.1186657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00019778903966213737], 0, 3.00880765914917, 1580022005.0148144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027030792476383263], 0, 3.233027696609497, 1580022007.8937495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000573421563196312], 0, 3.000772714614868, 1580022010.6009476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[5.032831283145776e-05], 0, 2.811995506286621, 1580022013.4038296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00018047586085489316], 0, 2.9395477771759033, 1580022016.287726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005686070740887481], 0, 2.931605339050293, 1580022018.905216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0019255031599045346], 0, 4.392110586166382, 1580022021.823706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002012850292996187], 0, 1.2966029644012451, 1580022023.1094618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011191009633576166], 0, 1.296278476715088, 1580022024.4199522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011691772403993295], 0, 2.872115135192871, 1580022027.2984622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0009397406561403508], 0, 4.1123011112213135, 1580022030.1939225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00040587731055276386], 0, 3.268890619277954, 1580022035.1021125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00010009582003395586], 0, 1.2544751167297363, 1580022036.3851652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.230063976353453e-05], 0, 1.274336576461792, 1580022037.6722171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0002781524380440822], 0, 2.724794387817383, 1580022040.3911955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0008455312196929593], 0, 3.6733765602111816, 1580022043.274737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.557704737393957e-05], 0, 1.2958705425262451, 1580022044.5571063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.801753816610659e-05], 0, 1.3004100322723389, 1580022045.8586257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012502408438818565], 0, 2.9247524738311768, 1580022048.7278366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012445483844898594], 0, 2.8740217685699463, 1580022051.6013718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.228689102332635e-05], 0, 1.2681894302368164, 1580022052.8917227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0012466993469860898], 0, 4.411762475967407, 1580022055.7996204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.109940075423105e-05], 0, 2.818791151046753, 1580022058.5794804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[4.9087235163385075e-05], 0, 2.5940310955047607, 1580022061.1485765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000127811559074601], 0, 1.3047618865966797, 1580022062.4640417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[5.3653777323378234e-05], 0, 1.7383294105529785, 1580022064.1802294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00024159459378021272], 0, 2.8611273765563965, 1580022066.8956888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002811320386235955], 0, 3.2467007637023926, 1580022069.7765727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005720220273729115], 0, 2.9946300983428955, 1580022072.671701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[7.044414834217507e-05], 0, 1.3425793647766113, 1580022074.0160322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017562437833099577], 0, 1.333411455154419, 1580022075.3050644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00039755656938976377], 0, 3.2413439750671387, 1580022078.208319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002474432980040229], 0, 3.231477737426758, 1580022081.08512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0005763970586011342], 0, 2.8360979557037354, 1580022083.8406851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[9.555457683370077e-05], 0, 2.9347434043884277, 1580022086.7224867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00033225908377896614], 0, 2.7546546459198, 1580022089.4185083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.270252066342535e-05], 0, 2.8707733154296875, 1580022092.2920377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.254163145319232e-05], 0, 2.890820264816284, 1580022095.1618006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.836082751792421e-05], 0, 1.321791172027588, 1580022096.4465714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00011598643041367819], 0, 2.8623130321502686, 1580022099.3175576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 7, 10, 1580022099.6067226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001367496111827957], 0, 2.819356679916382, 1580022102.3309386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012126594700710587], 0, 1.2675480842590332, 1580022103.616631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[6.151093846520306e-05], 0, 2.791131019592285, 1580022106.4118063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.405263096303589e-05], 0, 2.75895094871521, 1580022109.1598258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00017285975865777585], 0, 2.93379807472229, 1580022112.048678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001275289748890298], 0, 1.2516429424285889, 1580022113.3354683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024148376991416955], 0, 3.284980058670044, 1580022116.2280722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010803098339443604], 0, 1.4013807773590088, 1580022117.512655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.60516524526614e-05], 0, 2.7085041999816895, 1580022120.228586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00024316143792840823], 0, 3.5427794456481934, 1580022123.1006868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[5.2495300223995524e-05], 0, 2.695267915725708, 1580022125.8092268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00013225026608148827], 0, 1.2943291664123535, 1580022127.0993319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004367499285134037], 0, 3.2627029418945312, 1580022130.0043366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0001079934579015544], 0, 1.3203227519989014, 1580022131.2958155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.652202066526688e-05], 0, 2.8135781288146973, 1580022134.1117601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.3810179159820595e-05], 0, 2.7399981021881104, 1580022136.8631806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00010293210897370306], 0, 1.2585501670837402, 1580022138.1520584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010684628081972462], 0, 1.3243498802185059, 1580022139.4404237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00021461788583255443], 0, 3.032636880874634, 1580022144.4643266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00023003850064534634], 0, 3.643608808517456, 1580022147.3504546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.959879323933255e-05], 0, 2.8730649948120117, 1580022150.2462103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005762030946153846], 0, 3.004460573196411, 1580022152.961557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1000000000.0], 6, 10, 1580022140.7663288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0003149989395066562], 0, 3.6922428607940674, 1580022155.924976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[9.891533456382358e-05], 0, 1.304060697555542, 1580022157.2249186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.316430479102957e-05], 0, 2.8975701332092285, 1580022160.1182373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00011580353066608046], 0, 2.8280153274536133, 1580022162.9543614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002347202426556992], 0, 2.994131565093994, 1580022165.8265495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00020680862468513855], 0, 2.8367695808410645, 1580022168.6398761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0001168948337599649], 0, 2.8958070278167725, 1580022171.5081236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.692313254563356e-05], 0, 1.2680625915527344, 1580022172.805789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[8.354077526306998e-05], 0, 1.3253684043884277, 1580022174.09161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0002109904990106846], 0, 3.318997383117676, 1580022176.9699059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0001333882774535809], 0, 1.374908685684204, 1580022178.2557404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[7.142721939840939e-05], 0, 2.92429256439209, 1580022181.1447537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[6.247927621068397e-05], 0, 1.3032512664794922, 1580022182.431966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[8.794935731105629e-05], 0, 2.8125128746032715, 1580022185.252331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.002042166166666667], 0, 2.1284873485565186, 1580022186.5647273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000591460837730214], 0, 2.533207654953003, 1580022188.799792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0003544785948143265], 0, 3.043459177017212, 1580022191.6999032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0005740534738878143], 0, 3.004830837249756, 1580022194.3955154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.845571368675384e-05], 0, 1.3726611137390137, 1580022195.782379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 6, 10, 1580022141.1142418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00018115517610859728], 0, 1.4135987758636475, 1580022197.1363022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.987748470246734e-05], 0, 2.840195894241333, 1580022199.92562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00027474112657137936], 0, 3.2659878730773926, 1580022202.799333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0004575564693181818], 0, 3.2154037952423096, 1580022205.698491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00012035291724950884], 0, 2.7576189041137695, 1580022208.4687014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00031799982472266247], 0, 2.08915376663208, 1580022209.7615378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[9.939425631837042e-05], 0, 2.8376917839050293, 1580022212.5994189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00023288387620157297], 0, 3.0095531940460205, 1580022215.4757073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00010543665178216509], 0, 2.8967463970184326, 1580022218.3379478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00014018339888521164], 0, 2.9599478244781494, 1580022221.226972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0002942265043956044], 0, 3.248927354812622, 1580022224.117201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.205492193285982e-05], 0, 1.344538688659668, 1580022225.427869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[8.615573090042775e-05], 0, 2.948058605194092, 1580022228.284473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012747787976935345], 0, 1.298398733139038, 1580022229.605852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0001788916186516854], 0, 2.9906485080718994, 1580022232.4690132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0002372904091769158], 0, 1.4171266555786133, 1580022233.7586792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[6.420162378151938e-05], 0, 2.885099411010742, 1580022236.6209376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.00021844462661235574], 0, 2.938385009765625, 1580022239.511683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.00019195060702541106], 0, 2.4823367595672607, 1580022241.959564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 7, 10, 1580022242.2498038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.831433107856522e-05], 0, 1.5180089473724365, 1580022243.6628294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.00012459166025591313], 0, 2.8927924633026123, 1580022246.5499582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1000000000.0], 7, 10, 1580022246.8392477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003069442949117342], 0, 1.708604335784912, 1580022251.620228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003094922031941505], 0, 3.125516414642334, 1580022254.5151527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.673070593265633e-05], 0, 2.846613883972168, 1580022257.3785162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003479506441798942], 0, 3.5798938274383545, 1580022260.2198958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002528253733919046], 0, 2.951958656311035, 1580022263.1166284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.599838367941207e-05], 0, 2.887251853942871, 1580022266.0158536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031360607957198444], 0, 3.0003445148468018, 1580022268.9130604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031178682697547685], 0, 3.4438278675079346, 1580022271.7936463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.983086411089452e-05], 0, 2.8950326442718506, 1580022274.6875079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.473034296522013e-05], 0, 2.8707196712493896, 1580022277.5807757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000714187479893946], 0, 3.9387521743774414, 1580022280.4893358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.837731223906834e-05], 0, 3.1243467330932617, 1580022283.3792024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.848059558303887e-05], 0, 1.3464772701263428, 1580022284.6629734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.53673433560477e-05], 0, 1.3300344944000244, 1580022285.9434435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007119191535326087], 0, 3.832627058029175, 1580022288.7828033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.252543082543138e-05], 0, 2.930803060531616, 1580022291.6738482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001328441807436919], 0, 1.2807464599609375, 1580022292.9587066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011128016466373068], 0, 2.732795000076294, 1580022295.6614528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.360349364506512e-05], 0, 2.8558030128479004, 1580022298.529883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005484793043160206], 0, 3.427605152130127, 1580022301.2521656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.141091674045453e-05], 0, 2.758936882019043, 1580022304.0320432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00048028628090255064], 0, 2.899972677230835, 1580022306.7013388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.4949895244611704e-05], 0, 2.8826870918273926, 1580022309.585734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001368057820669105], 0, 1.282071828842163, 1580022310.8800898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012223314028693292], 0, 3.088137149810791, 1580022313.7222226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003159672256980894], 0, 2.8682658672332764, 1580022316.4483984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.908611402106193e-05], 0, 2.9007515907287598, 1580022319.3448124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.472453554344661e-05], 0, 2.817399501800537, 1580022322.1511953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003205212473662885], 0, 3.608121156692505, 1580022325.0110474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003456046058975463], 0, 3.6136014461517334, 1580022327.898956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010495511501489304], 0, 2.8407795429229736, 1580022330.696564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005667754879137226], 0, 3.4827077388763428, 1580022333.4554667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.738344793525831e-05], 0, 2.7535417079925537, 1580022336.2122593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.802263363261619e-05], 0, 2.7874045372009277, 1580022339.0181532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006172744663590926], 0, 4.4756200313568115, 1580022341.908999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.380749237022493e-05], 0, 2.7993762493133545, 1580022344.7218509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003111573], 0, 3.4993793964385986, 1580022347.597882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00031796231939935064], 0, 3.1942079067230225, 1580022350.4221613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013836603023815896], 0, 2.0699217319488525, 1580022352.2584143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003475758772238085], 0, 3.603606700897217, 1580022355.1089876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001876624055961372], 0, 2.9551498889923096, 1580022357.851085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007140508447233845], 0, 3.760576009750366, 1580022360.6298916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.35689539424899e-05], 0, 1.2584197521209717, 1580022361.928929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.553620606139949e-05], 0, 1.252518892288208, 1580022363.216103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000212733038700565], 0, 2.9454610347747803, 1580022365.9436853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.177555789338223e-05], 0, 2.8925557136535645, 1580022368.8375013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013224221141067022], 0, 1.7274117469787598, 1580022370.5151997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.182985214919525e-05], 0, 2.9704277515411377, 1580022373.407258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028743947698072804], 0, 3.098860502243042, 1580022378.2362673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004654645463006049], 0, 1.8469350337982178, 1580022379.5274775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019601550412206225], 0, 2.9283244609832764, 1580022382.3936656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.970837363942213e-05], 0, 2.8935322761535645, 1580022385.2813153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.99492487422137e-05], 0, 1.26198148727417, 1580022386.5616627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.570811857744502e-05], 0, 2.8830854892730713, 1580022389.4589102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001507341433540139], 0, 2.8909201622009277, 1580022392.3425229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005837428514851486], 0, 2.016139507293701, 1580022393.6343076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012697323171504627], 0, 1.2660038471221924, 1580022394.915434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012339919519129233], 0, 2.7633025646209717, 1580022397.6588814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010413918146693284], 0, 2.9362215995788574, 1580022400.5636544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001309306364385141], 0, 2.899914026260376, 1580022403.4238517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010567814140474451], 0, 2.8946712017059326, 1580022406.2885227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580022406.5780787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020788302857512283], 0, 3.2136456966400146, 1580022409.3385267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.523581937163687e-05], 0, 2.9312474727630615, 1580022412.196449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3527420546544723e-05], 0, 2.8029515743255615, 1580022415.0353868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.742863526549786e-05], 0, 2.8773202896118164, 1580022417.9207141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.450524405946389e-05], 0, 2.9499387741088867, 1580022420.8205438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.585450192818579e-05], 0, 1.2515273094177246, 1580022422.1075897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.441366091526863e-05], 0, 2.8554489612579346, 1580022424.963799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001673508724811083], 0, 2.991107940673828, 1580022427.8320725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.817328604930192e-05], 0, 2.9768285751342773, 1580022430.734322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.0814332880126896e-05], 0, 2.878836154937744, 1580022433.6234503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005384135588345163], 0, 3.335049867630005, 1580022436.2472103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003565279900552486], 0, 2.992218494415283, 1580022439.147189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.931099499908071e-05], 0, 2.881941318511963, 1580022442.039544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017970998682153227], 0, 3.012742519378662, 1580022444.9312806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.036163432295437e-05], 0, 1.2749149799346924, 1580022446.2130587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005438720061953353], 0, 3.402855157852173, 1580022448.9201014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.602980146381133e-05], 0, 2.841836929321289, 1580022451.769789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002095233685439917], 0, 3.214176654815674, 1580022454.6696267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.73473199101069e-05], 0, 2.876356363296509, 1580022457.5494223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000326868660434871], 0, 3.205843925476074, 1580022460.4403791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013183713841458385], 0, 2.9616239070892334, 1580022463.3145251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018046001334080718], 0, 3.024235248565674, 1580022466.2048104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00034084817018469656], 0, 3.2176389694213867, 1580022469.0018816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001386870666323201], 0, 3.2143776416778564, 1580022471.901153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013443189984838275], 0, 2.9114978313446045, 1580022474.7707582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580022375.216637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00024028201926993577], 0, 3.0737860202789307, 1580022477.613133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.247337878538512e-05], 0, 1.2532680034637451, 1580022478.8952155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.312731814207088e-05], 0, 2.8865303993225098, 1580022481.7926164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.461771470094302e-05], 0, 1.2402031421661377, 1580022483.0777383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.998808194789082e-05], 0, 2.864833354949951, 1580022485.9665675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006092198669187146], 0, 3.455035924911499, 1580022488.8636346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001936208403247632], 0, 1.3201756477355957, 1580022490.1487284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.336642494654312e-05], 0, 2.730320692062378, 1580022492.8942206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.321526207457458e-05], 0, 1.253962755203247, 1580022496.3243737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.54262039988892e-05], 0, 2.8503940105438232, 1580022499.101134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00029728932193816884], 0, 1.2877025604248047, 1580022500.3885255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011971426855744974], 0, 3.0593020915985107, 1580022503.2085872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000337172426181514], 0, 3.662353992462158, 1580022506.1075492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003211320171076189], 0, 3.6531078815460205, 1580022509.0089135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006576909950900164], 0, 4.515820503234863, 1580022511.9039943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013868504755694663], 0, 3.076706647872925, 1580022514.7726326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.072198780846681e-05], 0, 2.6323165893554688, 1580022517.4254172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00029564386835815405], 0, 3.1315290927886963, 1580022520.315649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.005756241545167e-05], 0, 2.914170980453491, 1580022523.1875918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012312767838765007], 0, 1.263507604598999, 1580022524.4803414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.294509778397645e-05], 0, 2.849828004837036, 1580022527.362374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.469369726133574e-05], 0, 1.2945163249969482, 1580022528.655263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0006122594458333333], 0, 3.206580877304077, 1580022531.5638344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012197064945188794], 0, 1.451347827911377, 1580022532.8527088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.102571632707065e-05], 0, 2.876711845397949, 1580022535.7402549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.0483154965945665e-05], 0, 2.9740848541259766, 1580022538.6404834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002452013404592241], 0, 2.8501510620117188, 1580022541.4354045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.945215947718058e-05], 0, 2.8736345767974854, 1580022544.3241515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580022495.0422585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00020850473695392378], 0, 2.876777172088623, 1580022547.2225747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020431348835113914], 0, 2.911022424697876, 1580022550.0808718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.254803627211873e-05], 0, 2.8253238201141357, 1580022552.937688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.122775828078124e-05], 0, 1.2763497829437256, 1580022554.2175817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003109413174879227], 0, 3.019972324371338, 1580022557.1089282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014635747097432904], 0, 1.3503072261810303, 1580022558.3980582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580022558.687713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010416897927946688], 0, 1.251880407333374, 1580022559.838633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.206548083339007e-05], 0, 2.721388339996338, 1580022562.5955577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012281505995997538], 0, 2.952329158782959, 1580022565.4654174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.648300158342681e-05], 0, 1.2894575595855713, 1580022566.761265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001646120547650732], 0, 2.9762401580810547, 1580022569.6494267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.163086218518012e-05], 0, 2.8032195568084717, 1580022572.4797318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.509587360675251e-05], 0, 2.912754774093628, 1580022575.3109999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.299116094217166e-05], 0, 1.2928729057312012, 1580022576.5939958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019165727563121653], 0, 1.3986308574676514, 1580022577.8815308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014752094656065088], 0, 3.0011308193206787, 1580022580.7494686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00023756681006647672], 0, 1.353302001953125, 1580022582.0360374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.689189840499306e-05], 0, 1.2593371868133545, 1580022583.3206706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019855322413793103], 0, 2.989633798599243, 1580022586.21672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003925536318226121], 0, 3.224247455596924, 1580022589.1135066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003382681581405222], 0, 3.5888895988464355, 1580022591.9834962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.379456017662151e-05], 0, 2.7899177074432373, 1580022594.807929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.237825977711279e-05], 0, 2.860530138015747, 1580022597.678139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.715424292503319e-05], 0, 2.7897837162017822, 1580022600.4971335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.381695290154452e-05], 0, 1.280724048614502, 1580022601.7817242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005727946178050653], 0, 3.4101881980895996, 1580022604.494005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013523772387253577], 0, 1.356956958770752, 1580022608.0406764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00032056173461231013], 0, 3.0063626766204834, 1580022610.925757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.372577837937047e-05], 0, 2.876842975616455, 1580022613.8054469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011423593069082674], 0, 1.2418279647827148, 1580022615.0988297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.332347996371381e-05], 0, 2.880863904953003, 1580022617.979733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.148847899159663e-05], 0, 2.842414617538452, 1580022620.8355343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.49076019647567e-05], 0, 2.966179847717285, 1580022623.8108127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031175189950779326], 0, 2.8748137950897217, 1580022626.567642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012915986408626378], 0, 2.9141602516174316, 1580022629.452645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016237719969650988], 0, 3.004375457763672, 1580022632.3379514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00038369914390881026], 0, 3.2231335639953613, 1580022635.2411587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00071423776085031], 0, 3.899362802505493, 1580022638.1482737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0006170737735191638], 0, 3.6232807636260986, 1580022641.0213816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011631649221511847], 0, 2.8222405910491943, 1580022643.840909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.052465191895322e-05], 0, 2.970525026321411, 1580022646.7338665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001681177633260027], 0, 3.1277756690979004, 1580022649.6178768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002642088197109067], 0, 1.347351312637329, 1580022650.9096413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012351140886638674], 0, 1.3657667636871338, 1580022652.1951578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010924441195581546], 0, 1.2650909423828125, 1580022653.4825966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017375614843490766], 0, 3.072193145751953, 1580022656.334459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.082384461042118e-05], 0, 2.884018898010254, 1580022659.2072847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010158411933947928], 0, 1.2451298236846924, 1580022660.4968812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.294431425041186e-05], 0, 2.852020502090454, 1580022663.3621948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.916571102133021e-05], 0, 2.8393032550811768, 1580022666.219606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019677886883539365], 0, 2.7730872631073, 1580022668.9626343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015165099560775328], 0, 2.9427077770233154, 1580022671.8179061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013095260331765933], 0, 1.342677354812622, 1580022673.1054943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017067412176430515], 0, 1.3648877143859863, 1580022674.393305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002446865900908077], 0, 3.0681066513061523, 1580022677.1677265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00014511168984137696], 0, 2.591916561126709, 1580022679.5537179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.626008456253303e-05], 0, 2.8178205490112305, 1580022682.4033234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.872204549082203e-05], 0, 2.746426820755005, 1580022685.18819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5492224227281137e-05], 0, 2.7299585342407227, 1580022687.9555714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013149585240914324], 0, 2.8789777755737305, 1580022690.8317823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.693083272512082e-05], 0, 2.6702795028686523, 1580022693.5470653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.333012798425885e-05], 0, 2.8077502250671387, 1580022696.3018522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.092454446632831e-05], 0, 3.0158932209014893, 1580022699.1895344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.588653097850471e-05], 0, 2.938525438308716, 1580022702.0877433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.537561587413824e-05], 0, 3.0379111766815186, 1580022704.9924912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027150968655959424], 0, 3.436049461364746, 1580022707.8785188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580022606.4000068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007274772456876457], 0, 3.802370548248291, 1580022710.7700925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012009023442561204], 0, 2.9864890575408936, 1580022713.6354086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000156382112317085], 0, 3.1690499782562256, 1580022716.5339856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.175874011177987e-05], 0, 1.2652688026428223, 1580022717.819618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002050711985960434], 0, 3.087113857269287, 1580022720.707043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003286351382507903], 0, 3.1407010555267334, 1580022723.5204208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012417290975488983], 0, 1.2952041625976562, 1580022724.8101716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8948788773119296e-05], 0, 2.810673475265503, 1580022730.462371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015582432320765773], 0, 3.099478006362915, 1580022733.3341236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.706296300176805e-05], 0, 1.3295092582702637, 1580022734.6435988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.626853807634166e-05], 0, 2.892308235168457, 1580022737.5385177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019166871533994676], 0, 2.9370861053466797, 1580022740.3890498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013401496507268903], 0, 2.6466727256774902, 1580022743.0474186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015456083148985284], 0, 2.887910842895508, 1580022745.9359038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.09982821724177e-05], 0, 2.9667868614196777, 1580022748.8344617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000217080692514447], 0, 2.9600601196289062, 1580022751.7376218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.210985077338316e-05], 0, 1.288233995437622, 1580022753.0260317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007236626961665878], 0, 3.7885851860046387, 1580022755.7910843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.747695550491074e-05], 0, 3.103057622909546, 1580022758.6834097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.546108966472707e-05], 0, 2.7433650493621826, 1580022761.4679246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001828613075989318], 0, 2.9747607707977295, 1580022764.1928809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.81318376564871e-05], 0, 2.8847131729125977, 1580022767.0760176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016250982740087213], 0, 3.24534010887146, 1580022769.9580204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.044475982265708e-05], 0, 2.896101713180542, 1580022772.7957177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001566507792702486], 0, 3.077258348464966, 1580022775.6132874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.905801217830882e-05], 0, 2.737391948699951, 1580022778.3679047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001304983707953064], 0, 1.4237771034240723, 1580022779.6555786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.114294656798134e-05], 0, 2.9576117992401123, 1580022782.5320048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.104946263412781e-05], 0, 2.9043493270874023, 1580022785.427784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002733744916609939], 0, 3.4695308208465576, 1580022788.3153799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0005438969133775759], 0, 3.545433521270752, 1580022791.1249983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0012166277516981133], 0, 4.532953977584839, 1580022794.0321732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.419790790689082e-05], 0, 2.9308059215545654, 1580022796.9189732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.916262652318404e-05], 0, 1.3515033721923828, 1580022798.2071705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016575884323160694], 0, 3.6363680362701416, 1580022801.7174876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027308442628804625], 0, 3.4491512775421143, 1580022804.6028361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.43850464325559e-05], 0, 2.8144211769104004, 1580022807.4561296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00034670732726869313], 0, 3.564070463180542, 1580022810.2829843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021467945525606468], 0, 2.9316492080688477, 1580022813.1496215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000727701912026205], 0, 3.7999110221862793, 1580022815.9610617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004474488535437431], 0, 3.2238917350769043, 1580022818.8663492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.741394168016664e-05], 0, 1.3081657886505127, 1580022820.1536877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010856861343899263], 0, 1.322486400604248, 1580022821.439671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.785774373851103e-05], 0, 1.3994600772857666, 1580022822.7325788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006564342144321444], 0, 4.509588241577148, 1580022825.6167567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002320547864860971], 0, 2.9343254566192627, 1580022828.510544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006575218191533087], 0, 4.464680194854736, 1580022831.389065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.210641202001633e-05], 0, 2.8731327056884766, 1580022834.2716649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.804995057490054e-05], 0, 3.142869234085083, 1580022837.172926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.87350383365464e-05], 0, 3.130018472671509, 1580022840.064978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010120527904024374], 0, 2.8312435150146484, 1580022842.9335213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.754103563246111e-05], 0, 2.984840154647827, 1580022845.8360353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012193885674867786], 0, 2.813331127166748, 1580022848.6971967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012552150011654108], 0, 2.980292558670044, 1580022851.5975106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.770658506551079e-05], 0, 2.8416695594787598, 1580022854.4357367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.42599647997817e-05], 0, 2.8472535610198975, 1580022860.2903273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.336999650910842e-05], 0, 2.890493869781494, 1580022863.131136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.000658811064171123], 0, 4.557541370391846, 1580022866.0195708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011904026776117205], 0, 2.9760372638702393, 1580022868.9231577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010621647850608708], 0, 2.7890939712524414, 1580022871.7057388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00010383499543855076], 0, 2.8840136528015137, 1580022874.5644672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000248291988359289], 0, 2.8739404678344727, 1580022877.4111447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00039238063909224013], 0, 3.229111433029175, 1580022880.3048363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.188288349687779e-05], 0, 2.893409252166748, 1580022883.1926048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016797992763157893], 0, 3.0225625038146973, 1580022886.082815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001259960896855346], 0, 1.303025484085083, 1580022887.3726668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00017313162936700104], 0, 1.4191100597381592, 1580022888.6597474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007587592220113852], 0, 3.868655204772949, 1580022891.54523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.468328841617018e-05], 0, 2.8629822731018066, 1580022894.4473941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.393851332455995e-05], 0, 1.2885277271270752, 1580022895.7496262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017984275517318938], 0, 3.148189067840576, 1580022898.6220527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.307809711149624e-05], 0, 2.6566364765167236, 1580022901.3196418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004258589343667546], 0, 1.8896229267120361, 1580022902.900377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.285950434640434e-05], 0, 2.8125159740448, 1580022905.7305098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016030089563548192], 0, 2.9319422245025635, 1580022908.5828798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00043425056892837914], 0, 3.1959807872772217, 1580022911.4812975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0004614204303255283], 0, 3.4696731567382812, 1580022914.3857043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.138881042033728e-05], 0, 2.8680801391601562, 1580022917.2860339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006558065972584856], 0, 2.896895408630371, 1580022918.5831342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017850521267732494], 0, 2.983721971511841, 1580022921.4375505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0007500689872611464], 0, 3.770993947982788, 1580022924.2138824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012517697628458498], 0, 2.8966357707977295, 1580022927.1118767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031287645550146057], 0, 3.4637765884399414, 1580022930.0001473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.000544541668297988], 0, 2.0146846771240234, 1580022931.2929056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.50200849173189e-05], 0, 3.042086124420166, 1580022934.1905503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014189410841452613], 0, 2.8858532905578613, 1580022937.0679188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006550691307879772], 0, 4.5325517654418945, 1580022939.9705462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580022857.23274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013213017386138614], 0, 1.3488175868988037, 1580022941.3197281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017712544831139095], 0, 3.028665781021118, 1580022944.1123536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.493743924355436e-05], 0, 3.001652717590332, 1580022947.0136685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580022857.2329638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015714622299196787], 0, 3.145681142807007, 1580022949.9015121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003376734810344828], 0, 3.1226422786712646, 1580022952.7261906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0198707375078404e-05], 0, 2.766098737716675, 1580022955.5054448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.341804099711086e-05], 0, 2.531273126602173, 1580022958.0512486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.359114336134453e-05], 0, 2.862051248550415, 1580022960.914109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.6956649786654024e-05], 0, 2.8225183486938477, 1580022963.75872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.84632820225976e-05], 0, 2.9301235675811768, 1580022966.6060271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006547352290820471], 0, 4.524149179458618, 1580022969.5109937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.743558540589846e-05], 0, 2.8978590965270996, 1580022972.3937516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.979557732501976e-05], 0, 2.8553824424743652, 1580022975.2463362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00021033159512578615], 0, 2.9560515880584717, 1580022978.133183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.791825874472836e-05], 0, 2.7389588356018066, 1580022984.142653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013507458935879945], 0, 3.1334891319274902, 1580022986.9961598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.189401115441473e-05], 0, 2.880030632019043, 1580022989.8785472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.553456501765075e-05], 0, 3.0793607234954834, 1580022992.688857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.254490741823744e-05], 0, 3.102509021759033, 1580022995.5852838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.54540597468047e-05], 0, 2.6796176433563232, 1580022998.291462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017314849012763173], 0, 3.5941624641418457, 1580023001.1404252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0458786449081573e-05], 0, 2.768226146697998, 1580023003.9454584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.76029147631289e-05], 0, 2.8104236125946045, 1580023006.7714906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014815366777746922], 0, 2.959935426712036, 1580023009.6490855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014993438442280945], 0, 3.14294171333313, 1580023012.5507386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.137511189327278e-05], 0, 3.1054813861846924, 1580023015.4390192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3593959933637496e-05], 0, 2.8009634017944336, 1580023018.2669928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.305008587552139e-05], 0, 2.8845787048339844, 1580023021.0406406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4217453681845334e-05], 0, 2.7750558853149414, 1580023023.8376007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.170232376158826e-05], 0, 2.754132032394409, 1580023026.5007417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015676848189371374], 0, 1.8701918125152588, 1580023027.7872458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4686126210513475e-05], 0, 2.6168484687805176, 1580023030.4120386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.772588910183531e-05], 0, 2.622971773147583, 1580023033.052893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001570620385563554], 0, 3.4471776485443115, 1580023035.9161544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011250636285642191], 0, 1.959986686706543, 1580023037.5392563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.337409498302928e-05], 0, 1.3186898231506348, 1580023038.8276281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.371425452752023e-05], 0, 2.904522657394409, 1580023041.7266812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.477965186915887e-05], 0, 2.9312245845794678, 1580023044.5683541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010748953374825625], 0, 1.5885982513427734, 1580023045.8557587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7751058539859305e-05], 0, 2.715128183364868, 1580023048.5909472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.921207438202247e-05], 0, 2.8448562622070312, 1580023051.4148386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.209684492125568e-05], 0, 2.6944429874420166, 1580023054.1543126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.378582655165948e-05], 0, 1.4174864292144775, 1580023055.43857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.481984892405829e-05], 0, 2.9586009979248047, 1580023058.3174534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.753642656758788e-05], 0, 2.9451634883880615, 1580023061.2184691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.748969859703297e-05], 0, 1.5193593502044678, 1580023062.50747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019877117639479448], 0, 3.538153648376465, 1580023065.2970657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0006166873864678899], 0, 4.496952295303345, 1580023068.1987429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.474046800951346e-05], 0, 2.708501100540161, 1580023070.942944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2725629769983256e-05], 0, 2.7400712966918945, 1580023073.6289885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0003159245107716412], 0, 3.6731085777282715, 1580023076.526449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.950466111768e-05], 0, 3.0447895526885986, 1580023079.3844194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.828188594171138e-05], 0, 2.7136974334716797, 1580023082.1295455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.65608703781639e-05], 0, 2.9996209144592285, 1580023085.0128007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00027315637511142807], 0, 3.7931039333343506, 1580023087.78074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0769639100098398e-05], 0, 2.506007671356201, 1580023090.319821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.404448746534536e-05], 0, 2.912200450897217, 1580023093.1844802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.39967259276936e-05], 0, 2.9601097106933594, 1580023096.07355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.336493407857965e-05], 0, 2.862750291824341, 1580023098.913221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3693939874926384e-05], 0, 2.7694284915924072, 1580023101.7141042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015623985686370298], 0, 3.418998956680298, 1580023104.5910378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001039234338487081], 0, 1.3205268383026123, 1580023105.879079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.103415791861362e-05], 0, 3.026113271713257, 1580023111.6655614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.00487786844462e-05], 0, 3.117090940475464, 1580023114.5519035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.412567902457821e-05], 0, 3.0910065174102783, 1580023117.4345253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.932464088599507e-05], 0, 2.3814902305603027, 1580023119.7819552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012029997871316899], 0, 1.3568572998046875, 1580023121.071005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.49038434847229e-05], 0, 2.810476064682007, 1580023123.890514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0584080448226656e-05], 0, 2.7455196380615234, 1580023126.660028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.460027588235294e-05], 0, 2.6856191158294678, 1580023129.3952668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.86206575248543e-05], 0, 2.8659350872039795, 1580023132.2680318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.065417034376603e-05], 0, 2.8662517070770264, 1580023135.0992982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.389953170444675e-05], 0, 2.783867597579956, 1580023137.9115732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.509014684798652e-05], 0, 3.0683629512786865, 1580023140.8148196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011101193944802966], 0, 2.942455530166626, 1580023143.7194104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.006127420354211e-05], 0, 2.782254457473755, 1580023146.5121932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8300366590257882e-05], 0, 2.6734814643859863, 1580023149.1972098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0507342445996e-05], 0, 2.8735873699188232, 1580023151.9759765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011474895384944093], 0, 2.975114583969116, 1580023154.868301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.676589881508289e-05], 0, 3.096872091293335, 1580023157.744652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.4367469265908e-05], 0, 2.962186574935913, 1580023160.6280081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010709115817428879], 0, 1.5500338077545166, 1580023162.1042042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.724415080049851e-05], 0, 3.1275386810302734, 1580023164.9980683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.59806305791376e-05], 0, 2.9114434719085693, 1580023167.8234475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010239966841871952], 0, 2.927351474761963, 1580023170.7221727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580023107.192715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001859450185228062], 0, 3.6324880123138428, 1580023173.6744635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.458230331393878e-05], 0, 2.6705775260925293, 1580023176.3822925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6476932360429045e-05], 0, 2.1968369483947754, 1580023178.5836427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.797716698961594e-05], 0, 2.7402336597442627, 1580023181.3389637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000317582696111665], 0, 3.6256723403930664, 1580023184.2024677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001934370248192771], 0, 3.220067262649536, 1580023187.0856428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003745702618963694], 0, 2.3475687503814697, 1580023188.4366832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0588231677608487e-05], 0, 2.6672589778900146, 1580023191.114278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.973366468972133e-05], 0, 2.8667523860931396, 1580023193.9841335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015629833958028306], 0, 3.0178048610687256, 1580023196.8663728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.321865158663047e-05], 0, 2.784886360168457, 1580023199.5645604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011898017570451034], 0, 2.9392175674438477, 1580023202.4666927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.747173661259376e-05], 0, 2.7921786308288574, 1580023205.1770382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011430506632109636], 0, 3.0182530879974365, 1580023208.0662763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033745310893796004], 0, 4.457115411758423, 1580023210.953012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1686549218672236e-05], 0, 2.811676025390625, 1580023213.7591493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.329943957112948e-05], 0, 2.810039520263672, 1580023216.594344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00016721259552666373], 0, 3.4705471992492676, 1580023219.3355494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.13229311879712e-05], 0, 2.642345666885376, 1580023221.9954185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580023222.2848182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.497332123448897e-05], 0, 2.7575879096984863, 1580023224.9371843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00033591361457676954], 0, 4.476387023925781, 1580023227.8127427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.391158186409143e-05], 0, 2.6898276805877686, 1580023230.4821663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.904119458478825e-05], 0, 2.6835129261016846, 1580023233.177154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.473490255804801e-05], 0, 2.416699171066284, 1580023237.9196198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.646210684083452e-05], 0, 2.4256856441497803, 1580023240.358657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0133943804811887e-05], 0, 2.3556833267211914, 1580023242.7523396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.461738420265635e-05], 0, 1.828446626663208, 1580023244.5072718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1886051493821367e-05], 0, 2.5443222522735596, 1580023247.0511293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0574713952975984e-05], 0, 2.881131410598755, 1580023249.937706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.784273720386079e-05], 0, 2.87556791305542, 1580023252.806209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.841443934474616e-05], 0, 2.9116766452789307, 1580023255.669148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.074260572560547e-05], 0, 2.8697290420532227, 1580023258.5303373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0243924368673414e-05], 0, 2.571012020111084, 1580023261.103981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4283019035709325e-05], 0, 2.9087255001068115, 1580023263.9642012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.432337075350185e-05], 0, 2.934640645980835, 1580023266.8331854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.252826047518425e-05], 0, 2.9426162242889404, 1580023269.708221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2020167825502728e-05], 0, 2.569072723388672, 1580023272.2747772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010698808378557246], 0, 2.935349702835083, 1580023275.173801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.193637943497073e-05], 0, 3.266887664794922, 1580023278.0630796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.942688586899927e-05], 0, 2.707490921020508, 1580023280.793034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.561569108797402e-05], 0, 2.8948473930358887, 1580023283.6361885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.526166892032021e-05], 0, 2.908813238143921, 1580023286.4667556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.443324768901627e-05], 0, 2.9455995559692383, 1580023289.3389142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580023234.4997778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1432749360613816e-05], 0, 2.4755613803863525, 1580023291.904151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00033187567683429513], 0, 3.8857738971710205, 1580023294.8019235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.983775503027065e-05], 0, 2.824402093887329, 1580023297.620532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.6719170349855875e-05], 0, 1.2738065719604492, 1580023298.9039063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4695776668262546e-05], 0, 2.805741310119629, 1580023301.6545556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002999341328198384], 0, 3.436095714569092, 1580023304.5279565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00022356720164006444], 0, 3.4825620651245117, 1580023307.287685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0549290859532125e-05], 0, 2.7798023223876953, 1580023310.0489478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.922747514147131e-05], 0, 2.817350149154663, 1580023312.8658824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.100839587967888e-05], 0, 2.844982624053955, 1580023315.7110734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.52637564725351e-05], 0, 3.017493724822998, 1580023318.5790846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.811814246404002e-05], 0, 1.771942138671875, 1580023320.1109126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015399039619670542], 0, 1.7948894500732422, 1580023321.6650603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.548891303195719e-05], 0, 3.737959384918213, 1580023325.1141624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001614486414944356], 0, 2.059307813644409, 1580023326.414436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.432800636942675e-05], 0, 2.9296395778656006, 1580023329.034609], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.213183191908221e-05], 0, 2.4520981311798096, 1580023331.4297993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.4353044496016776e-05], 0, 2.729750871658325, 1580023334.2044816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0496058292865507e-05], 0, 2.834012985229492, 1580023337.056226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.709937937358236e-05], 0, 3.1160809993743896, 1580023339.929033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1642251030691707e-05], 0, 2.5808091163635254, 1580023342.5025003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.563411639859141e-05], 0, 1.3244099617004395, 1580023343.791209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003122272745250097], 0, 3.8889729976654053, 1580023346.6866968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0002380409780525502], 0, 3.4672207832336426, 1580023349.4696891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001370582299341824], 0, 3.4359114170074463, 1580023352.3547764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3790562384499076e-05], 0, 2.794311761856079, 1580023355.1655354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.478122318860587e-05], 0, 2.7855920791625977, 1580023357.8977144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.281817535124078e-05], 0, 3.056029796600342, 1580023363.0382779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002227996646847345], 0, 3.2108988761901855, 1580023365.9365833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2386475922778574e-05], 0, 2.6512417793273926, 1580023368.6267579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014498182648930018], 0, 1.4921808242797852, 1580023369.912564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.563545102049164e-05], 0, 3.0121853351593018, 1580023372.7930593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001557790704502907], 0, 3.414686918258667, 1580023375.6384811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.5363749932365406e-05], 0, 1.286431074142456, 1580023376.9229665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.677242771141902e-05], 0, 3.1291661262512207, 1580023379.806145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2114454122725435e-05], 0, 2.3290152549743652, 1580023382.1289053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003246494455159113], 0, 2.8757026195526123, 1580023383.4279034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017300008095476546], 0, 2.0689778327941895, 1580023384.752239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000103243945079507], 0, 2.9334399700164795, 1580023387.6546314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.381037051532942e-05], 0, 2.8187673091888428, 1580023390.470199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0872270416611904e-05], 0, 2.900081157684326, 1580023393.2753255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.088081376936316e-05], 0, 2.9835352897644043, 1580023396.1230228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003364812792677735], 0, 4.498746633529663, 1580023398.9686394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8605889250400346e-05], 0, 2.711642026901245, 1580023401.7130022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580023360.3015323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017893020554066128], 0, 1.9993834495544434, 1580023403.0683455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.867015889580879e-05], 0, 2.607423782348633, 1580023405.3365211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003376054809666382], 0, 3.8502864837646484, 1580023408.1938832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001586122469050213], 0, 3.011458158493042, 1580023411.0710242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.472246874670602e-05], 0, 3.0379512310028076, 1580023413.9594622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.53313111434063e-05], 0, 2.892559766769409, 1580023416.850181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.555485950124472e-05], 0, 2.936952590942383, 1580023419.563262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.558396792522967e-05], 0, 3.0621659755706787, 1580023422.4578397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.11840700527594e-05], 0, 2.682389736175537, 1580023425.147515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.005393067144292e-05], 0, 2.881822109222412, 1580023428.0250971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.614260032657765e-05], 0, 1.4210424423217773, 1580023429.3104873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3080470288115243e-05], 0, 2.536872148513794, 1580023431.8300838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7783424209534147e-05], 0, 2.294020652770996, 1580023434.1282096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.804728609364627e-05], 0, 2.6194334030151367, 1580023436.741313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017117602657139666], 0, 3.483630895614624, 1580023439.5089006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.793289874764277e-05], 0, 2.9849777221679688, 1580023442.4019852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9385883307617576e-05], 0, 2.5606136322021484, 1580023444.8861866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1118058500185885e-05], 0, 2.7495102882385254, 1580023447.6747673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017471377774079007], 0, 3.6139144897460938, 1580023450.5131683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6921641710398445e-05], 0, 3.388296365737915, 1580023453.894667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.52574980306168e-05], 0, 2.9735028743743896, 1580023456.7861443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.219703190395231e-05], 0, 2.7378640174865723, 1580023459.5510995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013310924717712023], 0, 3.2462406158447266, 1580023462.4485161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.908373400157576e-05], 0, 2.9248135089874268, 1580023465.2893112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.769348089680074e-05], 0, 2.983443021774292, 1580023468.1833854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.861994643126148e-05], 0, 2.9420664310455322, 1580023471.0802126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001006239468316647], 0, 2.9683120250701904, 1580023473.9847498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.39434379683597e-05], 0, 3.1111409664154053, 1580023476.8757107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016026344917734935], 0, 3.5898592472076416, 1580023479.7331269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001929993513254168], 0, 3.213172674179077, 1580023482.6234634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0004503104274308526], 0, 3.8611607551574707, 1580023488.341302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010474458429319372], 0, 1.3138437271118164, 1580023489.6265202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00031676654552621205], 0, 3.617129325866699, 1580023492.513587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.52292716258399e-05], 0, 3.0273590087890625, 1580023495.405038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.81582848660975e-05], 0, 2.3478877544403076, 1580023497.80152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003375006444885799], 0, 2.9311273097991943, 1580023499.1084955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015473448870164687], 0, 3.0049242973327637, 1580023502.009255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012772179233226836], 0, 3.045668125152588, 1580023504.8170977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8043178307133163e-05], 0, 2.3320517539978027, 1580023507.1726217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.381764965049413e-05], 0, 2.488511323928833, 1580023509.696855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8500613613120023e-05], 0, 2.789970874786377, 1580023512.511539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00019761234553494658], 0, 3.21879506111145, 1580023515.4028106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00033701169479653103], 0, 2.276423931121826, 1580023516.6992705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013447670418870143], 0, 3.1731698513031006, 1580023519.5761673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013324886023102311], 0, 3.21220326423645, 1580023522.4764886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001574929331892317], 0, 3.5370147228240967, 1580023525.3573945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.318302102343642e-05], 0, 2.7819461822509766, 1580023528.1560159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.9897007625313046e-05], 0, 2.899709463119507, 1580023531.034455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0414273246845204e-05], 0, 2.9549601078033447, 1580023533.906757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.941517255487367e-05], 0, 2.945114850997925, 1580023536.811061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015608157031020648], 0, 3.199349880218506, 1580023539.677325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8431260677604624e-05], 0, 2.733912706375122, 1580023542.4214115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.837265633257002e-05], 0, 2.756049633026123, 1580023545.1773064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015402981669378768], 0, 3.026423931121826, 1580023548.0658138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.944313953935972e-05], 0, 2.748613119125366, 1580023550.8443754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.295214269599548e-05], 0, 2.910269021987915, 1580023553.7478757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.489728301810865e-05], 0, 2.9855446815490723, 1580023556.640658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.623066289947291e-05], 0, 2.7424631118774414, 1580023559.3931677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7490817049259454e-05], 0, 2.8741207122802734, 1580023562.2249434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.671943244936313e-05], 0, 2.794191837310791, 1580023565.0411105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.9978113470419776e-05], 0, 2.8397648334503174, 1580023567.8333845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7807442930000896e-05], 0, 3.1368072032928467, 1580023570.7115548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.606499387156942e-05], 0, 3.1997148990631104, 1580023573.6116037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.294675499591731e-05], 0, 2.7875583171844482, 1580023576.37632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.418855412513843e-05], 0, 3.089402914047241, 1580023579.2426443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.633232432983802e-05], 0, 2.352034568786621, 1580023581.6109736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015335110136482135], 0, 1.457747220993042, 1580023582.8950133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011500004872789996], 0, 3.015388250350952, 1580023585.7718592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.1300226917863915e-05], 0, 2.825024127960205, 1580023588.5238261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031931533366415243], 0, 4.498403549194336, 1580023591.4164155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5743942195859505e-05], 0, 2.8020944595336914, 1580023594.2467709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580023485.6225288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.035765982261642e-05], 0, 2.8462207317352295, 1580023597.16713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.4678886675698434e-05], 0, 2.67309308052063, 1580023599.8702848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.647103757030371e-05], 0, 1.303750991821289, 1580023601.1571326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.1325047319910024e-05], 0, 1.403928518295288, 1580023602.5786853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7411873510735183e-05], 0, 2.516763687133789, 1580023605.1161263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.322102196900639e-05], 0, 3.081008195877075, 1580023608.000955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.612620759982826e-05], 0, 3.1738357543945312, 1580023612.175945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0006768524194857916], 0, 2.2973179817199707, 1580023613.4705362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.659363198932701e-05], 0, 2.0700762271881104, 1580023615.5660396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1965957179584443e-05], 0, 2.689297676086426, 1580023618.3036819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2048]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001761871702554948], 0, 3.5478272438049316, 1580023621.1471694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.833432912154031e-05], 0, 3.0872671604156494, 1580023624.0316133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.790689174443219e-05], 0, 3.0847275257110596, 1580023626.918746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.606471861006628e-05], 0, 2.965372323989868, 1580023629.8061256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7737820042970386e-05], 0, 2.739213705062866, 1580023632.5577912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.094352043516613e-05], 0, 2.844520092010498, 1580023635.3663223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1294856924967165e-05], 0, 2.664517879486084, 1580023638.0388384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.961155297191379e-05], 0, 2.905088186264038, 1580023640.908484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.314441183458107e-05], 0, 2.7841475009918213, 1580023643.7062633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5689106155722156e-05], 0, 2.8450992107391357, 1580023646.5518413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015909949172706142], 0, 2.014538049697876, 1580023648.0027673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.736857592979524e-05], 0, 3.000352382659912, 1580023650.8948922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00031518477478532393], 0, 2.9705095291137695, 1580023656.0107074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9440621084553686e-05], 0, 2.6768200397491455, 1580023658.686808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00020419590510259178], 0, 2.7720954418182373, 1580023661.4240649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002791810055353745], 0, 3.0678553581237793, 1580023664.3234096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.1295358467162816e-05], 0, 2.794656276702881, 1580023667.1470242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.389435990394752e-05], 0, 2.9098823070526123, 1580023670.019877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013378279994861694], 0, 2.893592357635498, 1580023672.8373978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.7098080630528466e-05], 0, 1.2765388488769531, 1580023674.1284783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9502365212539108e-05], 0, 2.6529312133789062, 1580023676.8056095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.418173440003561e-05], 0, 2.750187873840332, 1580023679.5679622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.4684944042582226e-05], 0, 2.886160373687744, 1580023682.447382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.914572741570825e-05], 0, 3.040616035461426, 1580023685.3402872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002840801183004231], 0, 3.109231948852539, 1580023688.234831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019304341545542636], 0, 2.9489893913269043, 1580023691.102591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.074089003516392e-05], 0, 2.834763765335083, 1580023693.9343255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.735877089834909e-05], 0, 2.935574769973755, 1580023696.759003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.947576908821349e-05], 0, 2.925018787384033, 1580023699.6521924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.567697274621158e-05], 0, 2.869121551513672, 1580023702.5276196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.977196934369603e-05], 0, 2.9318530559539795, 1580023705.4298542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010565911918452693], 0, 3.0021297931671143, 1580023708.3303785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.0236877802593034e-05], 0, 2.291902542114258, 1580023710.621179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1452921007200304e-05], 0, 2.6634202003479004, 1580023713.3228781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00019964466921438417], 0, 3.013490915298462, 1580023716.1858864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.415314935815008e-05], 0, 2.7854952812194824, 1580023719.010087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8919868391015843e-05], 0, 2.6950011253356934, 1580023721.7119062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.694307796075161e-05], 0, 2.7979137897491455, 1580023724.5484557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.798570645104589e-05], 0, 1.288954257965088, 1580023725.8298137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.334085545370722e-05], 0, 1.5511221885681152, 1580023727.2806292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9832029132418733e-05], 0, 2.4379193782806396, 1580023729.7207732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.128028782083544e-05], 0, 2.897188901901245, 1580023732.619244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.508605796626821e-05], 0, 1.2574026584625244, 1580023733.913932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.693288848812744e-05], 0, 2.86509108543396, 1580023736.718809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2090389376625422e-05], 0, 2.543126344680786, 1580023739.2641768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.472197865152591e-05], 0, 2.8068695068359375, 1580023742.0957246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002931780872885979], 0, 2.921475410461426, 1580023744.9925478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.379808095989371e-05], 0, 2.8467321395874023, 1580023747.840227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.1421351394128614e-05], 0, 2.6561243534088135, 1580023750.4667165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.6997024917365876e-05], 0, 2.9606237411499023, 1580023753.2935123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.909060803081592e-05], 0, 1.249319076538086, 1580023754.5822263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7771348524316862e-05], 0, 2.4645822048187256, 1580023757.079071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00013831425162081653], 0, 2.875175714492798, 1580023759.9140484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.8800824797944054e-05], 0, 2.8051023483276367, 1580023762.746197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001661534561837092], 0, 2.9270706176757812, 1580023765.6407857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.275506051606517e-05], 0, 2.7248547077178955, 1580023768.3876348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011484000305614784], 0, 3.0275754928588867, 1580023771.2895539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3956046729596156e-05], 0, 2.7270913124084473, 1580023774.0407138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018117451383613674], 0, 1.3674767017364502, 1580023775.328042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.728791263575037e-05], 0, 2.8028159141540527, 1580023778.1373687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020961871018488487], 0, 1.8923225402832031, 1580023781.3314621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.184565452820743e-05], 0, 2.904996633529663, 1580023784.1886303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.433165867232773e-05], 0, 2.7954442501068115, 1580023786.968667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580023779.467542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00034268421365874543], 0, 2.9024369716644287, 1580023789.9185915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001155714246071789], 0, 3.00985050201416, 1580023792.7968166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.181104787427626e-05], 0, 2.879302501678467, 1580023795.6162422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00021246047029244408], 0, 3.179309129714966, 1580023798.5070379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.319223874771633e-05], 0, 1.3527419567108154, 1580023799.795937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0471900997383905e-05], 0, 1.4904685020446777, 1580023801.3110452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580023779.4679813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00015264149053086058], 0, 2.8092081546783447, 1580023804.1846228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.4924502458038804e-05], 0, 2.7615244388580322, 1580023806.963462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001366650753708175], 0, 2.927448272705078, 1580023809.810892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.331865443284529e-05], 0, 2.7152886390686035, 1580023812.5603771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001274263120763046], 0, 3.1262378692626953, 1580023815.4630256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8642199357098857e-05], 0, 2.6561977863311768, 1580023818.153009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6166173238944244e-05], 0, 2.679722309112549, 1580023820.856175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.666126949526946e-05], 0, 2.872832775115967, 1580023823.7260034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.966832633571904e-05], 0, 2.5885021686553955, 1580023826.3163857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.907412786108918e-05], 0, 1.280623197555542, 1580023827.602602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.170462051063561e-05], 0, 2.4779622554779053, 1580023830.10888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6595830017468945e-05], 0, 2.779693841934204, 1580023832.8343332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.338959347595375e-05], 0, 2.8461966514587402, 1580023835.627008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000144572685105157], 0, 1.3413050174713135, 1580023836.9134617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6404169012626787e-05], 0, 2.7566328048706055, 1580023839.6686642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012827954284572342], 0, 2.9492645263671875, 1580023842.5553706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.560602791848617e-05], 0, 2.8208563327789307, 1580023845.3717957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.490581526241619e-05], 0, 2.7506797313690186, 1580023848.1292293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.398413170678456e-05], 0, 2.8967955112457275, 1580023851.0210028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.378486849359873e-05], 0, 2.609361171722412, 1580023853.6395764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2342534625512394e-05], 0, 2.8057525157928467, 1580023856.4487123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.568183368097804e-05], 0, 2.809466600418091, 1580023859.2897673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027403648569009314], 0, 3.0939877033233643, 1580023862.1927485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.296400723061548e-05], 0, 2.8637702465057373, 1580023865.0375752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.921015950628136e-05], 0, 2.9191646575927734, 1580023867.9323273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.628949853597323e-05], 0, 2.8981173038482666, 1580023870.8303294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.2499637517912484e-05], 0, 2.8971633911132812, 1580023873.6672087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017099550428555929], 0, 2.8789093494415283, 1580023876.5057826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020590695321336762], 0, 3.180840492248535, 1580023879.384091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001449612], 0, 1.346372365951538, 1580023880.6734776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.418337561712392e-05], 0, 2.7005038261413574, 1580023883.4108677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000281131203596077], 0, 2.8405730724334717, 1580023886.2057288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.575054823867299e-05], 0, 2.7731616497039795, 1580023889.0138392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8853551391778885e-05], 0, 2.6614959239959717, 1580023891.6776266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.843701525319141e-05], 0, 2.6532301902770996, 1580023894.3456414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.032717769453431e-05], 0, 2.264277696609497, 1580023896.5648377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002837601495810305], 0, 3.0510964393615723, 1580023899.4290059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.984831648230642e-05], 0, 2.907519817352295, 1580023903.870365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9459921583680626e-05], 0, 1.4491338729858398, 1580023905.2421434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.54041775601899e-05], 0, 2.743755578994751, 1580023908.022538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.66177560537597e-05], 0, 2.9447221755981445, 1580023910.9139159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.204272755941351e-05], 0, 2.8263309001922607, 1580023913.7824934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0858645280271778e-05], 0, 2.3587839603424072, 1580023916.146322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.670314821179004e-05], 0, 2.9265170097351074, 1580023919.0219727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.763193917196309e-05], 0, 2.7822535037994385, 1580023921.7999313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017420500236779794], 0, 2.804353713989258, 1580023924.588404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011798088714807397], 0, 1.413102388381958, 1580023925.876027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.301746432082794e-05], 0, 3.025726318359375, 1580023928.7589831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003006433613445378], 0, 2.842381477355957, 1580023931.5652733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00031208212234146344], 0, 2.9093058109283447, 1580023934.440587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 6, 10, 1580023900.7288294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.3089840676857684e-05], 0, 2.8613314628601074, 1580023937.347957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020287968442373909], 0, 1.7004289627075195, 1580023938.6364305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.434545696988674e-05], 0, 2.933464288711548, 1580023941.5364008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4987468595733426e-05], 0, 2.8290152549743652, 1580023944.3778427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.471252373610322e-05], 0, 2.86391019821167, 1580023947.243332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.132419495632978e-05], 0, 2.3677175045013428, 1580023949.6399314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018240665776312798], 0, 2.9739677906036377, 1580023952.5247116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.17759686053297e-05], 0, 2.863834857940674, 1580023955.3805566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3491553974191138e-05], 0, 2.2766644954681396, 1580023957.6985035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002679171639655172], 0, 2.849902868270874, 1580023960.499397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014856357270714152], 0, 2.95029354095459, 1580023963.3937347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.842382772764561e-05], 0, 2.993281126022339, 1580023966.2937956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.349190627835439e-05], 0, 2.692554473876953, 1580023969.0267358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.880802692913386e-05], 0, 1.2775135040283203, 1580023970.3056796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7267494756067184e-05], 0, 1.6193444728851318, 1580023971.931325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002058120525978191], 0, 3.2031679153442383, 1580023974.8122427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.090588369956474e-05], 0, 2.574702024459839, 1580023977.3435314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9648462667907596e-05], 0, 2.560615062713623, 1580023979.913034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.055190843601278e-05], 0, 2.8004236221313477, 1580023982.7057822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580023900.8597598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3431598117581924e-05], 0, 2.4629831314086914, 1580023985.2555585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.422611942801249e-05], 0, 2.8471429347991943, 1580023988.116574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003203208746772592], 0, 3.255427598953247, 1580023991.0188115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.7148789959936073e-05], 0, 2.5270164012908936, 1580023993.4813156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015333348865039415], 0, 2.9542112350463867, 1580023996.3794298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015794776762017104], 0, 2.9562902450561523, 1580023999.2632308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002772318738957215], 0, 3.0906567573547363, 1580024002.1427572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 7, 10, 1580024002.4323044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013216040466119267], 0, 2.9238121509552, 1580024005.1678774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018702939440242057], 0, 1.5830967426300049, 1580024006.691557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.428743895652174e-05], 0, 1.6646533012390137, 1580024008.3727715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.325219107136692e-05], 0, 2.7598748207092285, 1580024011.1485548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00018530790266000697], 0, 3.080193281173706, 1580024014.017722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0754405020002585e-05], 0, 2.8057637214660645, 1580024016.8477068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3674987025380337e-05], 0, 2.335357666015625, 1580024020.7858245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.517477469471648e-05], 0, 2.683969736099243, 1580024023.483561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.873062652403053e-05], 0, 1.42036771774292, 1580024024.772009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.947956226424398e-05], 0, 2.8765954971313477, 1580024027.646388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.69126499134271e-05], 0, 2.764460325241089, 1580024030.4439754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.619594161069765e-05], 0, 2.8818814754486084, 1580024033.3026223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.645602451269239e-05], 0, 2.104609727859497, 1580024035.4408422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019558073266246362], 0, 2.9117584228515625, 1580024038.334236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9988328439397936e-05], 0, 2.7333879470825195, 1580024041.0630655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003180764551751435], 0, 3.2087018489837646, 1580024043.9527519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.922928184454637e-05], 0, 2.5746288299560547, 1580024046.536599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002842488747560759], 0, 3.088282823562622, 1580024049.4185805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020684690568475452], 0, 3.0040102005004883, 1580024052.2946315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6694577440076972e-05], 0, 2.184258222579956, 1580024054.4900107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9764566675489676e-05], 0, 2.7050259113311768, 1580024057.2035477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016553406690796276], 0, 3.0085365772247314, 1580024060.0811641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.3504090264104826e-05], 0, 2.7973861694335938, 1580024062.9111595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002769724264787175], 0, 1.4959907531738281, 1580024064.201361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.099272447019656e-05], 0, 2.8171136379241943, 1580024067.057591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.219635882133532e-05], 0, 2.8440752029418945, 1580024069.8982894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.217946208969026e-05], 0, 2.943575859069824, 1580024072.761801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.562170816203144e-05], 0, 2.7125866413116455, 1580024075.4884207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.389911213189312e-05], 0, 2.6628847122192383, 1580024078.1900523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027677675393122513], 0, 3.114492654800415, 1580024081.0673878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.880734563035943e-05], 0, 2.9793317317962646, 1580024083.9616401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.238653503961e-05], 0, 2.758733034133911, 1580024086.7201667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.000686501156092e-05], 0, 2.756596326828003, 1580024089.4831028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.562185559000547e-05], 0, 2.5403645038604736, 1580024092.0344415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00027810738553176795], 0, 3.100332260131836, 1580024094.9263282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.156747953292248e-05], 0, 2.948842763900757, 1580024097.7812576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.543277367916582e-05], 0, 2.2265279293060303, 1580024100.0405536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020333591416635017], 0, 3.0117580890655518, 1580024102.9264157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.407700963979689e-05], 0, 3.027432680130005, 1580024105.821582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.2249790832860055e-05], 0, 2.8105714321136475, 1580024108.631994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.2777863585858585e-05], 0, 1.316237211227417, 1580024109.9626207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00025293048528030065], 0, 2.982423782348633, 1580024112.8655982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.471046398165202e-05], 0, 2.887340784072876, 1580024115.697788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020812543452225984], 0, 3.0514283180236816, 1580024118.5706437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020989270043075315], 0, 3.0191149711608887, 1580024121.4597137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017515655308200022], 0, 2.9070041179656982, 1580024124.2823815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.663868165954907e-05], 0, 2.9233744144439697, 1580024127.1469688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.818062966799324e-05], 0, 2.9569091796875, 1580024130.0476394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.5175032875513952e-05], 0, 2.6649515628814697, 1580024132.6614115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9519583495027892e-05], 0, 2.640253782272339, 1580024135.3086956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.819813359810715e-05], 0, 2.9071357250213623, 1580024138.2050216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.637194652661734e-05], 0, 2.9230945110321045, 1580024141.1031148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013057981138356607], 0, 2.94779109954834, 1580024143.9917111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.416019791160758e-05], 0, 2.975940704345703, 1580024146.8434906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 6, 10, 1580024148.155982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2495931804505162e-05], 0, 2.497844696044922, 1580024150.877998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.814985209018773e-05], 0, 2.899718761444092, 1580024153.7763035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020322041633064517], 0, 3.0283963680267334, 1580024156.6752152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.987709134990042e-05], 0, 2.8895790576934814, 1580024159.5697093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.421341921724595e-05], 0, 2.733858108520508, 1580024162.3301048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.026008130903118e-05], 0, 2.846693515777588, 1580024165.1822987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00018235468833390354], 0, 2.951586961746216, 1580024168.0584419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6532086410414285e-05], 0, 2.7236838340759277, 1580024170.7777433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.03997210062893e-05], 0, 2.8701086044311523, 1580024173.6515374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5394860785555905e-05], 0, 2.8685693740844727, 1580024176.4707997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013333095923684653], 0, 2.928206443786621, 1580024179.3262212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016947628111134587], 0, 2.9606494903564453, 1580024182.2071772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.548005044214721e-05], 0, 2.8159847259521484, 1580024185.040487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002042556066054578], 0, 3.192323923110962, 1580024187.9243598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.526600359505321e-05], 0, 2.902301788330078, 1580024190.7518475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.304644884795806e-05], 0, 2.736421823501587, 1580024193.520646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013427686622862438], 0, 2.9456968307495117, 1580024196.3859673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8043997109036215e-05], 0, 1.4833869934082031, 1580024197.8947365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002201693193093052], 0, 3.179424285888672, 1580024200.7824454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.30853131040239e-05], 0, 2.672576665878296, 1580024203.5035791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.820967646376362e-05], 0, 1.2875111103057861, 1580024204.8009515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017186066441624958], 0, 2.7212584018707275, 1580024207.4762826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.718552696539742e-05], 0, 2.9220433235168457, 1580024210.316719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.450882067527797e-05], 0, 2.9624135494232178, 1580024213.1557796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.9367831219092665e-05], 0, 2.8813376426696777, 1580024216.0375576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00017764051181015452], 0, 2.9237122535705566, 1580024218.9272318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8711076998087956e-05], 0, 2.715776205062866, 1580024221.6430736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.121239029890938e-05], 0, 2.701950788497925, 1580024224.3852518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003032847417499243], 0, 1.3583872318267822, 1580024225.6772783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.5518898510602956e-05], 0, 1.266981840133667, 1580024226.9633827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.7730892257715213e-05], 0, 2.8914291858673096, 1580024229.835155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017699880877984376], 0, 2.95634388923645, 1580024232.7251685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.396753336015557e-05], 0, 2.717219829559326, 1580024235.465088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 7, 10, 1580024235.7545986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.746379616247197e-05], 0, 2.9099314212799072, 1580024238.5217474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.344794906721943e-05], 0, 2.8830525875091553, 1580024241.3598764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.625569860037602e-05], 0, 2.8694424629211426, 1580024244.2090409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2048]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.067164190000325e-05], 0, 2.7726147174835205, 1580024247.0170343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003081341884057971], 0, 2.906752109527588, 1580024249.8847783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3613289583666384e-05], 0, 2.65010142326355, 1580024252.5443044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015109204596834965], 0, 1.3506009578704834, 1580024253.8363938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.383016082802548e-05], 0, 2.717374086380005, 1580024256.560172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.783218370183195e-05], 0, 2.893068790435791, 1580024259.452489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.57738133731926e-05], 0, 2.6778459548950195, 1580024262.1589181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017119114903683678], 0, 2.7417495250701904, 1580024264.9020255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001004911094125079], 0, 2.891313314437866, 1580024267.7596245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.347672995379766e-05], 0, 1.3122410774230957, 1580024269.0513904], "v": 0.1}
