INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab03/lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab03/lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
