Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 14:43:26 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.496      -43.040                     32                  435        0.164        0.000                      0                  435        4.500        0.000                       0                   182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.496      -36.631                     16                  227        0.164        0.000                      0                  227        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  5.155        0.000                      0                    1        0.969        0.000                      0                    1  
clk            virtual_clock       -0.641       -6.410                     16                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.808        0.000                      0                  177        0.595        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -2.496ns,  Total Violation      -36.631ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.496ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 9.528ns (76.490%)  route 2.929ns (23.510%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.680    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.797 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.797    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.016 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.016    fir_filter_i4/p_0_in[15]
    SLICE_X34Y30         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.433    14.197    fir_filter_i4/CLK
    SLICE_X34Y30         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.250    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)        0.109    14.521    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -17.016    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.483ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 9.515ns (76.465%)  route 2.929ns (23.535%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.680    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.003 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.003    fir_filter_i4/p_0_in[12]
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.433    14.197    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.250    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.109    14.521    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -17.003    
  -------------------------------------------------------------------
                         slack                                 -2.483    

Slack (VIOLATED) :        -2.475ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.436ns  (logic 9.507ns (76.450%)  route 2.929ns (23.550%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.680    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.995 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.995    fir_filter_i4/p_0_in[14]
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.433    14.197    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.250    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.109    14.521    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                 -2.475    

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 9.431ns (76.305%)  route 2.929ns (23.695%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.680    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.919 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.919    fir_filter_i4/p_0_in[13]
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.433    14.197    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.250    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.109    14.521    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                 -2.399    

Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 9.411ns (76.267%)  route 2.929ns (23.733%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.680    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.899 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.899    fir_filter_i4/p_0_in[11]
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.433    14.197    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.250    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)        0.109    14.521    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.899    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 9.398ns (76.242%)  route 2.929ns (23.758%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.886 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.886    fir_filter_i4/p_0_in[8]
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.432    14.196    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.250    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X34Y28         FDCE (Setup_fdce_C_D)        0.109    14.520    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.319ns  (logic 9.390ns (76.226%)  route 2.929ns (23.774%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.878 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.878    fir_filter_i4/p_0_in[10]
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.432    14.196    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.250    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X34Y28         FDCE (Setup_fdce_C_D)        0.109    14.520    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 9.314ns (76.079%)  route 2.929ns (23.921%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.802 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.802    fir_filter_i4/p_0_in[9]
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.432    14.196    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.250    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X34Y28         FDCE (Setup_fdce_C_D)        0.109    14.520    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.263ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 9.294ns (76.040%)  route 2.929ns (23.960%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.563 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.563    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.782 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.782    fir_filter_i4/p_0_in[7]
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.432    14.196    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.250    14.446    
                         clock uncertainty           -0.035    14.411    
    SLICE_X34Y28         FDCE (Setup_fdce_C_D)        0.109    14.520    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                 -2.263    

Slack (VIOLATED) :        -2.252ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.210ns  (logic 9.281ns (76.014%)  route 2.929ns (23.986%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.554     4.560    fir_filter_i4/CLK
    SLICE_X51Y27         FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.016 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.626     5.642    fir_filter_i4/p_data_reg[4][13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.678 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.680    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.198 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.001    12.199    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      2.077    14.276 r  fir_filter_i4/RESIZE0__3/P[0]
                         net (fo=1, routed)           1.290    15.566    fir_filter_i4/RESIZE0__3_n_105
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.124    15.690 r  fir_filter_i4/o_data[2]_i_15/O
                         net (fo=1, routed)           0.000    15.690    fir_filter_i4/o_data[2]_i_15_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.203 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.212    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.329 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.329    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.446 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.446    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.769 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.769    fir_filter_i4/p_0_in[4]
    SLICE_X34Y27         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.430    14.194    fir_filter_i4/CLK
    SLICE_X34Y27         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.250    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X34Y27         FDCE (Setup_fdce_C_D)        0.109    14.518    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 -2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.557     1.384    fir_filter_i4/CLK
    SLICE_X9Y20          FDCE                                         r  fir_filter_i4/p_data_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.525 r  fir_filter_i4/p_data_reg[2][2]/Q
                         net (fo=2, routed)           0.129     1.654    fir_filter_i4/p_data_reg[2][2]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/p_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.825     1.898    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/p_data_reg[3][2]/C
                         clock pessimism             -0.480     1.418    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.072     1.490    fir_filter_i4/p_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.553     1.380    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.544 r  dds_sine_i3/o_sine_reg[6]/Q
                         net (fo=1, routed)           0.115     1.659    fir_filter_i4/D[6]
    SLICE_X11Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.821     1.894    fir_filter_i4/CLK
    SLICE_X11Y26         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
                         clock pessimism             -0.480     1.414    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.066     1.480    fir_filter_i4/p_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X55Y22         FDCE                                         r  fir_filter_i4/p_data_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[6][10]/Q
                         net (fo=2, routed)           0.122     1.646    fir_filter_i4/p_data_reg[6][10]
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][10]/C
                         clock pessimism             -0.501     1.396    
    SLICE_X54Y22         FDCE (Hold_fdce_C_D)         0.063     1.459    fir_filter_i4/p_data_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X55Y21         FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[6][4]/Q
                         net (fo=2, routed)           0.122     1.646    fir_filter_i4/p_data_reg[6][4]
    SLICE_X54Y21         FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.825     1.898    fir_filter_i4/CLK
    SLICE_X54Y21         FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism             -0.502     1.396    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.063     1.459    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X55Y21         FDCE                                         r  fir_filter_i4/p_data_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[6][7]/Q
                         net (fo=2, routed)           0.128     1.652    fir_filter_i4/p_data_reg[6][7]
    SLICE_X54Y21         FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.825     1.898    fir_filter_i4/CLK
    SLICE_X54Y21         FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/C
                         clock pessimism             -0.502     1.396    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.060     1.456    fir_filter_i4/p_data_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X10Y21         FDCE                                         r  fir_filter_i4/p_data_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  fir_filter_i4/p_data_reg[2][7]/Q
                         net (fo=2, routed)           0.122     1.669    fir_filter_i4/p_data_reg[2][7]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][7]/C
                         clock pessimism             -0.501     1.396    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.072     1.468    fir_filter_i4/p_data_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][8]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.167%)  route 0.123ns (42.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[8]/Q
                         net (fo=2, routed)           0.123     1.670    fir_filter_i4/D[8]
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.823     1.896    fir_filter_i4/CLK
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][8]_replica/C
                         clock pessimism             -0.500     1.396    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.072     1.468    fir_filter_i4/p_data_reg[0][8]_replica
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X10Y21         FDCE                                         r  fir_filter_i4/p_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  fir_filter_i4/p_data_reg[2][4]/Q
                         net (fo=2, routed)           0.125     1.672    fir_filter_i4/p_data_reg[2][4]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][4]/C
                         clock pessimism             -0.501     1.396    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.070     1.466    fir_filter_i4/p_data_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.516%)  route 0.183ns (56.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.557     1.384    fir_filter_i4/CLK
    SLICE_X9Y20          FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     1.525 r  fir_filter_i4/p_data_reg[2][0]/Q
                         net (fo=2, routed)           0.183     1.708    fir_filter_i4/p_data_reg[2][0]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.825     1.898    fir_filter_i4/CLK
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/C
                         clock pessimism             -0.480     1.418    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.070     1.488    fir_filter_i4/p_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.556     1.383    fir_filter_i4/CLK
    SLICE_X10Y21         FDCE                                         r  fir_filter_i4/p_data_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  fir_filter_i4/p_data_reg[2][5]/Q
                         net (fo=2, routed)           0.122     1.669    fir_filter_i4/p_data_reg[2][5]
    SLICE_X10Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.824     1.897    fir_filter_i4/CLK
    SLICE_X10Y21         FDCE                                         r  fir_filter_i4/p_data_reg[3][5]/C
                         clock pessimism             -0.514     1.383    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.063     1.446    fir_filter_i4/p_data_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y26   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y28   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y25   fir_filter_i4/p_data_reg[0][7]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y29   fir_filter_i4/p_data_reg[0][12]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   fir_filter_i4/p_data_reg[0][11]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29   fir_filter_i4/p_data_reg[0][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y20   fir_filter_i4/r_coeff_reg[4][3]_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y20   fir_filter_i4/r_coeff_reg[4][3]_replica_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y29   fir_filter_i4/r_coeff_reg[4][3]_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    fir_filter_i4/p_data_reg[0][8]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    fir_filter_i4/p_data_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[0][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26   fir_filter_i4/o_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26   fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26   fir_filter_i4/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27   fir_filter_i4/o_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27   fir_filter_i4/o_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27   fir_filter_i4/o_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27   fir_filter_i4/o_data_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y33    dds_sine_i3/o_sine_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28   fir_filter_i4/o_data_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y25   fir_filter_i4/p_data_reg[0][7]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.407ns (15.404%)  route 7.726ns (84.596%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.622     4.552    addr_phase_IBUF[1]
    SLICE_X1Y96          LUT1 (Prop_lut1_I0_O)        0.150     4.702 r  addr_phase_IBUF[1]_hold_fix/O
                         net (fo=1, routed)           4.105     8.807    dds_sine_i3/addr_phase_IBUF[1]_hold_fix_1_alias
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.326     9.133 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     9.133    dds_sine_i3/start_phase[31]
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.316ns (10.464%)  route 2.708ns (89.536%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           1.311     1.477    addr_phase_IBUF[0]
    SLICE_X1Y92          LUT1 (Prop_lut1_I0_O)        0.044     1.521 r  addr_phase_IBUF[0]_hold_fix/O
                         net (fo=1, routed)           1.397     2.918    dds_sine_i3/addr_phase_IBUF[0]_hold_fix_1_alias
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.107     3.025 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     3.025    dds_sine_i3/start_phase[31]
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :           16  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation       -6.410ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.125ns (51.542%)  route 2.938ns (48.458%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.546     4.552    fir_filter_i4/CLK
    SLICE_X34Y26         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.938     8.008    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607    10.616 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.616    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.132ns (51.915%)  route 2.901ns (48.085%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.547     4.553    fir_filter_i4/CLK
    SLICE_X34Y27         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.518     5.071 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.901     7.972    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614    10.586 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.586    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.117ns (52.458%)  route 2.825ns (47.542%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           2.825     7.900    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         2.599    10.499 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.499    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 3.116ns (52.769%)  route 2.789ns (47.231%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.546     4.552    fir_filter_i4/CLK
    SLICE_X34Y26         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.789     7.859    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    10.456 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.456    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 3.127ns (53.185%)  route 2.753ns (46.815%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.550     4.556    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.074 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.753     7.826    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609    10.436 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.436    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 3.117ns (53.067%)  route 2.756ns (46.933%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.547     4.553    fir_filter_i4/CLK
    SLICE_X34Y27         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.518     5.071 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.756     7.827    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599    10.426 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.426    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 3.120ns (53.588%)  route 2.702ns (46.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.551     4.557    fir_filter_i4/CLK
    SLICE_X34Y29         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           2.702     7.777    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         2.602    10.378 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.378    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.120ns (53.679%)  route 2.692ns (46.321%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.552     4.558    fir_filter_i4/CLK
    SLICE_X34Y30         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.076 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.692     7.768    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602    10.370 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.370    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 3.118ns (53.930%)  route 2.664ns (46.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.550     4.556    fir_filter_i4/CLK
    SLICE_X34Y28         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.074 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.664     7.738    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600    10.338 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.338    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 3.125ns (54.026%)  route 2.659ns (45.974%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.546     4.552    fir_filter_i4/CLK
    SLICE_X34Y26         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.070 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.659     7.729    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607    10.336 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.336    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 -0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.247ns (79.421%)  route 0.323ns (20.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.879    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.984 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.984    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.248ns (79.244%)  route 0.327ns (20.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.881    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.987 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.987    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.252ns (79.494%)  route 0.323ns (20.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.989 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 1.254ns (79.514%)  route 0.323ns (20.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.990 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.990    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.969ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 1.255ns (79.525%)  route 0.323ns (20.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.881    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.994 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.994    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.971ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 1.265ns (79.841%)  route 0.319ns (20.159%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.872    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     2.996 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.996    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  2.971    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X55Y22         FDCE                                         f  fir_filter_i4/p_data_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X55Y22         FDCE                                         r  fir_filter_i4/p_data_reg[6][10]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.607    13.560    fir_filter_i4/p_data_reg[6][10]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X55Y22         FDCE                                         f  fir_filter_i4/p_data_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X55Y22         FDCE                                         r  fir_filter_i4/p_data_reg[6][11]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.607    13.560    fir_filter_i4/p_data_reg[6][11]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X55Y22         FDCE                                         f  fir_filter_i4/p_data_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X55Y22         FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.607    13.560    fir_filter_i4/p_data_reg[6][13]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X55Y22         FDCE                                         f  fir_filter_i4/p_data_reg[7][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X55Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][11]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.607    13.560    fir_filter_i4/p_data_reg[7][11]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 1.208ns (10.284%)  route 10.541ns (89.716%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.850    11.749    fir_filter_i4/rstb_hold_fix_1
    SLICE_X55Y23         FDCE                                         f  fir_filter_i4/p_data_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.437    14.201    fir_filter_i4/CLK
    SLICE_X55Y23         FDCE                                         r  fir_filter_i4/p_data_reg[6][9]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X55Y23         FDCE (Recov_fdce_C_CLR)     -0.607    13.559    fir_filter_i4/p_data_reg[6][9]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X54Y22         FDCE                                         f  fir_filter_i4/p_data_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][9]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.563    13.604    fir_filter_i4/p_data_reg[7][9]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X54Y22         FDCE                                         f  fir_filter_i4/p_data_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[6][8]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.521    13.646    fir_filter_i4/p_data_reg[6][8]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X54Y22         FDCE                                         f  fir_filter_i4/p_data_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][10]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.521    13.646    fir_filter_i4/p_data_reg[7][10]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 1.208ns (10.281%)  route 10.544ns (89.719%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.853    11.752    fir_filter_i4/rstb_hold_fix_1
    SLICE_X54Y22         FDCE                                         f  fir_filter_i4/p_data_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.438    14.202    fir_filter_i4/CLK
    SLICE_X54Y22         FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.521    13.646    fir_filter_i4/p_data_reg[7][8]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 1.208ns (10.284%)  route 10.541ns (89.716%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.004    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.128 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           2.621     4.749    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.150     4.899 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         6.850    11.749    fir_filter_i4/rstb_hold_fix_1
    SLICE_X54Y23         FDCE                                         f  fir_filter_i4/p_data_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.437    14.201    fir_filter_i4/CLK
    SLICE_X54Y23         FDCE                                         r  fir_filter_i4/p_data_reg[6][12]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X54Y23         FDCE (Recov_fdce_C_CLR)     -0.521    13.645    fir_filter_i4/p_data_reg[6][12]
  -------------------------------------------------------------------
                         required time                         13.645    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  1.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.254ns (10.565%)  route 2.154ns (89.435%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.749     2.408    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.813    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.254ns (10.224%)  route 2.234ns (89.776%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.829     2.488    fir_filter_i4/rstb_hold_fix_1
    SLICE_X10Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.828     1.901    fir_filter_i4/CLK
    SLICE_X10Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/C
                         clock pessimism              0.000     1.901    
                         clock uncertainty            0.035     1.936    
    SLICE_X10Y32         FDCE (Remov_fdce_C_CLR)     -0.129     1.807    fir_filter_i4/p_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.254ns (10.224%)  route 2.234ns (89.776%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.829     2.488    fir_filter_i4/rstb_hold_fix_1
    SLICE_X10Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.828     1.901    fir_filter_i4/CLK
    SLICE_X10Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism              0.000     1.901    
                         clock uncertainty            0.035     1.936    
    SLICE_X10Y32         FDCE (Remov_fdce_C_CLR)     -0.129     1.807    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.254ns (10.224%)  route 2.234ns (89.776%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.829     2.488    fir_filter_i4/rstb_hold_fix_1
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.828     1.901    fir_filter_i4/CLK
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][11]/C
                         clock pessimism              0.000     1.901    
                         clock uncertainty            0.035     1.936    
    SLICE_X11Y32         FDCE (Remov_fdce_C_CLR)     -0.154     1.782    fir_filter_i4/p_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.254ns (10.224%)  route 2.234ns (89.776%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.829     2.488    fir_filter_i4/rstb_hold_fix_1
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.828     1.901    fir_filter_i4/CLK
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/C
                         clock pessimism              0.000     1.901    
                         clock uncertainty            0.035     1.936    
    SLICE_X11Y32         FDCE (Remov_fdce_C_CLR)     -0.154     1.782    fir_filter_i4/p_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.254ns (10.224%)  route 2.234ns (89.776%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.829     2.488    fir_filter_i4/rstb_hold_fix_1
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.828     1.901    fir_filter_i4/CLK
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[1][8]/C
                         clock pessimism              0.000     1.901    
                         clock uncertainty            0.035     1.936    
    SLICE_X11Y32         FDCE (Remov_fdce_C_CLR)     -0.154     1.782    fir_filter_i4/p_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.254ns (9.990%)  route 2.292ns (90.010%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.887     2.547    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.154     1.811    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.254ns (9.889%)  route 2.318ns (90.111%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.913     2.572    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X6Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.129     1.836    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.254ns (9.790%)  route 2.344ns (90.210%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.940     2.599    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y25          FDCE                                         f  dds_sine_i3/o_sine_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.850     1.923    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                         clock pessimism              0.000     1.923    
                         clock uncertainty            0.035     1.958    
    SLICE_X0Y25          FDCE (Remov_fdce_C_CLR)     -0.154     1.804    dds_sine_i3/o_sine_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.254ns (9.790%)  route 2.344ns (90.210%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.570    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.615 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           0.998     1.613    fir_filter_i4/rstb
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.046     1.659 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=177, routed)         0.940     2.599    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y25          FDCE                                         f  dds_sine_i3/o_sine_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.850     1.923    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                         clock pessimism              0.000     1.923    
                         clock uncertainty            0.035     1.958    
    SLICE_X0Y25          FDCE (Remov_fdce_C_CLR)     -0.154     1.804    dds_sine_i3/o_sine_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.794    





