// Generated by CIRCT firtool-1.76.0

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ROB_WB_mem(	// src/main/scala/memories/memories.scala:235:7
  input        clock,	// src/main/scala/memories/memories.scala:235:7
  input  [5:0] io_addrA,	// src/main/scala/memories/memories.scala:236:14
  input        io_writeEnableA,	// src/main/scala/memories/memories.scala:236:14
  input  [5:0] io_addrB,	// src/main/scala/memories/memories.scala:236:14
  input        io_writeDataB_busy,	// src/main/scala/memories/memories.scala:236:14
               io_writeEnableB,	// src/main/scala/memories/memories.scala:236:14
  input  [5:0] io_addrC,	// src/main/scala/memories/memories.scala:236:14
  input        io_writeDataC_busy,	// src/main/scala/memories/memories.scala:236:14
               io_writeEnableC,	// src/main/scala/memories/memories.scala:236:14
  input  [5:0] io_addrD,	// src/main/scala/memories/memories.scala:236:14
  input        io_writeDataD_busy,	// src/main/scala/memories/memories.scala:236:14
               io_writeEnableD,	// src/main/scala/memories/memories.scala:236:14
  input  [5:0] io_addrE,	// src/main/scala/memories/memories.scala:236:14
  input        io_writeDataE_busy,	// src/main/scala/memories/memories.scala:236:14
               io_writeEnableE,	// src/main/scala/memories/memories.scala:236:14
  input  [5:0] io_addrG,	// src/main/scala/memories/memories.scala:236:14
  output       io_readDataG_busy,	// src/main/scala/memories/memories.scala:236:14
               io_readDataG_exception	// src/main/scala/memories/memories.scala:236:14
);

  wire [1:0] _mem_ext_R0_data;	// src/main/scala/memories/memories.scala:266:24
  mem_64x2 mem_ext (	// src/main/scala/memories/memories.scala:266:24
    .R0_addr (io_addrG),
    .R0_en   (1'h1),	// src/main/scala/memories/memories.scala:235:7
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrE),
    .W0_en   (io_writeEnableE),
    .W0_clk  (clock),
    .W0_data ({1'h0, io_writeDataE_busy}),	// src/main/scala/memories/memories.scala:236:14, :266:24
    .W1_addr (io_addrD),
    .W1_en   (io_writeEnableD),
    .W1_clk  (clock),
    .W1_data ({1'h0, io_writeDataD_busy}),	// src/main/scala/memories/memories.scala:236:14, :266:24
    .W2_addr (io_addrC),
    .W2_en   (io_writeEnableC),
    .W2_clk  (clock),
    .W2_data ({1'h0, io_writeDataC_busy}),	// src/main/scala/memories/memories.scala:236:14, :266:24
    .W3_addr (io_addrB),
    .W3_en   (io_writeEnableB),
    .W3_clk  (clock),
    .W3_data ({1'h0, io_writeDataB_busy}),	// src/main/scala/memories/memories.scala:236:14, :266:24
    .W4_addr (io_addrA),
    .W4_en   (io_writeEnableA),
    .W4_clk  (clock),
    .W4_data (2'h0)	// src/main/scala/memories/memories.scala:266:24
  );	// src/main/scala/memories/memories.scala:266:24
  assign io_readDataG_busy = _mem_ext_R0_data[0];	// src/main/scala/memories/memories.scala:235:7, :266:24
  assign io_readDataG_exception = _mem_ext_R0_data[1];	// src/main/scala/memories/memories.scala:235:7, :266:24
endmodule

