
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__3_
die area:    ( 0 0 ) ( 85160 95880 )
trackPts:    12
defvias:     4
#components: 1090
#terminals:  60
#snets:      2
#nets:       245

reading guide ...

#guides:     2017
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 9244
mcon shape region query size = 216
met1 shape region query size = 2998
via shape region query size = 280
met2 shape region query size = 180
via2 shape region query size = 280
met3 shape region query size = 158
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
  complete 38 pins
  complete 28 unique inst patterns
  complete 393 groups
Expt1 runtime (pin-level access point gen): 0.269579
Expt2 runtime (design-level access pattern gen): 0.0400303
#scanned instances     = 1090
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 762
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.16 (MB), peak = 10.27 (MB)

post process guides ...
GCELLGRID X -1 DO 13 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 497
mcon guide region query size = 0
met1 guide region query size = 427
via guide region query size = 0
met2 guide region query size = 377
via2 guide region query size = 0
met3 guide region query size = 140
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 874 vertical wires in 1 frboxes and 567 horizontal wires in 1 frboxes.
Done with 176 vertical wires in 1 frboxes and 84 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.12 (MB), peak = 15.63 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__3_/runs/final//results/routing/sb_0__3_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.18 (MB), peak = 15.63 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 19.08 (MB)
    completing 20% with 91 violations
    elapsed time = 00:00:01, memory = 28.05 (MB)
    completing 30% with 80 violations
    elapsed time = 00:00:02, memory = 22.12 (MB)
    completing 40% with 105 violations
    elapsed time = 00:00:02, memory = 30.88 (MB)
  number of violations = 71
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 359.92 (MB), peak = 376.71 (MB)
total wire length = 8886 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1507 um
total wire length on LAYER met2 = 5583 um
total wire length on LAYER met3 = 1761 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 0 um
total number of vias = 1590
up-via summary (total 1590):

-----------------------
 FR_MASTERSLICE       0
            li1     690
           met1     716
           met2     180
           met3       4
           met4       0
-----------------------
                   1590


start 1st optimization iteration ...
    completing 10% with 71 violations
    elapsed time = 00:00:00, memory = 360.68 (MB)
    completing 20% with 71 violations
    elapsed time = 00:00:00, memory = 360.91 (MB)
    completing 30% with 73 violations
    elapsed time = 00:00:01, memory = 373.77 (MB)
    completing 40% with 53 violations
    elapsed time = 00:00:01, memory = 366.02 (MB)
    completing 50% with 53 violations
    elapsed time = 00:00:02, memory = 370.86 (MB)
    completing 60% with 79 violations
    elapsed time = 00:00:03, memory = 376.73 (MB)
  number of violations = 45
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 21.34 (MB), peak = 381.33 (MB)
total wire length = 8790 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1513 um
total wire length on LAYER met2 = 5543 um
total wire length on LAYER met3 = 1672 um
total wire length on LAYER met4 = 58 um
total wire length on LAYER met5 = 0 um
total number of vias = 1590
up-via summary (total 1590):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     726
           met2     164
           met3       6
           met4       0
-----------------------
                   1590


start 2nd optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 21.59 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:00, memory = 21.85 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:00, memory = 22.43 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:00, memory = 22.61 (MB)
    completing 50% with 42 violations
    elapsed time = 00:00:00, memory = 28.02 (MB)
    completing 60% with 42 violations
    elapsed time = 00:00:00, memory = 27.46 (MB)
    completing 70% with 36 violations
    elapsed time = 00:00:00, memory = 31.11 (MB)
    completing 80% with 36 violations
    elapsed time = 00:00:00, memory = 33.81 (MB)
    completing 90% with 38 violations
    elapsed time = 00:00:02, memory = 41.61 (MB)
    completing 100% with 85 violations
    elapsed time = 00:00:02, memory = 21.16 (MB)
  number of violations = 85
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23.13 (MB), peak = 381.33 (MB)
total wire length = 8785 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1530 um
total wire length on LAYER met2 = 5556 um
total wire length on LAYER met3 = 1644 um
total wire length on LAYER met4 = 54 um
total wire length on LAYER met5 = 0 um
total number of vias = 1563
up-via summary (total 1563):

-----------------------
 FR_MASTERSLICE       0
            li1     690
           met1     706
           met2     163
           met3       4
           met4       0
-----------------------
                   1563


start 3rd optimization iteration ...
    completing 10% with 85 violations
    elapsed time = 00:00:00, memory = 32.34 (MB)
    completing 20% with 60 violations
    elapsed time = 00:00:01, memory = 32.58 (MB)
    completing 30% with 33 violations
    elapsed time = 00:00:01, memory = 41.18 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:01, memory = 41.02 (MB)
  number of violations = 4
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 24.82 (MB), peak = 381.33 (MB)
total wire length = 8795 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5453 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1579
up-via summary (total 1579):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     731
           met2     147
           met3       8
           met4       0
-----------------------
                   1579


start 4th optimization iteration ...
    completing 10% with 4 violations
    elapsed time = 00:00:00, memory = 24.82 (MB)
    completing 20% with 4 violations
    elapsed time = 00:00:00, memory = 24.82 (MB)
    completing 30% with 4 violations
    elapsed time = 00:00:00, memory = 26.80 (MB)
    completing 40% with 4 violations
    elapsed time = 00:00:00, memory = 36.66 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27.82 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 27.82 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 27.82 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 28.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 28.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 28.59 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 31.59 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 31.68 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 31.68 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 32.77 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 32.77 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 32.77 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 29.96 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 30.13 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 30.55 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 30.55 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 31.48 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 31.31 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 31.24 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 31.24 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 33.34 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 33.34 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 33.34 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 30.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 29.31 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 28.59 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 28.68 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 29.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 30.50 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 28.71 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 30.31 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 31.23 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 31.15 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31.15 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.59 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 28.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 29.43 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 28.62 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 28.86 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 30.00 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 29.16 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 30.14 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 30.46 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 30.45 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30.45 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.62 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 28.43 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 29.62 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 30.18 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 30.22 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 29.39 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 29.24 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 29.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 29.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 30.45 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30.45 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.63 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 28.54 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 28.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 28.79 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 28.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 29.19 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 28.32 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 30.06 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 31.21 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 31.16 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31.16 (MB), peak = 381.33 (MB)
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577


complete detail routing
total wire length = 8796 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 1676 um
total wire length on LAYER met2 = 5454 um
total wire length on LAYER met3 = 1515 um
total wire length on LAYER met4 = 114 um
total wire length on LAYER met5 = 0 um
total number of vias = 1577
up-via summary (total 1577):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     729
           met2     147
           met3       8
           met4       0
-----------------------
                   1577

cpu time = 00:00:14, elapsed time = 00:00:12, memory = 31.16 (MB), peak = 381.33 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__3_/runs/final//results/routing/sb_0__3_.def.ref at line 2.


Runtime taken (hrt): 13.7214
