<!DOCTYPE html>
<html lang="en" class="no-js" >
<head>

    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-W02BERSTV2"></script>
    <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'G-W02BERSTV2');
    </script>

    <!--- basic page needs
    ================================================== -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>Services - Tirth</title>

    <script>
        document.documentElement.classList.remove('no-js');
        document.documentElement.classList.add('js');
    </script>

    <!-- CSS
    ================================================== -->
    <link rel="stylesheet" href="css/vendor.css">
    <link rel="stylesheet" href="css/styles.css">

    <!-- favicons
    ================================================== -->
    <link rel="apple-touch-icon" sizes="180x180" href="apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="favicon-16x16.png">
    <link rel="manifest" href="site.webmanifest">

</head>


<body id="top">


    <!-- preloader
    ================================================== -->
    <div id="preloader">
        <div id="loader" class="dots-fade">
            <div></div>
            <div></div>
            <div></div>
        </div>
    </div>


    <!-- page wrap
    ================================================== -->
    <div id="page" class="s-pagewrap">

        <!-- # site header 
        ================================================== -->
        <header class="s-header">

            <div class="row s-header__inner width-sixteen-col">

                <div class="s-header__block">
                    <div class="s-header__logo">
                        <a class="logo" href="index.html">
                            <img src="images/logo.svg" alt="Homepage">
                        </a>
                    </div>

                    <a class="s-header__menu-toggle" href="#0"><span>Menu</span></a>
                </div> <!-- end s-header__block -->

                <nav class="s-header__nav">
    
                    <ul class="s-header__menu-links">
                        <li><a href="index.html#about">About</a></li>
                        <li><a href="index.html#education-experience">Education & Experience</a></li>
                        <li class="current"><a href="services.html">Projects</a></li>
                        <li><a href="#contact">Contact</a></li>
                    </ul> <!-- s-header__menu-links -->

                </nav> <!-- end s-header__nav -->

            </div> <!-- end s-header__inner -->

        </header> <!-- end s-header -->

        <!-- # site main content
        ================================================== -->
        <section id="content" class="s-content">

               <section class="s-pageheader pageheader">
                    <div class="row">
                        <div class="column xl-12">
                            <h1 class="page-title">
                                <span class="page-title__small-type text-pretitle">Projects</span>
                                Recent Projects
                            </h1>
                            
                        </div>
                    </div>
               </section> <!-- pageheader -->  

               <section class="s-pagecontent pagecontent">
                    <div class="row">
                        <div class="column xl-12 grid-block">             
                            
                            <div class="grid-full grid-list-items list-items show-ctr">
                                
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/Matrix-Multiplication-with-FPGA-based-Systolic-Array-Architecture" class="list-items__item-title">Matrix Multiplication with FPGA-based Systolic Array Architecture</a>
                                        </h3>                                    
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                        This project involved the development of hardware modules for efficient matrix multiplication on an FPGA, utilizing a systolic array architecture. The design included memory interfaces for input and output matrices, and the project culminated in the generation of bitstreams for the Xilinx PYNQ FPGA+ARM SoC.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/UART-Communication-System" class="list-items__item-title">UART Communication System on FPGA</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                            This project implements a complete UART (Universal Asynchronous Receiver-Transmitter) communication system in Verilog, deployed on the ZedBoard Zynq Evaluation and Development Kit (xc7z020clg484-1). It features configurable baud rates and data widths, with error detection using parity bits. The design, verified through simulation and synthesized using Xilinx Vivado, achieves a clock period of 4ns (250MHz) for both the transmitter and receiver modules, with positive timing slack. The project has been implemented in hardware, with bitstreams generated for both the tx and rx modules.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/1-bit-Full-Adder" class="list-items__item-title">Designing 1-bit Full Adder using Cadence Virtuoso</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                        This project involved the design and analysis of a 1-bit static CMOS full adder circuit using Cadence Virtuoso. The focus was on optimizing performance by minimizing propagation delays. The project included comprehensive simulations to assess variability and random mismatch effects, and post-layout simulations to evaluate the impact of physical layout on circuit performance.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/Hexadecimal-to-7-segment-display" class="list-items__item-title">Synthesis and Implementation of Hexadecimal to 7 Segment Display</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                        This project focused on designing a Verilog model capable of processing hexadecimal inputs and displaying them on a 7-segment display. The design was implemented on the ZedBoard Zynq Evaluation and Development Kit using Xilinx Vivado for simulation, synthesis, and bitstream generation.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/Designing-Basic-Logic-Gates" class="list-items__item-title">Designing Basic Logical Gates using Cadence Virtuoso</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                            The project details the design and analysis of fundamental logic gates (Inverter, NAND, NOR) using Cadence Virtuoso. It covers the design process, simulations (both pre-layout and post-layout), and performance evaluation of these gates. It also includes an exploration of the impact of layout and parasitic elements on circuit behavior, highlighting the importance of post-layout simulations in achieving accurate performance predictions. The project provides valuable insights into the practical aspects of digital circuit design and the tools used in the industry.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/16-Bit-Adder" class="list-items__item-title">Designing 16-bit Adder using Cadence Virtuoso</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                            This project includes the comparison and analysis of four different 16-bit adder architectures: ripple carry adder, carry bypass adder (CBA), carry lookahead adder (CLA), and carry select adder (CSA). The CBA was selected for further analysis due to its superior performance in terms of delay. The functionality and superior performance of the CBA was validated through simulations involving vector additions.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                                <div class="grid-list-items__item list-items__item">
                                    <div class="list-items__item-header">
                                        <h3 class="list-items__item-title">
                                            <a href="https://github.com/Tirthhalvadia/3D-Stacking-Technology" class="list-items__item-title">3D Stacking Technology (Research Project)</a>
                                        </h3>
                                    </div>
                                    <div class="list-items__item-text">
                                        <p>
                                            This research project explores the advantages of 3D stacking technology in the semiconductor industry, emphasizing its potential for space-saving, speed enhancement, and power efficiency. It also discusses the challenges associated with 3D stacking, such as thermal management and design complexity, and highlights recent advancements in the field, including contributions from companies like IBM, Intel, and Cadence.
                                        </p>
                                    </div>
                                </div> <!-- end list-items__item -->
                            </div> <!-- grid-list-items -->                   
                        </div> <!-- end grid-block-->
                    </div> <!-- end row -->

               </section> <!-- pagecontent -->

        <!-- # footer 
        ================================================== -->
        <section id="contact">
        <footer class="s-footer">
            <div class="row s-footer__content">
                <div class="column xl-6 lg-6 md-12 s-footer__block s-footer__about">                    
                    <h3>Contact Me</h3>
                    <div class="contact-block">
                        <h6>Email</h6>
                        <a href="mailto:#0">tirthhalvadia@gmail.com</a>
                    </div>

                    <div class="contact-block">
                        <h6>Phone</h6>
                        <ul class="contact-list">
                            <li><a href="tel:197-543-2345">+1 (548) 577 2539</a></li>
                        </ul>
                    </div>

                    <div class="s-header__contact">
                        <a href="Resume/Tirth_Halvadia.pdf" class="btn btn--primary s-header__contact-btn" download="Resume/Tirth_Halvadia.pdf">Download Resume</a>
                    </div> <!-- s-header__contact -->
                </div>     
                           
                <div class="column xl-3 lg-6 md-12 s-footer__block s-footer__site-links">
                    <h3>Social Links</h3>
                    <ul class="s-footer__social social-list">
                        <li>
                            <a href="mailto:tirthhalvadia@gmail.com" target="_blank">
                              <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24">
                                <path d="M24 5.457v13.909c0 .904-.732 1.636-1.636 1.636h-3.819V11.73L12 16.64l-6.545-4.91v9.273H1.636A1.636 1.636 0 0 1 0 19.366V5.457c0-2.023 2.309-3.178 3.927-1.964L5.455 4.64 12 9.548l6.545-4.91 1.528-1.145C21.69 2.28 24 3.434 24 5.457z"/>
                              </svg>
                              <span class="u-screen-reader-text">Gmail</span>
                            </a>
                        </li>
                        <li>
                          <a href="https://www.linkedin.com/in/tirth-halvadia/" target="_blank"> 
                            <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" style="fill:rgba(0, 0, 0, 1);transform:;-ms-filter:"><path d="M19 0h-14c-2.761 0-5 2.239-5 5v14c0 2.761 2.239 5 5 5h14c2.762 0 5-2.239 5-5v-14c0-2.761-2.238-5-5-5zm-11 19h-3v-11h3v11zm-1.5-12.268c-.966 0-1.75-.79-1.75-1.764s.784-1.764 1.75-1.764 1.75.79 1.75 1.764-.783 1.764-1.75 1.764zm13.5 12.268h-3v-5.604c0-3.368-4-3.113-4 0v5.604h-3v-11h3v1.765c1.396-2.586 7-2.777 7 2.476v6.759z"/></svg>
                            <span class="u-screen-reader-text">LinkedIn</span>
                          </a>
                        </li>
                        <li>
                          <a href="https://github.com/Tirthhalvadia" target="_blank">
                            <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" style="fill:rgba(0, 0, 0, 1);transform:;-ms-filter:"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"/></svg>
                            <span class="u-screen-reader-text">GitHub</span>
                          </a>
                        </li>
                      </ul> 
                </div>
            </div>
            
            <div class="row s-footer__bottom">
                <div class="ss-go-top">
                  <a class="smoothscroll" title="Back to Top" href="#top">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" width="36" height="36" fill="none" stroke="#ffffff" stroke-width="1" stroke-linecap="round" stroke-linejoin="round">&lt;!--!  Atomicons Free 1.00 by @atisalab License - https://atomicons.com/license/ (Icons: CC BY 4.0) Copyright 2021 Atomicons --&gt;<polyline points="17 11 12 6 7 11"></polyline><line x1="12" y1="18" x2="12" y2="6"></line></svg>
                  </a>
                </div> 
              </div>
            
        </footer> <!-- end s-footer -->
        </section>
    </div> <!-- end page-wrap -->

    <!-- Java Script
    ================================================== -->
    <script src="js/plugins.js"></script>
    <script src="js/main.js"></script>

</body>
</html>
