// cjt lab #6 -- vanilla implementation

.global vdd
VDD vdd gnd 1v
.options vil=0.2 vih=0.8

.include "/shared/jsim/stdcell.jsim"
.include "/shared/jsim/lab6checkoff.jsim"

.include "project/beta1.jsim"

