--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 955690 paths analyzed, 9137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.341ns.
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_26 (SLICE_X11Y99.CE), 3165 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_51 (FF)
  Destination:          ATM_Main_cont/money_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.262ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.465 - 0.509)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_51 to ATM_Main_cont/money_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.DQ      Tcko                  0.447   ATM_Main_cont/data_inp/data<51>
                                                       ATM_Main_cont/data_inp/data_51
    SLICE_X46Y78.B5      net (fanout=7)        1.372   ATM_Main_cont/data_inp/data<51>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.340   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_26
    -------------------------------------------------  ---------------------------
    Total                                     11.262ns (2.258ns logic, 9.004ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_3 (FF)
  Destination:          ATM_Main_cont/money_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.465 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_3 to ATM_Main_cont/money_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.DQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_3
    SLICE_X46Y78.B1      net (fanout=2)        1.321   ATM_Main_cont/cache_user_id_4<3>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.340   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_26
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (2.202ns logic, 8.953ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_0 (FF)
  Destination:          ATM_Main_cont/money_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.149ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.465 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_0 to ATM_Main_cont/money_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.AQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_0
    SLICE_X46Y78.A1      net (fanout=2)        1.295   ATM_Main_cont/cache_user_id_4<0>
    SLICE_X46Y78.COUT    Topcya                0.395   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<0>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.340   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_26
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (2.222ns logic, 8.927ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_31 (SLICE_X13Y98.CE), 3165 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_51 (FF)
  Destination:          ATM_Main_cont/money_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.238ns (Levels of Logic = 6)
  Clock Path Skew:      -0.042ns (0.467 - 0.509)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_51 to ATM_Main_cont/money_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.DQ      Tcko                  0.447   ATM_Main_cont/data_inp/data<51>
                                                       ATM_Main_cont/data_inp/data_51
    SLICE_X46Y78.B5      net (fanout=7)        1.372   ATM_Main_cont/data_inp/data<51>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X13Y98.CE      net (fanout=16)       1.895   ATM_Main_cont/_n7958_inv
    SLICE_X13Y98.CLK     Tceck                 0.295   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_31
    -------------------------------------------------  ---------------------------
    Total                                     11.238ns (2.213ns logic, 9.025ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_3 (FF)
  Destination:          ATM_Main_cont/money_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.131ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.467 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_3 to ATM_Main_cont/money_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.DQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_3
    SLICE_X46Y78.B1      net (fanout=2)        1.321   ATM_Main_cont/cache_user_id_4<3>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X13Y98.CE      net (fanout=16)       1.895   ATM_Main_cont/_n7958_inv
    SLICE_X13Y98.CLK     Tceck                 0.295   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_31
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (2.157ns logic, 8.974ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_0 (FF)
  Destination:          ATM_Main_cont/money_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.125ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.467 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_0 to ATM_Main_cont/money_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.AQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_0
    SLICE_X46Y78.A1      net (fanout=2)        1.295   ATM_Main_cont/cache_user_id_4<0>
    SLICE_X46Y78.COUT    Topcya                0.395   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<0>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X13Y98.CE      net (fanout=16)       1.895   ATM_Main_cont/_n7958_inv
    SLICE_X13Y98.CLK     Tceck                 0.295   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_31
    -------------------------------------------------  ---------------------------
    Total                                     11.125ns (2.177ns logic, 8.948ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_25 (SLICE_X11Y99.CE), 3165 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_51 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.465 - 0.509)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_51 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.DQ      Tcko                  0.447   ATM_Main_cont/data_inp/data<51>
                                                       ATM_Main_cont/data_inp/data_51
    SLICE_X46Y78.B5      net (fanout=7)        1.372   ATM_Main_cont/data_inp/data<51>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.295   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     11.217ns (2.213ns logic, 9.004ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_3 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.110ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.465 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_3 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.DQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_3
    SLICE_X46Y78.B1      net (fanout=2)        1.321   ATM_Main_cont/cache_user_id_4<3>
    SLICE_X46Y78.COUT    Topcyb                0.375   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<1>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.295   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (2.157ns logic, 8.953ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/cache_user_id_4_0 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.104ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.465 - 0.511)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/cache_user_id_4_0 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.AQ      Tcko                  0.391   ATM_Main_cont/cache_user_id_4<3>
                                                       ATM_Main_cont/cache_user_id_4_0
    SLICE_X46Y78.A1      net (fanout=2)        1.295   ATM_Main_cont/cache_user_id_4<0>
    SLICE_X46Y78.COUT    Topcya                0.395   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_lut<0>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<3>
    SLICE_X46Y79.BMUX    Tcinb                 0.222   ATM_Main_cont/cache_user_password_3<15>
                                                       ATM_Main_cont/Mcompar_cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o_cy<5>
    SLICE_X29Y80.D2      net (fanout=70)       3.919   ATM_Main_cont/cache_user_id[4][15]_data_to_be_encrypted_signal[63]_equal_270_o
    SLICE_X29Y80.D       Tilo                  0.259   N300
                                                       ATM_Main_cont/state__n7958_inv14_SW1
    SLICE_X24Y80.A4      net (fanout=1)        0.690   N300
    SLICE_X24Y80.A       Tilo                  0.205   ATM_Main_cont/cache_user_id[3][15]_cache_user_password[3][15]_AND_37_o
                                                       ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C3      net (fanout=1)        0.942   ATM_Main_cont/state__n7958_inv15
    SLICE_X20Y87.C       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D5      net (fanout=1)        0.204   ATM_Main_cont/state__n7958_inv16
    SLICE_X20Y87.D       Tilo                  0.205   ATM_Main_cont/_n7958_inv
                                                       ATM_Main_cont/state__n7958_inv113
    SLICE_X11Y99.CE      net (fanout=16)       1.874   ATM_Main_cont/_n7958_inv
    SLICE_X11Y99.CLK     Tceck                 0.295   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     11.104ns (2.177ns logic, 8.927ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_38 (SLICE_X9Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/d_6 (FF)
  Destination:          comm/data_recieved_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/d_6 to comm/data_recieved_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CQ      Tcko                  0.200   comm/d<7>
                                                       comm/d_6
    SLICE_X9Y107.CX      net (fanout=1)        0.138   comm/d<6>
    SLICE_X9Y107.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<39>
                                                       comm/data_recieved_38
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_balance_18 (SLICE_X29Y85.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/b2_2 (FF)
  Destination:          comm/data_balance_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/b2_2 to comm/data_balance_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y85.CQ      Tcko                  0.200   comm/b2<3>
                                                       comm/b2_2
    SLICE_X29Y85.CX      net (fanout=1)        0.138   comm/b2<2>
    SLICE_X29Y85.CLK     Tckdi       (-Th)    -0.059   comm/data_balance<19>
                                                       comm/data_balance_18
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_balance_30 (SLICE_X33Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/b1_6 (FF)
  Destination:          comm/data_balance_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/b1_6 to comm/data_balance_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.200   comm/b1<7>
                                                       comm/b1_6
    SLICE_X33Y84.CX      net (fanout=1)        0.138   comm/b1<6>
    SLICE_X33Y84.CLK     Tckdi       (-Th)    -0.059   comm/data_balance<31>
                                                       comm/data_balance_30
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ATM_Main_cont/cache_user_balance_1<31>/CLK
  Logical resource: ATM_Main_cont/cache_user_balance_1_29/CK
  Location pin: SLICE_X24Y74.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ATM_Main_cont/cache_user_balance_1<31>/CLK
  Logical resource: ATM_Main_cont/cache_user_balance_1_30/CK
  Location pin: SLICE_X24Y74.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.341|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 955690 paths, 0 nets, and 12205 connections

Design statistics:
   Minimum period:  11.341ns{1}   (Maximum frequency:  88.176MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  1 05:37:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 492 MB



