jtag_axi_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jtag_axi_0/sim/jtag_axi_0.v,incdir="../../../../project_1.srcs/sources_1/ip/jtag_axi_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
