{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623054128640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623054128648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 16:22:08 2021 " "Processing started: Mon Jun 07 16:22:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623054128648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1623054128648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IR -c IR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1623054128648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1623054129282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_8_1200mv_85c_slow.vho C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_8_1200mv_85c_slow.vho in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129463 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_8_1200mv_0c_slow.vho C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_8_1200mv_0c_slow.vho in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_min_1200mv_0c_fast.vho C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_min_1200mv_0c_fast.vho in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR.vho C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR.vho in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_8_1200mv_85c_vhd_slow.sdo C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_8_1200mv_0c_vhd_slow.sdo C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_min_1200mv_0c_vhd_fast.sdo C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_vhd.sdo C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/ simulation " "Generated file IR_vhd.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/IR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623054129720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623054129798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 16:22:09 2021 " "Processing ended: Mon Jun 07 16:22:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623054129798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623054129798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623054129798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1623054129798 ""}
