{
   DisplayTieOff: "1",
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port pcie_perst_n -pg 1 -y 640 -defaultsOSRD -right
preplace port pcie_ref_clk_p -pg 1 -y 600 -defaultsOSRD -right
preplace port DDR -pg 1 -y 70 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 90 -defaultsOSRD
preplace port pcie_ref_clk_n -pg 1 -y 620 -defaultsOSRD -right
preplace portBus pcie_tx_p -pg 1 -y 480 -defaultsOSRD
preplace portBus pcie_rx_n -pg 1 -y 680 -defaultsOSRD -right
preplace portBus pcie_rx_p -pg 1 -y 660 -defaultsOSRD -right
preplace portBus pcie_tx_n -pg 1 -y 500 -defaultsOSRD
preplace inst PS -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst GPIC1 -pg 1 -lvl 4 -y 810 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -y 350 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace inst HPIC3 -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst NVMeHostController4L_0 -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 1 -y 750 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 590 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -y 790 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc axi_mem_intercon_M01_AXI 1 2 1 780
preplace netloc NVMeHostController4L_0_dev_irq_assert 1 4 2 1640 330 2100
preplace netloc NVMeHostController4L_0_pcie_tx_p 1 5 1 NJ
preplace netloc pcie_ref_clk_n_1 1 4 2 1630 620 NJ
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 1570
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 NJ
preplace netloc pcie_rx_n_1 1 4 2 1660 680 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 2 1 770
preplace netloc PS_FCLK_CLK2 1 0 6 30 280 410 260 790 260 1200 260 1630 300 2120
preplace netloc ARESETN_2 1 1 3 410 570 NJ 510 1210
preplace netloc PS_FCLK_RESET2_N 1 0 6 20 270 NJ 270 NJ 270 NJ 270 NJ 290 2100
preplace netloc ARESETN_3 1 1 3 370 210 NJ 210 NJ
preplace netloc PS_FCLK_CLK3 1 0 6 20 840 380 250 810 250 1250 20 1590 310 2110
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1220
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 4 400 290 750 290 1170 290 1560
preplace netloc pcie_ref_clk_p_1 1 4 2 1620 610 NJ
preplace netloc S00_AXI_1 1 3 3 1260 300 NJ 320 2110
preplace netloc GPIC1_M00_AXI 1 4 1 1610
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc PS_FCLK_RESET3_N 1 0 6 30 930 NJ 930 NJ 930 NJ 930 NJ 930 2140
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1190
preplace netloc S00_AXI_2 1 3 3 1260 940 NJ 940 2150
preplace netloc pcie_perst_n_1 1 4 2 1640 640 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 800
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 3 420 220 NJ 220 1160
preplace netloc pcie_rx_p_1 1 4 2 1650 660 NJ
preplace netloc M00_ARESETN_2 1 1 4 390 240 820 240 1240 10 1600
preplace netloc PS_M_AXI_GP0 1 1 5 430 280 NJ 280 NJ 280 NJ 280 2130
preplace netloc HPIC3_M00_AXI 1 4 1 1580
preplace netloc NVMeHostController4L_0_pcie_tx_n 1 5 1 NJ
levelinfo -pg 1 0 200 590 990 1410 1880 2180 -top 0 -bot 950
",
}
{
   da_axi4_cnt: "35",
   da_board_cnt: "3",
   da_bram_cntlr_cnt: "2",
   da_ps7_cnt: "1",
}