Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 16:18:18 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.448        0.000                      0                  180        0.190        0.000                      0                  180        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.448        0.000                      0                  180        0.190        0.000                      0                  180        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.138ns (25.482%)  route 3.328ns (74.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          1.168     9.498    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.622 r  auto_test/ctr/M_ctr_q[30]_i_1/O
                         net (fo=1, routed)           0.000     9.622    auto_test/ctr/M_ctr_d[30]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.079    15.070    auto_test/ctr/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.167ns (25.963%)  route 3.328ns (74.037%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          1.168     9.498    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.153     9.651 r  auto_test/ctr/M_ctr_q[31]_i_1/O
                         net (fo=1, routed)           0.000     9.651    auto_test/ctr/M_ctr_d[31]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.118    15.109    auto_test/ctr/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.138ns (26.516%)  route 3.154ns (73.484%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.994     9.324    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.448 r  auto_test/ctr/M_ctr_q[23]_i_1/O
                         net (fo=1, routed)           0.000     9.448    auto_test/ctr/M_ctr_d[23]
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[23]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.081    15.072    auto_test/ctr/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.166ns (26.992%)  route 3.154ns (73.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.994     9.324    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.152     9.476 r  auto_test/ctr/M_ctr_q[24]_i_1/O
                         net (fo=1, routed)           0.000     9.476    auto_test/ctr/M_ctr_d[24]
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[24]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.118    15.109    auto_test/ctr/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.252ns (29.324%)  route 3.018ns (70.676%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.560     5.144    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.478     5.622 f  auto_test/ctr/M_ctr_q_reg[31]/Q
                         net (fo=56, routed)          1.190     6.812    auto_test/ctr/binary[3]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.322     7.134 f  auto_test/ctr/M_ctr_q[31]_i_5/O
                         net (fo=1, routed)           0.955     8.089    auto_test/ctr/M_ctr_q[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.328     8.417 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.872     9.290    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.414 r  auto_test/ctr/M_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.414    auto_test/ctr/M_ctr_d[1]
    SLICE_X50Y46         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.452    14.857    auto_test/ctr/CLK
    SLICE_X50Y46         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[1]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    15.078    auto_test/ctr/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.276ns (29.719%)  route 3.018ns (70.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.560     5.144    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.478     5.622 f  auto_test/ctr/M_ctr_q_reg[31]/Q
                         net (fo=56, routed)          1.190     6.812    auto_test/ctr/binary[3]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.322     7.134 f  auto_test/ctr/M_ctr_q[31]_i_5/O
                         net (fo=1, routed)           0.955     8.089    auto_test/ctr/M_ctr_q[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.328     8.417 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.872     9.290    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.148     9.438 r  auto_test/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.438    auto_test/ctr/M_ctr_d[5]
    SLICE_X50Y46         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.452    14.857    auto_test/ctr/CLK
    SLICE_X50Y46         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[5]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    15.119    auto_test/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.252ns (29.603%)  route 2.977ns (70.397%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.560     5.144    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.478     5.622 f  auto_test/ctr/M_ctr_q_reg[31]/Q
                         net (fo=56, routed)          1.190     6.812    auto_test/ctr/binary[3]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.322     7.134 f  auto_test/ctr/M_ctr_q[31]_i_5/O
                         net (fo=1, routed)           0.955     8.089    auto_test/ctr/M_ctr_q[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.328     8.417 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.832     9.249    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.373 r  auto_test/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.373    auto_test/ctr/M_ctr_d[15]
    SLICE_X50Y48         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.453    14.858    auto_test/ctr/CLK
    SLICE_X50Y48         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.081    15.083    auto_test/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.280ns (30.066%)  route 2.977ns (69.934%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.560     5.144    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.478     5.622 f  auto_test/ctr/M_ctr_q_reg[31]/Q
                         net (fo=56, routed)          1.190     6.812    auto_test/ctr/binary[3]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.322     7.134 f  auto_test/ctr/M_ctr_q[31]_i_5/O
                         net (fo=1, routed)           0.955     8.089    auto_test/ctr/M_ctr_q[31]_i_5_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.328     8.417 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.832     9.249    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.152     9.401 r  auto_test/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     9.401    auto_test/ctr/M_ctr_d[16]
    SLICE_X50Y48         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.453    14.858    auto_test/ctr/CLK
    SLICE_X50Y48         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X50Y48         FDRE (Setup_fdre_C_D)        0.118    15.120    auto_test/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.138ns (27.819%)  route 2.953ns (72.181%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.793     9.123    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.247 r  auto_test/ctr/M_ctr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.247    auto_test/ctr/M_ctr_d[22]
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y50         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[22]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.077    15.068    auto_test/ctr/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.138ns (27.879%)  route 2.944ns (72.121%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  auto_test/ctr/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.842     6.517    auto_test/ctr/M_ctr_q_reg_n_0_[18]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  auto_test/ctr/M_ctr_q[31]_i_10/O
                         net (fo=1, routed)           0.427     7.068    auto_test/ctr/M_ctr_q[31]_i_10_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.192 r  auto_test/ctr/M_ctr_q[31]_i_8/O
                         net (fo=1, routed)           0.438     7.630    auto_test/ctr/M_ctr_q[31]_i_8_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  auto_test/ctr/M_ctr_q[31]_i_3/O
                         net (fo=1, routed)           0.452     8.206    auto_test/ctr/M_ctr_q[31]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.330 f  auto_test/ctr/M_ctr_q[31]_i_2/O
                         net (fo=31, routed)          0.784     9.114    auto_test/ctr/M_ctr_q[31]_i_2_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.238 r  auto_test/ctr/M_ctr_q[27]_i_1/O
                         net (fo=1, routed)           0.000     9.238    auto_test/ctr/M_ctr_d[27]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.443    14.847    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.081    15.072    auto_test/ctr/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.537    button_cond/CLK
    SLICE_X63Y56         FDRE                                         r  button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.109     1.787    button_cond/M_ctr_q_reg[0]
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.000     1.832    button_edge/M_button_cond_out
    SLICE_X62Y56         FDRE                                         r  button_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.863     2.053    button_edge/CLK
    SLICE_X62Y56         FDRE                                         r  button_edge/M_last_q_reg/C
                         clock pessimism             -0.504     1.550    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.092     1.642    button_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[26]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[28]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[29]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.903%)  route 0.331ns (70.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.331     1.982    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.835     2.025    auto_test/ctr/CLK
    SLICE_X50Y51         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y51         FDRE (Hold_fdre_C_R)         0.009     1.789    auto_test/ctr/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.534    button_cond/sync/CLK
    SLICE_X64Y62         FDRE                                         r  button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.808    button_cond/sync/M_pipe_d[1]
    SLICE_X64Y61         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.051    button_cond/sync/CLK
    SLICE_X64Y61         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.059     1.610    button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/seg/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.508%)  route 0.354ns (71.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.354     2.005    auto_test/seg/ctr/M_ctr_q_reg[16]_0[0]
    SLICE_X47Y50         FDRE                                         r  auto_test/seg/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.833     2.022    auto_test/seg/ctr/CLK
    SLICE_X47Y50         FDRE                                         r  auto_test/seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_R)        -0.018     1.759    auto_test/seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/seg/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.508%)  route 0.354ns (71.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X48Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.354     2.005    auto_test/seg/ctr/M_ctr_q_reg[16]_0[0]
    SLICE_X47Y50         FDRE                                         r  auto_test/seg/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.833     2.022    auto_test/seg/ctr/CLK
    SLICE_X47Y50         FDRE                                         r  auto_test/seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_R)        -0.018     1.759    auto_test/seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   M_state_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   M_storeX_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53   M_storeX_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   M_storeX_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53   M_storeX_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   M_storeX_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y52   M_storeX_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y54   M_storeX_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53   M_storeX_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto_test/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y46   auto_test/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y46   auto_test/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto_test/ctr/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto_test/ctr/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto_test/ctr/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto_test/ctr/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   M_state_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   M_storeX_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   M_storeX_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   M_storeX_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   M_storeX_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   M_storeX_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   M_storeX_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   M_storeX_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   M_storeX_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   M_storeX_q_reg[8]/C



