<stg><name>data_generator</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4 %store_ln1768 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln1768"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln1768 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1768"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:1 %icmp_ln1768 = icmp_eq  i14 %i_1, i14 8800

]]></Node>
<StgValue><ssdm name="icmp_ln1768"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8800, i64 8800, i64 8800

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:3 %add_ln1768 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln1768"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln1768 = br i1 %icmp_ln1768, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln1768"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:0 %zext_ln1768 = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln1768"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln1768

]]></Node>
<StgValue><ssdm name="arr_real_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln1768

]]></Node>
<StgValue><ssdm name="arr_imag_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:5 %arr_real_load = load i14 %arr_real_addr

]]></Node>
<StgValue><ssdm name="arr_real_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:6 %arr_imag_load = load i14 %arr_imag_addr

]]></Node>
<StgValue><ssdm name="arr_imag_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln1768 = store i14 %add_ln1768, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln1768"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:5 %arr_real_load = load i14 %arr_real_addr

]]></Node>
<StgValue><ssdm name="arr_real_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:6 %arr_imag_load = load i14 %arr_imag_addr

]]></Node>
<StgValue><ssdm name="arr_imag_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %bitcast_ln1770 = bitcast i32 %arr_real_load

]]></Node>
<StgValue><ssdm name="bitcast_ln1770"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln1770_1 = bitcast i32 %arr_imag_load

]]></Node>
<StgValue><ssdm name="bitcast_ln1770_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln1770_1, i32 %bitcast_ln1770

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp

]]></Node>
<StgValue><ssdm name="write_ln1770"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end:0 %ret_ln1773 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1773"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln1769 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln1769"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln1768 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln1768"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp

]]></Node>
<StgValue><ssdm name="write_ln1770"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln1768 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1768"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="gout" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="gout"/></StgValue>
</port>
<port id="46" name="arr_real" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="arr_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="arr_imag" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="arr_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="i" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="empty_2" to="spectopmodule_ln3" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="gout" to="specinterface_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="58" from="empty" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="empty_1" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="69" from="empty_1" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="74" from="empty_1" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="75" from="empty_1" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="gout" to="specbitsmap_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln1768" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="i" to="store_ln1768" fromId="6" toId="10">
</dataflow>
<dataflow id="85" from="i" to="i_1" fromId="6" toId="12">
</dataflow>
<dataflow id="86" from="i_1" to="icmp_ln1768" fromId="12" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln1768" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="14">
</dataflow>
<dataflow id="95" from="i_1" to="add_ln1768" fromId="12" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln1768" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="icmp_ln1768" to="br_ln1768" fromId="13" toId="16">
</dataflow>
<dataflow id="99" from="i_1" to="zext_ln1768" fromId="12" toId="17">
</dataflow>
<dataflow id="100" from="arr_real" to="arr_real_addr" fromId="46" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_101" to="arr_real_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="103" from="zext_ln1768" to="arr_real_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="arr_imag" to="arr_imag_addr" fromId="47" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_101" to="arr_imag_addr" fromId="101" toId="19">
</dataflow>
<dataflow id="106" from="zext_ln1768" to="arr_imag_addr" fromId="17" toId="19">
</dataflow>
<dataflow id="107" from="arr_real_addr" to="arr_real_load" fromId="18" toId="20">
</dataflow>
<dataflow id="108" from="arr_imag_addr" to="arr_imag_load" fromId="19" toId="21">
</dataflow>
<dataflow id="109" from="add_ln1768" to="store_ln1768" fromId="15" toId="22">
</dataflow>
<dataflow id="110" from="i" to="store_ln1768" fromId="6" toId="22">
</dataflow>
<dataflow id="111" from="arr_real_addr" to="arr_real_load" fromId="18" toId="23">
</dataflow>
<dataflow id="112" from="arr_imag_addr" to="arr_imag_load" fromId="19" toId="24">
</dataflow>
<dataflow id="113" from="arr_real_load" to="bitcast_ln1770" fromId="23" toId="25">
</dataflow>
<dataflow id="114" from="arr_imag_load" to="bitcast_ln1770_1" fromId="24" toId="26">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="tmp" fromId="115" toId="27">
</dataflow>
<dataflow id="117" from="bitcast_ln1770_1" to="tmp" fromId="26" toId="27">
</dataflow>
<dataflow id="118" from="bitcast_ln1770" to="tmp" fromId="25" toId="27">
</dataflow>
<dataflow id="120" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln1770" fromId="119" toId="28">
</dataflow>
<dataflow id="121" from="gout" to="write_ln1770" fromId="45" toId="28">
</dataflow>
<dataflow id="122" from="tmp" to="write_ln1770" fromId="27" toId="28">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecPipeline" to="specpipeline_ln1769" fromId="123" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_48" to="specpipeline_ln1769" fromId="48" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_63" to="specpipeline_ln1769" fromId="63" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_63" to="specpipeline_ln1769" fromId="63" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_63" to="specpipeline_ln1769" fromId="63" toId="29">
</dataflow>
<dataflow id="129" from="empty_1" to="specpipeline_ln1769" fromId="66" toId="29">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln1768" fromId="130" toId="30">
</dataflow>
<dataflow id="133" from="empty_3" to="specloopname_ln1768" fromId="132" toId="30">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln1770" fromId="119" toId="31">
</dataflow>
<dataflow id="135" from="gout" to="write_ln1770" fromId="45" toId="31">
</dataflow>
<dataflow id="136" from="tmp" to="write_ln1770" fromId="27" toId="31">
</dataflow>
<dataflow id="137" from="icmp_ln1768" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="138" from="icmp_ln1768" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
