
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <Convolution>:
800000b8: 13 01 81 01  	addi	sp, sp, 24
800000bc: 23 24 11 fe  	sw	ra, -24(sp)
800000c0: 83 22 05 01  	lw	t0, 16(a0)
800000c4: 23 2e 51 fe  	sw	t0, -4(sp)
800000c8: 83 22 c5 00  	lw	t0, 12(a0)
800000cc: 23 2c 51 fe  	sw	t0, -8(sp)
800000d0: 83 22 85 00  	lw	t0, 8(a0)
800000d4: 23 2a 51 fe  	sw	t0, -12(sp)
800000d8: 83 22 45 00  	lw	t0, 4(a0)
800000dc: 23 28 51 fe  	sw	t0, -16(sp)
800000e0: 83 22 05 00  	lw	t0, 0(a0)
800000e4: 23 26 51 fe  	sw	t0, -20(sp)
800000e8: 57 40 00 5e  	vmv.v.x	v0, zero
800000ec: ef 00 00 0b  	jal	0x8000019c <_Z13get_global_idj>
800000f0: 57 30 01 96  	vsll.vi	v0, v0, 2
800000f4: 83 22 c1 fe  	lw	t0, -20(sp)
800000f8: d7 c0 02 5e  	vmv.v.x	v1, t0
800000fc: 57 c1 02 02  	vadd.vx	v2, v0, t0
80000100: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000104: 83 23 01 ff  	lw	t2, -16(sp)
80000108: d7 c1 03 02  	vadd.vx	v3, v0, t2
8000010c: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000110: 83 22 41 ff  	lw	t0, -12(sp)
80000114: 57 c2 02 02  	vadd.vx	v4, v0, t0
80000118: 7b 22 02 00  	vlw12.v	v4, 0(v4)
8000011c: 03 23 81 ff  	lw	t1, -8(sp)
80000120: d7 42 03 5e  	vmv.v.x	v5, t1
80000124: 57 43 03 02  	vadd.vx	v6, v0, t1
80000128: fb 23 03 00  	vlw12.v	v7, 0(v6)
8000012c: 03 23 c1 ff  	lw	t1, -4(sp)
80000130: 57 44 03 02  	vadd.vx	v8, v0, t1
80000134: fb 24 04 00  	vlw12.v	v9, 0(v8)
80000138: 0b c0 01 04  	barrier	x0, x0, 3
8000013c: e1 53 41 04  	<unknown>
80000140: 0b 01 00 08  	vadd12.vi	v2, v0, 128
80000144: d7 02 51 02  	vadd.vv	v5, v5, v2
80000148: 7b a5 02 00  	vlw12.v	v10, 0(v5)
8000014c: 57 30 02 02  	vadd.vi	v0, v0, 4
80000150: d7 00 10 02  	vadd.vv	v1, v1, v0
80000154: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000158: d7 c5 03 5e  	vmv.v.x	v11, t2
8000015c: 57 46 03 5e  	vmv.v.x	v12, t1
80000160: 61 d5 40 04  	<unknown>
80000164: 7b e0 a2 00  	vsw12.v	v10, 0(v5)
80000168: e1 d4 41 04  	<unknown>
8000016c: d7 00 c1 02  	vadd.vv	v1, v12, v2
80000170: 7b a1 00 00  	vlw12.v	v2, 0(v1)
80000174: 57 00 b0 02  	vadd.vv	v0, v11, v0
80000178: 7b 20 00 00  	vlw12.v	v0, 0(v0)
8000017c: 61 51 40 04  	<unknown>
80000180: 7b e0 20 00  	vsw12.v	v2, 0(v1)
80000184: 0b c0 01 04  	barrier	x0, x0, 3
80000188: 7b 60 73 00  	vsw12.v	v7, 0(v6)
8000018c: 7b 60 94 00  	vsw12.v	v9, 0(v8)
80000190: 83 20 81 fe  	lw	ra, -24(sp)
80000194: 13 01 81 fe  	addi	sp, sp, -24
80000198: 67 80 00 00  	ret

8000019c <_Z13get_global_idj>:
8000019c: 13 01 41 00  	addi	sp, sp, 4
800001a0: 23 2e 11 fe  	sw	ra, -4(sp)
800001a4: 93 02 20 00  	li	t0, 2
800001a8: d7 c0 02 5e  	vmv.v.x	v1, t0

800001ac <.Lpcrel_hi0>:
800001ac: 17 03 00 00  	auipc	t1, 0
800001b0: 5b 30 c3 04  	setrpc	zero, t1, 76
800001b4: 5b 88 00 02  	vbeq	v0, v1, 0x800001e4 <.LBB0_4>
800001b8: 93 02 10 00  	li	t0, 1
800001bc: d7 c0 02 5e  	vmv.v.x	v1, t0

800001c0 <.Lpcrel_hi1>:
800001c0: 17 03 00 00  	auipc	t1, 0
800001c4: 5b 30 83 03  	setrpc	zero, t1, 56
800001c8: 5b 82 00 02  	vbeq	v0, v1, 0x800001ec <.LBB0_5>
800001cc: d7 40 00 5e  	vmv.v.x	v1, zero

800001d0 <.Lpcrel_hi2>:
800001d0: 17 03 00 00  	auipc	t1, 0
800001d4: 5b 30 83 02  	setrpc	zero, t1, 40
800001d8: 5b 9e 00 00  	vbne	v0, v1, 0x800001f4 <.LBB0_6>
800001dc: ef 00 80 10  	jal	0x800002e4 <__builtin_riscv_global_id_x>
800001e0: 6f 00 80 01  	j	0x800001f8 <.LBB0_7>

800001e4 <.LBB0_4>:
800001e4: ef 00 40 16  	jal	0x80000348 <__builtin_riscv_global_id_z>
800001e8: 6f 00 00 01  	j	0x800001f8 <.LBB0_7>

800001ec <.LBB0_5>:
800001ec: ef 00 c0 12  	jal	0x80000318 <__builtin_riscv_global_id_y>
800001f0: 6f 00 80 00  	j	0x800001f8 <.LBB0_7>

800001f4 <.LBB0_6>:
800001f4: 57 40 00 5e  	vmv.v.x	v0, zero

800001f8 <.LBB0_7>:
800001f8: 5b 20 00 00  	join	zero, zero, 0
800001fc: 83 20 c1 ff  	lw	ra, -4(sp)
80000200: 13 01 c1 ff  	addi	sp, sp, -4
80000204: 67 80 00 00  	ret

80000208 <__builtin_riscv_workitem_id_x>:
80000208: 13 01 41 00  	addi	sp, sp, 4
8000020c: 23 2e 11 fe  	sw	ra, -4(sp)
80000210: 73 25 30 80  	csrr	a0, 2051
80000214: 83 22 85 00  	lw	t0, 8(a0)
80000218: 73 23 00 80  	csrr	t1, 2048
8000021c: 57 a1 08 52  	vid.v	v2
80000220: 57 40 23 02  	vadd.vx	v0, v2, t1
80000224: 03 2e 85 01  	lw	t3, 24(a0)
80000228: 57 60 0e 8a  	vremu.vx	v0, v0, t3
8000022c: 83 20 c1 ff  	lw	ra, -4(sp)
80000230: 13 01 c1 ff  	addi	sp, sp, -4
80000234: 67 80 00 00  	ret

80000238 <__builtin_riscv_workitem_id_y>:
80000238: 13 01 41 00  	addi	sp, sp, 4
8000023c: 23 2e 11 fe  	sw	ra, -4(sp)
80000240: 73 25 30 80  	csrr	a0, 2051
80000244: 83 22 85 00  	lw	t0, 8(a0)
80000248: 73 23 00 80  	csrr	t1, 2048
8000024c: 57 a1 08 52  	vid.v	v2
80000250: 57 40 23 02  	vadd.vx	v0, v2, t1
80000254: 03 2e 85 01  	lw	t3, 24(a0)
80000258: 83 2e c5 01  	lw	t4, 28(a0)
8000025c: 33 8f ce 03  	mul	t5, t4, t3
80000260: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000264: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000268: d7 c0 0e 5e  	vmv.v.x	v1, t4

8000026c <.hi2>:
8000026c: 17 03 00 00  	auipc	t1, 0
80000270: 5b 30 43 01  	setrpc	zero, t1, 20
80000274: 5b c6 00 00  	vblt	v0, v1, 0x80000280 <.end2>
80000278: 13 0f f0 ff  	li	t5, -1
8000027c: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000280 <.end2>:
80000280: 5b 20 00 00  	join	zero, zero, 0
80000284: 83 20 c1 ff  	lw	ra, -4(sp)
80000288: 13 01 c1 ff  	addi	sp, sp, -4
8000028c: 67 80 00 00  	ret

80000290 <__builtin_riscv_workitem_id_z>:
80000290: 13 01 41 00  	addi	sp, sp, 4
80000294: 23 2e 11 fe  	sw	ra, -4(sp)
80000298: 73 25 30 80  	csrr	a0, 2051
8000029c: 73 23 00 80  	csrr	t1, 2048
800002a0: 57 a1 08 52  	vid.v	v2
800002a4: 57 40 23 02  	vadd.vx	v0, v2, t1
800002a8: 03 2e 85 01  	lw	t3, 24(a0)
800002ac: 83 2e c5 01  	lw	t4, 28(a0)
800002b0: 03 2f 05 02  	lw	t5, 32(a0)
800002b4: b3 8e ce 03  	mul	t4, t4, t3
800002b8: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
800002bc: d7 40 0f 5e  	vmv.v.x	v1, t5

800002c0 <.hi3>:
800002c0: 17 03 00 00  	auipc	t1, 0
800002c4: 5b 30 43 01  	setrpc	zero, t1, 20
800002c8: 5b c6 00 00  	vblt	v0, v1, 0x800002d4 <.end3>
800002cc: 13 0f f0 ff  	li	t5, -1
800002d0: 57 40 1f 02  	vadd.vx	v0, v1, t5

800002d4 <.end3>:
800002d4: 5b 20 00 00  	join	zero, zero, 0
800002d8: 83 20 c1 ff  	lw	ra, -4(sp)
800002dc: 13 01 c1 ff  	addi	sp, sp, -4
800002e0: 67 80 00 00  	ret

800002e4 <__builtin_riscv_global_id_x>:
800002e4: 13 01 41 00  	addi	sp, sp, 4
800002e8: 23 2e 11 fe  	sw	ra, -4(sp)
800002ec: ef f0 df f1  	jal	0x80000208 <__builtin_riscv_workitem_id_x>
800002f0: 73 25 30 80  	csrr	a0, 2051
800002f4: 73 23 80 80  	csrr	t1, 2056
800002f8: 03 2e 85 01  	lw	t3, 24(a0)
800002fc: 83 2e 45 02  	lw	t4, 36(a0)
80000300: b3 0f c3 03  	mul	t6, t1, t3
80000304: b3 8f df 01  	add	t6, t6, t4
80000308: 57 c0 0f 02  	vadd.vx	v0, v0, t6
8000030c: 83 20 c1 ff  	lw	ra, -4(sp)
80000310: 13 01 c1 ff  	addi	sp, sp, -4
80000314: 67 80 00 00  	ret

80000318 <__builtin_riscv_global_id_y>:
80000318: 13 01 41 00  	addi	sp, sp, 4
8000031c: 23 2e 11 fe  	sw	ra, -4(sp)
80000320: ef f0 9f f1  	jal	0x80000238 <__builtin_riscv_workitem_id_y>
80000324: 73 23 90 80  	csrr	t1, 2057
80000328: 83 23 c5 01  	lw	t2, 28(a0)
8000032c: 83 2e 85 02  	lw	t4, 40(a0)
80000330: 33 0e 73 02  	mul	t3, t1, t2
80000334: 33 0e de 01  	add	t3, t3, t4
80000338: 57 40 0e 02  	vadd.vx	v0, v0, t3
8000033c: 83 20 c1 ff  	lw	ra, -4(sp)
80000340: 13 01 c1 ff  	addi	sp, sp, -4
80000344: 67 80 00 00  	ret

80000348 <__builtin_riscv_global_id_z>:
80000348: 13 01 41 00  	addi	sp, sp, 4
8000034c: 23 2e 11 fe  	sw	ra, -4(sp)
80000350: ef f0 1f f4  	jal	0x80000290 <__builtin_riscv_workitem_id_z>
80000354: 73 25 30 80  	csrr	a0, 2051
80000358: 73 23 a0 80  	csrr	t1, 2058
8000035c: 83 23 05 02  	lw	t2, 32(a0)
80000360: 03 2e c5 02  	lw	t3, 44(a0)
80000364: b3 83 63 02  	mul	t2, t2, t1
80000368: b3 83 c3 01  	add	t2, t2, t3
8000036c: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000370: 83 20 c1 ff  	lw	ra, -4(sp)
80000374: 13 01 c1 ff  	addi	sp, sp, -4
80000378: 67 80 00 00  	ret
