Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 17 11:48:23 2019
| Host         : DESKTOP-U4BH5TS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cheating_dice_timing_summary_routed.rpt -pb Cheating_dice_timing_summary_routed.pb -rpx Cheating_dice_timing_summary_routed.rpx -warn_on_violation
| Design       : Cheating_dice
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.110        0.000                      0                  133        0.263        0.000                      0                  133        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.110        0.000                      0                  133        0.263        0.000                      0                  133        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.961ns (45.520%)  route 2.347ns (54.480%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          1.116     9.459    time_counter
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.961ns (45.520%)  route 2.347ns (54.480%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          1.116     9.459    time_counter
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.961ns (45.520%)  route 2.347ns (54.480%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          1.116     9.459    time_counter
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.961ns (45.520%)  route 2.347ns (54.480%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          1.116     9.459    time_counter
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.943ns (46.849%)  route 2.204ns (53.151%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  time_counter_reg[3]/Q
                         net (fo=4, routed)           0.818     6.489    time_counter_reg[3]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.613 r  time_counter[0]_i_31/O
                         net (fo=1, routed)           0.000     6.613    time_counter[0]_i_31_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.259    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.373    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.601 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.011    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.324 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.975     9.300    time_counter
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.943ns (46.849%)  route 2.204ns (53.151%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  time_counter_reg[3]/Q
                         net (fo=4, routed)           0.818     6.489    time_counter_reg[3]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.613 r  time_counter[0]_i_31/O
                         net (fo=1, routed)           0.000     6.613    time_counter[0]_i_31_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.259    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.373    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.601 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.011    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.324 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.975     9.300    time_counter
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.943ns (46.849%)  route 2.204ns (53.151%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  time_counter_reg[3]/Q
                         net (fo=4, routed)           0.818     6.489    time_counter_reg[3]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.613 r  time_counter[0]_i_31/O
                         net (fo=1, routed)           0.000     6.613    time_counter[0]_i_31_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.259    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.373    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.601 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.011    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.324 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.975     9.300    time_counter
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.943ns (46.849%)  route 2.204ns (53.151%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  time_counter_reg[3]/Q
                         net (fo=4, routed)           0.818     6.489    time_counter_reg[3]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.613 r  time_counter[0]_i_31/O
                         net (fo=1, routed)           0.000     6.613    time_counter[0]_i_31_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.259    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.373    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.601 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.011    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.324 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.975     9.300    time_counter
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    time_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.961ns (48.825%)  route 2.055ns (51.175%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.825     9.168    time_counter
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    14.567    time_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 time_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.961ns (48.825%)  route 2.055ns (51.175%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  time_counter_reg[5]/Q
                         net (fo=4, routed)           0.820     6.490    time_counter_reg[5]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  time_counter[0]_i_30/O
                         net (fo=1, routed)           0.000     6.614    time_counter[0]_i_30_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  time_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.164    time_counter_reg[0]_i_15_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  time_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.278    time_counter_reg[0]_i_9_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.392    time_counter_reg[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.620 f  time_counter_reg[0]_i_3/CO[2]
                         net (fo=1, routed)           0.411     8.030    time_counter_reg[0]_i_3_n_1
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.313     8.343 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.825     9.168    time_counter
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    14.567    time_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Gen_dice/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gen_dice/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.469    Gen_dice/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  Gen_dice/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 f  Gen_dice/bitcounter_reg[1]/Q
                         net (fo=8, routed)           0.175     1.808    Gen_dice/bitcounter_reg_n_0_[1]
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  Gen_dice/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Gen_dice/bitcounter[0]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  Gen_dice/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    Gen_dice/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  Gen_dice/bitcounter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.590    Gen_dice/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  time_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  time_counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.759    time_counter_reg[26]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  time_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    time_counter_reg[24]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  time_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  time_counter_reg[26]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    time_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  time_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  time_counter_reg[30]/Q
                         net (fo=3, routed)           0.127     1.759    time_counter_reg[30]
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  time_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    time_counter_reg[28]_i_1_n_5
    SLICE_X2Y22          FDRE                                         r  time_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  time_counter_reg[30]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.602    time_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.186     1.824    current_state__0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.594    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 time_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  time_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  time_counter_reg[18]/Q
                         net (fo=3, routed)           0.138     1.772    time_counter_reg[18]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  time_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    time_counter_reg[16]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  time_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  time_counter_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    time_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 time_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  time_counter_reg[2]/Q
                         net (fo=3, routed)           0.138     1.776    time_counter_reg[2]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  time_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    time_counter_reg[0]_i_2_n_5
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  time_counter_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.608    time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 time_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  time_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  time_counter_reg[14]/Q
                         net (fo=4, routed)           0.138     1.773    time_counter_reg[14]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  time_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    time_counter_reg[12]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  time_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  time_counter_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    time_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 time_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  time_counter_reg[6]/Q
                         net (fo=3, routed)           0.139     1.776    time_counter_reg[6]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  time_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    time_counter_reg[4]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  time_counter_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 time_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  time_counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.775    time_counter_reg[10]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  time_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    time_counter_reg[8]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  time_counter_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    time_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 time_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  time_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  time_counter_reg[22]/Q
                         net (fo=3, routed)           0.139     1.772    time_counter_reg[22]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  time_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    time_counter_reg[20]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  time_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  time_counter_reg[22]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    time_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    Gen_dice/CLKcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Gen_dice/CLKcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Gen_dice/CLKcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    Gen_dice/CLKcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    Gen_dice/CLKcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    Gen_dice/CLKcounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    Gen_dice/CLKcounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    Gen_dice/CLKcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Gen_dice/CLKcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Gen_dice/CLKcounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    Gen_dice/CLKcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Gen_dice/CLKcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Gen_dice/CLKcounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Gen_dice/CLKcounter_reg[15]/C



