// Seed: 1277979794
module module_0 #(
    parameter id_2 = 32'd65
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  always_ff @* if (-1'h0 == 1) assume (1);
  logic id_5;
  ;
  task id_6(input int id_7, input [1 'b0 <  -1 : id_2] id_8);
    logic id_9;
    begin : LABEL_0
    end
  endtask
endmodule
module module_0 #(
    parameter id_12 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  parameter id_12 = 1;
  wire [id_12  &  id_12 : -1  ==  1 'b0] id_13;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_8,
      id_5
  );
endmodule
