---
title: Vhdl to Verilog Translation
createTime: 2025/01/08 23:52:18
permalink: /en/article/pdocm0x7/
---

## Vhdl to Verilog Translation

<!-- TODO: translation -->
<center>
<video width="90%" controls>  
  <source src="/videos/translation.mp4" type="video/mp4">  
  您的浏览器不支持视频标签。  
</video>
</center>


Currently only vhdl to Verilog translation is supported.
If there is no output, it means that the syntax of vhdl is wrong, or there is a syntax that the plugin cannot parse.