Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 30 14:21:09 2022
| Host         : NTNU13875 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   686 |
|    Minimum number of control sets                        |   686 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1075 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   686 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |   134 |
| >= 6 to < 8        |    50 |
| >= 8 to < 10       |   306 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     8 |
| >= 16              |   151 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2285 |          751 |
| No           | No                    | Yes                    |             295 |          130 |
| No           | Yes                   | No                     |             969 |          386 |
| Yes          | No                    | No                     |            3894 |         1204 |
| Yes          | No                    | Yes                    |             619 |          236 |
| Yes          | Yes                   | No                     |            4951 |         1583 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                   Enable Signal                                                                                   |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_i_2_n_3                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/falling_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical8_y_net  |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/falling_edge_detector/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical10_y_net |                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/ENDAT22_S_1/U0/qcfg29_i_2_n_3                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                 |                                                                                                                                                                         |                1 |              2 |
|  design_1_i/ad_converter/ad_data_clock_out      |                                                                                                                                                                                   |                                                                                                                                                                         |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/axi_awready0                                                                                                                         | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[4][3]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[13][11]_i_1_n_3                                                                                                      | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/axi_awready0                                                                                                                                           | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_3                                                                                               | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[11][11]_i_1_n_3                                                                                                      | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[0][11]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/axi_arready0                                                                                                                                   | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][13]_i_1_n_3                                                                                       | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sel                                                                                                                       | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][31]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relay_RnM/U0/slv_reg_rden__0                                                                                                                                           | design_1_i/relay_RnM/U0/axi_awready_i_1_n_3                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relay_RnM/U0/USER_LOGIC_I/p_0_in[3]                                                                                                                                    |                                                                                                                                                                         |                1 |              4 |
|  design_1_i/ad_converter/ad_data_clock_out      | design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller                                                                                                                            | design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[12][11]_i_1_n_3                                                                                                      | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[5][31]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_3                                                                                                      | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][21]_i_1_n_3                                                                                       | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/axi_awready0                                                                                                                         | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][21]_i_1_n_3                                                                                       | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][13]_i_1_n_3                                                                                       | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/axi_arready0                                                                                                                         | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][5]_i_1_n_3                                                                                        | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_3                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/p_0_in[19]                                                                                                                           | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][5]_i_1_n_3                                                                                        | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[10][11]_i_1_n_3                                                                                                      | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/axi_awready0                                                                                                                                   | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                     | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_3                                                                                                 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/axi_awready0                                                                                                                                   | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/axi_arready0                                                                                                                                   | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/axi_arready0                                                                                                                         | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[0][11]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                   | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/axi_arready0                                                                                                                                           | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_arready0                                                                              | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_awready0                                                                              | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[13][12]_i_1_n_3                                                                                       | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[1][4]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                            | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                           | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[16][12]_i_1_n_3                                                                                       | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[12][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/axi_arready0                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/p_0_in                                                                                                          |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/register_emu_input/U0/axi_awready_i_1_n_3                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/relay_RnM/U0/axi_awready_i_1_n_3                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/axi_awready0                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[10][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/register_array_write[1][11]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/register_array_write[2][11]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[9][12]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/p_0_in[11]                                                                                                                      |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[8][12]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[31][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[14][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[10][12]_i_1_n_3                                                                                              | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_0                                                                                       | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[12][12]_i_1_n_3                                                                                              | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ct_30us[4]_i_1_n_3                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[11][12]_i_1_n_3                                                                                              | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[9][12]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[7][12]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/register_array_write[1][11]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[8][12]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[6][12]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[13][12]_i_1_n_3                                                                                              | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/register_array_write[2][11]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[8][12]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/p_0_in[11]                                                                                                                      |                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[16][12]_i_1_n_3                                                                                       | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_arready0                                                                              | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_awready0                                                                              | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/axi_arready0                                                                                                                                        | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/axi_awready0                                                                                                                                        | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[27][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[14][12]_i_1_n_3                                                                                       | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[30][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[31][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[13][12]_i_1_n_3                                                                                       | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[25][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[26][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[28][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[15][12]_i_1_n_3                                                                                       | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/axi_arready0                                                                                                                            | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/axi_awready0                                                                                                                            | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/rt_reg_1[0]                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qautomat_reg[1][0]                                                                                                  | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[12][12]_i_1_n_3                                                                                              | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[26][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[29][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[32][12]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_3                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[6][12]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[9][12]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[7][12]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/axi_arready0                                                                                                                                           | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/axi_awready0                                                                                                                                           | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[15][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[11][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[10][12]_i_1_n_3                                                                                              | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[25][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[11][12]_i_1_n_3                                                                                              | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[28][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[32][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[13][12]_i_1_n_3                                                                                              | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[30][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[13][12]_i_1_n_3                                                                                                      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[1][4]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[29][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[27][12]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/axi_awready0                                                                                                                            | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/axi_arready0                                                                                                                            | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[14][12]_i_1_n_3                                                                                       | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[15][12]_i_1_n_3                                                                                       | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                            | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[6][13]_i_1_n_3                                                                                     | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/axi_awready0                                                                                                                            | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_reg[0]                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ctq[5]_i_1_n_3                                                                                                            | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[5][13]_i_1_n_3                                                                                     | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/axi_arready0                                                                                                                            | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[6][13]_i_1_n_3                                                                                     | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[5][13]_i_1_n_3                                                                                     | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                       | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/axi_awready0                                                                                                                            | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_6[0]                                                                       | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                          | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/axi_arready0                                                                                                                            | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/data_filt/rq                                                                                                                   | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/E[0]                                                                                                                | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/watch/rq[6]_i_1__2_n_3                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[8][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][7]_i_1_n_3                                                               |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/synch_sampling_reg/U0/axi_awready_i_1_n_3                                                                                                        |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/synch_sampling_reg/U0/axi_awready_i_1_n_3                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][7]_i_1_n_3                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[12][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][7]_i_1_n_3                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][7]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][7]_i_1_n_3                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/axi_awready0                                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/p_0_in                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/axi_arready0                                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/p_0_in                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[4][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[0][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][7]_i_1_n_3                                                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][7]_i_1_n_3                                                               |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][7]_i_1_n_3                                                               |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][7]_i_1_n_3                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][7]_i_1_n_3                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[10][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][7]_i_1_n_3                                                               |                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/emu_dc_0/inst/emu_dc_struct/counter5/SINIT                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/tim_1us/usc100_reg_0                                                                                                           | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[7][7]_i_1_n_3                                                                                                | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                                | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                         | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[27][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[30][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[29][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[32][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[26][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][23]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[28][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[31][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][23]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][15]_i_1_n_3                                                                                       | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/register_array_write[25][7]_i_1_n_3                                                                                        | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[3][15]_i_1_n_3                                                                                       | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[3][23]_i_1_n_3                                                                                       | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_3                                                                                        | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/p_0_in[27]                                                                                                                | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/p_0_in[11]                                                                                                                | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/p_0_in[21]                                                                                                                | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/p_0_in[6]                                                                                                                 | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal020_out                                                                                                                       | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_i_1_n_3                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[10][15]_i_1_n_3                                                                                                   |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[14][15]_i_1_n_3                                                                                                   | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[4][7]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[0][7]_i_1_n_3                                                                                                     | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[4][15]_i_1_n_3                                                                                                    | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                     |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                     |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/p_0_in[7]                                                                                                                       |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/register_array_write[2][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/USER_LOGIC_I/register_array_write[1][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[16][7]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][15]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[15][7]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][23]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                         | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                         | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][23]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][23]_i_1_n_3                                                                                        | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                         | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][7]_i_1_n_3                                                                                         | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                      | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                      | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[10][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[28][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[31][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[15][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[29][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[32][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[26][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[14][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[30][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[27][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[25][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][23]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                         | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][23]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[16][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                        | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                                | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                               | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/register_array_write[7][7]_i_1_n_3                                                                                                | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][15]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][23]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][23]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][23]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][31]_i_1_n_3                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][31]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][23]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][31]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][15]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][31]_i_1_n_3                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][15]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[3][23]_i_1_n_3                                                                                       | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_3                                                                                        | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[3][15]_i_1_n_3                                                                                       | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/p_0_in[11]                                                                                                                | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/p_0_in[6]                                                                                                                 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/p_0_in[27]                                                                                                                | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/p_0_in[21]                                                                                                                | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write[12][15]_i_1_n_3                                                                                       | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/intsignal020_out                                                                                                                       | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/intsignal_i_1_n_3                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[4][7]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[14][15]_i_1_n_3                                                                                                   | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[10][15]_i_1_n_3                                                                                                   |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[0][7]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[4][15]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_3                                                                                                    | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                                     | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                     |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                     |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_3                                                                                                    |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/E[0]                                                                                                                      | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/delay_ct0                                                                                                                 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[15][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                        | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                        | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/register_array_write[2][7]_i_1_n_3                                                                                                   | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/register_array_write[2][15]_i_1_n_3                                                                                                  | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_3                                                                                                       | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_3                                                                                                       | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_3                                                                                                      | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_3                                                                                                       | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[1][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[3][23]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[0][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[11][7]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[1][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[2][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[2][23]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[0][23]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[12][7]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[2][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[3][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[0][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[1][23]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[5][31]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[7][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[7][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_3                                                                                                       | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_3                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[0][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[0][15]_i_1_n_3                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[10][31]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[0][31]_i_1_n_3                                                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[10][15]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[0][23]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[10][23]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[12][15]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][23]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][23]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][15]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][15]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[12][23]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][31]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[11][31]_i_1_n_3                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][23]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][23]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][15]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][15]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][31]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][31]_i_1_n_3                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[12][31]_i_1_n_3                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][15]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[13][15]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][31]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][31]_i_1_n_3                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][23]_i_2_n_3                                                                                             | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[14][23]_i_1_n_3                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][31]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[1][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][31]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[2][23]_i_1_n_3                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][15]_i_1_n_3                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][31]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[3][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[4][31]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[4][23]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[4][15]_i_1_n_3                                                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[5][31]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[6][31]_i_1_n_3                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][7]_i_1_n_3                                                                                         | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][15]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][15]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[8][31]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[8][15]_i_1_n_3                                                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[8][23]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][23]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][23]_i_1_n_3                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[7][31]_i_1_n_3                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][31]_i_2_n_3                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_array[9][31]_i_1_n_3                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][15]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][31]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/moving_integral_reg/U0/axi_awready_i_1_n_3                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][31]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][31]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[1][23]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_3                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][15]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/moving_integral_reg/U0/axi_awready_i_1_n_3                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[2][23]_i_1_n_3                                                              |                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/register_emu_out/U0/axi_awready_i_1_n_3                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[0][23]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/register_mux_out/U0/axi_awready_i_1_n_3                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][23]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][15]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array[3][31]_i_1_n_3                                                              |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/register_array_write[2][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/register_array_write[1][7]_i_1_n_3                                                                                              |                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[13][7]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/USER_LOGIC_I/p_0_in[7]                                                                                                                       |                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                      | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                      | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[15][7]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_3                                                                                               | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[16][7]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_3                                                                                         | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][23]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[6][23]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][15]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_3                                                                                         | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[7][23]_i_1_n_3                                                                                        | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_3                                                                                         | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/sel_cfg3                                                                                                             | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/CurrentRef/U0/axi_awready_i_1_n_3                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/delay_rg[7]_i_1_n_3                                                                                                       | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/CurrentRef/U0/axi_awready_i_1_n_3                                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop_reg[0]                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop_reg_0[0]                                                                                                       | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/testled/U0/gpio_core_1/Read_Reg_Rst                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/tim_1us/QQ[10]_i_1_n_3                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                    |                                                                                                                                                                         |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_3                  |                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                    |                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                        |                                                                                                                                                                         |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/CurrentRef/U0/slv_reg_rden                                                                                                                                 | design_1_i/converter_1/CurrentRef/U0/axi_awready_i_1_n_3                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Tripping/U0/slv_reg_rden                                                                                                                                   | design_1_i/converter_1/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/slv_reg_rden                                                                                                                                           | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Tripping/U0/slv_reg_rden                                                                                                                                   | design_1_i/converter_2/Tripping/U0/USER_LOGIC_I/p_0_in                                                                                                                  |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/register_emu_out/U0/slv_reg_rden                                                                                                                                       | design_1_i/register_emu_out/U0/axi_awready_i_1_n_3                                                                                                                      |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                              |                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/register_mux_out/U0/slv_reg_rden                                                                                                                                       | design_1_i/register_mux_out/U0/axi_awready_i_1_n_3                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/synch_sampling_reg/U0/slv_reg_rden                                                                                                                         | design_1_i/converter_1/synch_sampling_reg/U0/axi_awready_i_1_n_3                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/synch_sampling_reg/U0/slv_reg_rden                                                                                                                         | design_1_i/converter_2/synch_sampling_reg/U0/axi_awready_i_1_n_3                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/CurrentRef/U0/slv_reg_rden                                                                                                                                 | design_1_i/converter_2/CurrentRef/U0/axi_awready_i_1_n_3                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/register_emu_input/U0/slv_reg_rden__0                                                                                                                                  | design_1_i/register_emu_input/U0/axi_awready_i_1_n_3                                                                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Hysteresis_control/U0/slv_reg_rden                                                                                                                         | design_1_i/converter_1/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Hysteresis_control/U0/slv_reg_rden                                                                                                                         | design_1_i/converter_2/Hysteresis_control/U0/USER_LOGIC_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                           |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                               |                                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                  |                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/filtertellerarray[2][0]_i_1_n_3                                                                                                      | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/filtertellerarray[0][0]_i_1_n_3                                                                                                      | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[0].ref_reg_array[0][15]_i_1_n_3                                                                      | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/filtertellerarray[1][0]_i_1_n_3                                                                                                      | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/reg_v[count][15]                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[0].ref_reg_array[0][15]_i_1_n_3                                                                      | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                        | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                              |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0   | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/CE                                      | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct[19]_i_1_n_3                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/q_fb_typ_1_reg[0]                                                                                                   | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                         | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |               13 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                        |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                           |                                                                                                                                                                         |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                          |                                                                                                                                                                         |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/signal_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                       |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/moving_integral_reg/U0/slv_reg_rden                                                                                                                        | design_1_i/converter_1/moving_integral_reg/U0/axi_awready_i_1_n_3                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/moving_integral_reg/U0/slv_reg_rden                                                                                                                        | design_1_i/converter_2/moving_integral_reg/U0/axi_awready_i_1_n_3                                                                                                       |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/Moving_integral/U0/slv_reg_rden                                                                                                                            | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |               14 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/Moving_integral/U0/slv_reg_rden                                                                                                                            | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |               19 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                       | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/AD_filter_block/U0/slv_reg_rden                                                                                                                            | design_1_i/converter_2/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |               17 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/AD_filter_block/U0/slv_reg_rden                                                                                                                            | design_1_i/converter_1/AD_filter_block/U0/USER_LOGIC_I/reset                                                                                                            |               19 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/slv_reg_rden                                                                                                                                        | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/slv_reg_rden                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/baseteller[26]_i_1_n_3                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/baseteller[26]_i_1_n_3                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |               19 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/reset                                                                                                            |               17 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sende_flag_reg[0]                                                                                                         | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/E[0]                                                                                                                      | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/da_converter/U0/slv_reg_rden__0                                                                                                                                        | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |               19 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/rt_reg[0]                                                                                                           | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/driver_interface/U0/slv_reg_rden                                                                                                                           | design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_flanketid[31]_i_1_n_3                                                                                                             | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_flanketid                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[3]                                                                                                 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[1]                                                                                                 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/sel                                                                                                                | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[2]                                                                                                 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_rden__0                                                                           | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_fange_null                                                                                                                        | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_pos_null[31]_i_1_n_3                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[2].ref_reg_array[2][15]_i_3_n_3                                                                      | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_3                                                                                                          | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/driver_interface/U0/slv_reg_rden                                                                                                                           | design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_3                                                                                                    | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/inverter1/CE                                                                                     | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/CE                                                                                        | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/latency_pipe_5_26_reg[0][0]_0                                                             | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[4]                                                                                                 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[1]                                                                                                 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/slv_reg_rden                                                                                                              | design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_awready_i_1_n_3                                                                                             |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[0]                                                                                                 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[3]                                                                                                 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/latency_pipe_5_26_reg[0][0]                                                               | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[2]                                                                                                 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/sel                                                                                                                | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/switching_event_counter/U0/slv_reg_rden                                                                                                                    | design_1_i/converter_2/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_telle                                                                                                                             | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_flanketid                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/E[0]                                                                                                                 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[2].ref_reg_array[2][15]_i_3_n_3                                                                      | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/IMR/sel_im                                                                                                                | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/sel_cfg2                                                                                                             | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_rden__0                                                                           | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/p_0_in                                                                          |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/CE                                                                                        | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/sel_tst2                                                                                                                 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/PWRITE_i_reg_0[0]                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/slv_reg_rden                                                                                                                                      | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/sel                                                                                                                                  | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_flanketid                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/latency_pipe_5_26_reg[0][0]_0                                                             | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/latency_pipe_5_26_reg[0][0]                                                               | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/E[0]                                                                                                                     | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/slv_reg_rden                                                                                                              | design_1_i/emu_dc_0/inst/emu_dc_axi_lite_interface/inst/p_0_in                                                                                                          |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/slv_reg_rden                                                                                                                    | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[4]                                                                                                 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/flanke_reg_n_3_[0]                                                                                                 | design_1_i/converter_1/switching_event_counter/U0/USER_LOGIC_I/clear                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/inverter1/CE                                                                                     | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                    |                                                                                                                                                                         |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                    |                                                                                                                                                                         |               15 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                 |                                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                    |                                                                                                                                                                         |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                    |                                                                                                                                                                         |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                         |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                         |               14 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                           |                                                                                                                                                                         |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                         |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                         |               18 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                         |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                        |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                               |                                                                                                                                                                         |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                                         |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/LTF_reg_1[0]                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                                         |               16 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                        |                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                        |                                                                                                                                                                         |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/PWRITE_i_reg_1[0]                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               17 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r0                                                                                                                        | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |               43 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified1/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/op_mem_37_22_reg[0]                                        |                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified2/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/op_mem_37_22_reg[0]                                        |                                                                                                                                                                         |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified3/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/op_mem_37_22_reg[0]                                        |                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/da_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |               37 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_interface/U0/USER_LOGIC_I/pg_flanketid_reg[31]_i_1_n_3                                                                                                         | design_1_i/encoder_interface/U0/USER_LOGIC_I/reset_h                                                                                                                    |               25 |             96 |
|  design_1_i/ad_converter/ad_data_clock_out      | design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller1                                                                                                                           | design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h                                                                                                                      |               27 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_signal_array[7][12]_i_2_n_3                                                                                                       | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in                                                                                                                          |               29 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                              |               30 |            115 |
|  design_1_i/ad_converter/ad_data_clock_out      | design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in_0                                                                                                                                  |                                                                                                                                                                         |               37 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/rising_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/ce             |                                                                                                                                                                         |               22 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/rising_edge_detector/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/ce             |                                                                                                                                                                         |               31 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_2/pwm/U0/USER_LOGIC_I/intr                                                                                                                                   |                                                                                                                                                                         |               94 |            244 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   | design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29_reg                                                                                               |              126 |            286 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                |                                                                                                                                                                         |              118 |            297 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                                                                           |                                                                                                                                                                         |              125 |            384 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intr                                                                                                                                   |                                                                                                                                                                         |              154 |            491 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/emu_dc_0/inst/emu_dc_struct/relational3/en[0]                                                                                                                          |                                                                                                                                                                         |              157 |            514 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                   |                                                                                                                                                                         |              749 |           2326 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


