{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749238119",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XIX, 214 p)",
            "contributor": [
                "Devadas, Srinivas",
                "Newton, A. Richard"
            ],
            "creator": "Ghosh, Abhijit",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(doi)10.1007/978-1-4615-3646-8",
                "(ppn)749238119",
                "(isbn13)9781461536468",
                "(firstid)GBV:749238119"
            ],
            "publisher": "Springer",
            "subject": [
                "Engineering",
                "Electronic circuits.",
                "(classificationName=ddc)621.3815",
                "Computer aided design",
                "Electrical engineering.",
                "(classificationName=loc)TK7888.4",
                "Computer engineering",
                "Computer-aided engineering.",
                "(classificationName=linseach:mapping)elt",
                "Systems engineering",
                "(classificationName=linseach:mapping)inf"
            ],
            "title": "Sequential Logic Testing and Verification",
            "abstract": [
                "In order to design and build computers that achieve and sustain high performance, it is essential that reliability issues be considered care\u00ad fully. The problem has several aspects. Certainly, considering reliability implies that an engineer must be able to analyze how design decisions affect the incidence of failure. For instance, in order design reliable inte\u00ad gritted circuits, it is necessary to analyze how decisions regarding design rules affect the yield, i.e., the percentage of functional chips obtained by the manufacturing process. Of equal importance in producing reliable computers is the detection of failures in its Very Large Scale Integrated (VLSI) circuit components, caused by errors in the design specification, implementation, or manufacturing processes. Design verification involves the checking of the specification of a design for correctness prior to carrying out an implementation. Implementation verification ensures that the manual design or automatic synthesis process is correct, i.e., the mask-level description correctly implements the specification. Manufacture test involves the checking of the complex fabrication process for correctness, i.e., ensuring that there are no manufacturing defects in the integrated circuit. It should be noted that all the above verification mechanisms deal not only with verifying the functionality of the integrated circuit but also its performance.",
                "List of Figures -- List of Tables -- Preface -- Acknowledgements -- 1 Introduction -- 1.1 IC Design Systems -- 1.2 Implementation Verification -- 1.3 Testing -- 1.4 Synthesis For Testability -- 1.5 Outline -- 2 Sequential Test Generation -- 2.1 Preliminaries -- 2.2 Methods for Sequential Test Generation -- 2.3 Test Generation Strategy -- 2.4 Cover Extraction and Combinational ATG -- 2.5 Justification -- 2.6 Initialization of Circuits -- 2.7 State Differentiation -- 2.8 Identification of Redundant Faults -- 2.9 Test Generation Results Using STEED -- 2.10 Conclusions -- 3 Test Generation Using RTL Descriptions -- 3.1 Preliminaries -- 3.2 Previous Work -- 3.3 Global Strategy for Test Generation -- 3.4 State Justification -- 3.5 Indexed Backtracking -- 3.6 Conflict Resolution -- 3.6.1 Assembling the equations -- 3.7 State Differentiation -- 3.8 Test Generation Results Using ELEKTRA -- 3.9 Conclusions -- 4 Sequential Synthesis for Testability -- 4.1 Preliminaries -- 4.2 Previous Work -- 4.3 Theoretical Results -- 4.4 The Synthesis and Test Strategy -- 4.5 Detection of Invalid States -- 4.6 Detection of Equivalent States -- 4.7 Experimental Results -- 4.8 Conclusions -- 5 Verification of Sequential Circuits -- 5.1 Preliminaries -- 5.2 Previous Work -- 5.3 Implicit STG Traversal -- 5.4 Implicit STG Enumeration -- 5.5 Experimental Results -- 5.6 Conclusions -- 6 Symbolic FSM Traversal Methods -- 6.1 Preliminaries -- 6.2 Traversal by Recursive Range Computation -- 6.3 Traversal based on Transition Relations -- 6.4 Depth-First Geometric Chaining -- 6.5 A Mixed Traversal Algorithm -- 6.6 Implementation of Algorithm -- 6.7 Experimental Results -- 6.8 Conclusions -- 7 Conclusions -- 7.1 Test Generation -- 7.2 Synthesis for Testability -- 7.3 Verification -- 7.4 Directions for Future Work."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-BAE"
            ],
            "issued": "1992",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "163",
            "isLike": "doi:10.1007/978-1-4615-3646-8",
            "P30128": "The Springer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "title": "http://purl.org/dc/elements/1.1/title",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "description": "http://purl.org/dc/elements/1.1/description",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "abstract": "http://purl.org/dc/terms/abstract",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "issued": "http://purl.org/dc/terms/issued",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "license": "http://purl.org/dc/terms/license",
        "volume": "http://purl.org/ontology/bibo/volume",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}