[*]
[*] GTKWave Analyzer v3.3.114 (w)1999-2023 BSI
[*] Fri Jun 23 18:36:10 2023
[*]
[dumpfile] "/home/luke/proj/riscboy/test/system_cxxrtl/waves.vcd"
[dumpfile_mtime] "Fri Jun 23 18:34:54 2023"
[dumpfile_size] 3340418976
[savefile] "/home/luke/proj/riscboy/test/system_cxxrtl/waves.gtkw"
[timestart] 14930
[size] 2560 1600
[pos] -1 -1
*-11.400000 17470 1491 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] hazard5_cpu_u.
[treeopen] hazard5_cpu_u.core.
[sst_width] 278
[signals_width] 265
[sst_expanded] 1
[sst_vpaned_height] 505
@200
-Proc AHB
@22
hazard5_cpu_u.ahblm_haddr[31:0]
@28
hazard5_cpu_u.ahblm_htrans[1:0]
hazard5_cpu_u.ahblm_hwrite
hazard5_cpu_u.ahblm_hready
@22
hazard5_cpu_u.ahblm_hwdata[31:0]
hazard5_cpu_u.ahblm_hrdata[31:0]
@200
-
-APB
@28
lcd_apbs_psel
ppu_apbs_psel
tbio_psel
@200
-
@22
bridge_paddr[15:0]
@28
bridge_pwrite
bridge_penable
@22
bridge_pwdata[31:0]
bridge_prdata[31:0]
@200
-
-Core Internals
@22
hazard5_cpu_u.core.d_pc[31:0]
hazard5_cpu_u.core.fd_cir[31:0]
@28
hazard5_cpu_u.core.fd_cir_vld[1:0]
@200
-
@28
hazard5_cpu_u.core.x_memop_vld
@22
hazard5_cpu_u.core.dx_rdata1[31:0]
hazard5_cpu_u.core.d_rs1[4:0]
hazard5_cpu_u.core.inst_regfile_1w2r.raddr1[4:0]
@200
-
@22
hazard5_cpu_u.core.dx_pc[31:0]
hazard5_cpu_u.core.dx_rs1[4:0]
hazard5_cpu_u.core.dx_rs2[4:0]
hazard5_cpu_u.core.x_op_a[31:0]
hazard5_cpu_u.core.x_op_b[31:0]
@200
-
@22
hazard5_cpu_u.core.dx_rd[4:0]
hazard5_cpu_u.core.x_alu_result[31:0]
@200
-
-Registers
@22
+{ra} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[1][31:0]
+{sp} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[2][31:0]
@200
-
@22
+{s0} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[8][31:0]
+{s1} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[9][31:0]
@200
-
@22
+{a0} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[10][31:0]
+{a1} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[11][31:0]
+{a2} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[12][31:0]
+{a3} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[13][31:0]
+{a4} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[14][31:0]
+{a5} hazard5_cpu_u.core.inst_regfile_1w2r.\real_dualport_noreset.mem[15][31:0]
[pattern_trace] 1
[pattern_trace] 0
