#include "types.h"
#include "param.h"
#include "memlayout.h"
#include "arch/riscv.h"
#include "defs.h"
#include "net/socket.h"

void test_start();

void timerinit();

// entry.S needs one stack per CPU.
__attribute__ ((aligned (16))) char stack0[4096 * NCPU];

// scratch area for timer interrupt, one per CPU.
uint64_t mscratch0[NCPU * 32];

// assembly code in kernelvec.S for machine-mode timer interrupt.
extern void timervec();

volatile static int started = 0;

// start() jumps here in supervisor mode on all CPUs.
void
test()
{
	if(cpuid() == 0){
		consoleinit();
		printfinit();
		printf("\n");
		printf("xv6 kernel test is booting\n");
		printf("\n");
		kinit();         // physical page allocator
		kvminit();       // create kernel page table
		kvminithart();   // turn on paging
		bd_init();       // initialize Buddy Allocator 
		procinit();      // process table
		trapinit();      // trap vectors
		trapinithart();  // install kernel trap vector
		plicinit();      // set up interrupt controller
		plicinithart();  // ask PLIC for device interrupts
		binit();         // buffer cache
		iinit();         // inode cache
		fileinit();      // file table
		virtio_disk_init(); // emulated hard disk
		pci_init();
		arpinit();
		tcpinit();
		socket_init();
		userinit();      // first user process
		__sync_synchronize();
		started = 1;
	} else {
		while(started == 0)
			;
		__sync_synchronize();
		printf("hart %d starting\n", cpuid());
		kvminithart();    // turn on paging
		trapinithart();   // install kernel trap vector
		plicinithart();   // ask PLIC for device interrupts
	}

	test_start();
	scheduler();
}

// entry.S jumps here in machine mode on stack0.
void
start()
{
	// set M Previous Privilege mode to Supervisor, for mret.
	unsigned long x = r_mstatus();
	x &= ~MSTATUS_MPP_MASK;
	x |= MSTATUS_MPP_S;
	w_mstatus(x);

	// set M Exception Program Counter to main, for mret.
	// requires gcc -mcmodel=medany
	w_mepc((uint64_t)test);

	// disable paging for now.
	w_satp(0);

	// delegate all interrupts and exceptions to supervisor mode.
	w_medeleg(0xffff);
	w_mideleg(0xffff);

	// ask for clock interrupts.
	timerinit();

	// keep each CPU's hartid in its tp register, for cpuid().
	int id = r_mhartid();
	w_tp(id);

	// switch to supervisor mode and jump to main().
	asm volatile("mret");
}

// set up to receive timer interrupts in machine mode,
// which arrive at timervec in kernelvec.S,
// which turns them into software interrupts for
// devintr() in trap.c.
void
timerinit()
{
	// each CPU has a separate source of timer interrupts.
	int id = r_mhartid();

	// ask the CLINT for a timer interrupt.
	int interval = 1000000; // cycles; about 1/10th second in qemu.
	*(uint64_t*)CLINT_MTIMECMP(id) = *(uint64_t*)CLINT_MTIME + interval;

	// prepare information in scratch[] for timervec.
	// scratch[0..3] : space for timervec to save registers.
	// scratch[4] : address of CLINT MTIMECMP register.
	// scratch[5] : desired interval (in cycles) between timer interrupts.
	uint64_t *scratch = &mscratch0[32 * id];
	scratch[4] = CLINT_MTIMECMP(id);
	scratch[5] = interval;
	w_mscratch((uint64_t)scratch);

	// set the machine-mode trap handler.
	w_mtvec((uint64_t)timervec);

	// enable machine-mode interrupts.
	w_mstatus(r_mstatus() | MSTATUS_MIE);

	// enable machine-mode timer interrupts.
	w_mie(r_mie() | MIE_MTIE);
}
