

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_VITIS_LOOP_198_5'
================================================================
* Date:           Sun Feb  5 16:59:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  4.490 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_5  |        ?|        ?|        11|         10|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   10423|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     243|    -|
|Register             |        -|     -|      378|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      378|   10666|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln198_fu_215_p2    |         +|   0|  0|   39|          32|           1|
    |add_ln202_1_fu_399_p2  |         +|   0|  0|   23|          16|          15|
    |add_ln202_2_fu_372_p2  |         +|   0|  0|   12|           5|           4|
    |add_ln202_fu_266_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln203_1_fu_541_p2  |         +|   0|  0|   23|          16|          15|
    |add_ln203_2_fu_331_p2  |         +|   0|  0|   12|           5|           4|
    |add_ln203_fu_441_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln204_1_fu_583_p2  |         +|   0|  0|   23|          16|          15|
    |add_ln204_2_fu_617_p2  |         +|   0|  0|   12|           5|           5|
    |add_ln204_fu_461_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln206_1_fu_756_p2  |         +|   0|  0|   23|          16|          16|
    |add_ln206_fu_677_p2    |         +|   0|  0|   23|          16|          14|
    |add_ln207_1_fu_799_p2  |         +|   0|  0|   23|          16|          16|
    |add_ln207_2_fu_819_p2  |         +|   0|  0|   12|           5|           5|
    |add_ln207_fu_698_p2    |         +|   0|  0|   23|          16|          14|
    |j_fu_361_p2            |         +|   0|  0|   39|          32|           1|
    |sub_ln202_1_fu_311_p2  |         -|   0|  0|   23|          16|          16|
    |sub_ln202_fu_256_p2    |         -|   0|  0|   23|          16|          16|
    |ap_condition_380       |       and|   0|  0|    2|           1|           1|
    |ap_condition_865       |       and|   0|  0|    2|           1|           1|
    |ap_condition_870       |       and|   0|  0|    2|           1|           1|
    |ap_condition_875       |       and|   0|  0|    2|           1|           1|
    |ap_condition_880       |       and|   0|  0|    2|           1|           1|
    |icmp_ln198_fu_209_p2   |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln202_fu_389_p2   |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln203_fu_531_p2   |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln204_fu_634_p2   |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln206_fu_739_p2   |      lshr|   0|  0|  950|         256|         256|
    |lshr_ln207_fu_836_p2   |      lshr|   0|  0|  950|         256|         256|
    |or_ln206_fu_498_p2     |        or|   0|  0|    5|           5|           4|
    |shl_ln202_1_fu_419_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln202_fu_325_p2    |       shl|   0|  0|   92|           8|          32|
    |shl_ln203_1_fu_561_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln203_fu_341_p2    |       shl|   0|  0|   92|           8|          32|
    |shl_ln204_1_fu_659_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln204_fu_485_p2    |       shl|   0|  0|   92|           8|          32|
    |shl_ln206_3_fu_777_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln206_fu_508_p2    |       shl|   0|  0|   92|           8|          32|
    |shl_ln207_1_fu_861_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln207_fu_611_p2    |       shl|   0|  0|   92|           8|          32|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |xor_ln203_fu_514_p2    |       xor|   0|  0|    6|           5|           6|
    |xor_ln204_fu_476_p2    |       xor|   0|  0|    6|           5|           6|
    |xor_ln206_fu_721_p2    |       xor|   0|  0|    6|           5|           6|
    |xor_ln207_fu_602_p2    |       xor|   0|  0|    6|           5|           6|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|10423|        2939|        2962|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   32|         64|
    |em_address0                  |  59|         11|   11|        121|
    |em_d0                        |  31|          6|  256|       1536|
    |em_we0                       |  31|          6|   32|        192|
    |i_199_fu_82                  |   9|          2|   32|         64|
    |j_162_fu_86                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 243|         48|  400|       2060|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln203_2_reg_948          |   2|   0|    5|          3|
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |best_mask_load_reg_908       |   1|   0|    1|          0|
    |i_199_fu_82                  |  32|   0|   32|          0|
    |i_reg_891                    |  32|   0|   32|          0|
    |icmp_ln198_reg_899           |   1|   0|    1|          0|
    |j_162_fu_86                  |  32|   0|   32|          0|
    |lshr_ln14_reg_983            |  11|   0|   11|          0|
    |lshr_ln16_reg_1038           |  11|   0|   11|          0|
    |lshr_ln204_2_reg_1013        |  11|   0|   11|          0|
    |lshr_ln207_2_reg_1048        |  11|   0|   11|          0|
    |or_ln206_reg_1003            |   1|   0|    5|          4|
    |shl_ln202_reg_943            |  32|   0|   32|          0|
    |shl_ln203_reg_953            |  32|   0|   32|          0|
    |shl_ln204_reg_993            |  32|   0|   32|          0|
    |shl_ln206_reg_1008           |  24|   0|   32|          8|
    |shl_ln207_reg_1028           |  32|   0|   32|          0|
    |sub_ln202_1_reg_930          |  13|   0|   16|          3|
    |sub_ln202_reg_912            |  13|   0|   16|          3|
    |trunc_ln202_2_reg_918        |   2|   0|    5|          3|
    |trunc_ln202_6_reg_937        |   2|   0|    5|          3|
    |trunc_ln206_1_reg_958        |  12|   0|   12|          0|
    |trunc_ln206_2_reg_1043       |   1|   0|    5|          4|
    |trunc_ln206_3_reg_963        |   1|   0|    1|          0|
    |trunc_ln206_5_reg_968        |  12|   0|   12|          0|
    |trunc_ln206_6_reg_973        |   1|   0|    1|          0|
    |trunc_ln_reg_998             |   1|   0|    5|          4|
    |xor_ln204_reg_988            |   5|   0|    5|          0|
    |xor_ln207_reg_1023           |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 378|   0|  413|         35|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_198_5|  return value|
|count               |   in|   32|     ap_none|                                 count|        scalar|
|best_mask_address0  |  out|    9|   ap_memory|                             best_mask|         array|
|best_mask_ce0       |  out|    1|   ap_memory|                             best_mask|         array|
|best_mask_q0        |   in|    1|   ap_memory|                             best_mask|         array|
|em_address0         |  out|   11|   ap_memory|                                    em|         array|
|em_ce0              |  out|    1|   ap_memory|                                    em|         array|
|em_we0              |  out|   32|   ap_memory|                                    em|         array|
|em_d0               |  out|  256|   ap_memory|                                    em|         array|
|em_q0               |   in|  256|   ap_memory|                                    em|         array|
|j_171_out           |  out|   32|      ap_vld|                             j_171_out|       pointer|
|j_171_out_ap_vld    |  out|    1|      ap_vld|                             j_171_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

