0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0018: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x08
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x002d: mov_imm:
	regs[5] = 0x92f86bef, opcode= 0x0b
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x004e: mov_imm:
	regs[5] = 0x45ef37fd, opcode= 0x0b
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x08
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x006c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x006f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x08
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0093: mov_imm:
	regs[5] = 0xaad20380, opcode= 0x0b
0x009a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x009f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00c0: mov_imm:
	regs[5] = 0x60b4361, opcode= 0x0b
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x00e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00ea: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x00f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x00f3: mov_imm:
	regs[5] = 0xab0d0e1b, opcode= 0x0b
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0102: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x08
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0117: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x011a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x011d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0120: mov_imm:
	regs[5] = 0xdcced6db, opcode= 0x0b
0x0126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x012f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0132: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0138: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0144: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0147: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x014a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x014d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0150: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x08
0x015c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x015f: mov_imm:
	regs[5] = 0x7cb84769, opcode= 0x0b
0x0165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0168: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x016b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x016e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x08
0x017a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x017d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0183: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0186: mov_imm:
	regs[5] = 0xbd73e38c, opcode= 0x0b
0x018c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x018f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0192: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x08
0x019e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x01a4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x01b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x01b6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x01bc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x01bf: mov_imm:
	regs[5] = 0x671ccdbb, opcode= 0x0b
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01d4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x01d7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x01dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x01e3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x01e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01ec: mov_imm:
	regs[5] = 0x9cc135ef, opcode= 0x0b
0x01f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x01f5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01f8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x01fe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x08
0x020a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0213: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x021f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0222: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0225: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0228: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x022b: mov_imm:
	regs[5] = 0x286e7083, opcode= 0x0b
0x0231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0234: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0237: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x023a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x023d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0249: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x024c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x024f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0252: mov_imm:
	regs[5] = 0xa947bb9b, opcode= 0x0b
0x0258: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x025b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x025e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0264: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0270: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0273: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0276: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0279: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x027c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0288: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x028b: mov_imm:
	regs[5] = 0xef564cc, opcode= 0x0b
0x0291: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0294: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0297: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x029a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x029d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02a9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x02af: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02b2: mov_imm:
	regs[5] = 0xc955c434, opcode= 0x0b
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x02c1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x02c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x02ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x02d0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02d9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x02dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02e2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x02e8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02f1: mov_imm:
	regs[5] = 0xbe3e6258, opcode= 0x0b
0x02f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0303: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0315: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x031e: mov_imm:
	regs[5] = 0x7555c3f6, opcode= 0x0b
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x08
0x032d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0342: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0357: mov_imm:
	regs[5] = 0x77696a6a, opcode= 0x0b
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0366: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x036f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0372: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x08
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x037e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0384: mov_imm:
	regs[5] = 0xac17d29c, opcode= 0x0b
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x03ae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x03b1: mov_imm:
	regs[5] = 0xfd27ff56, opcode= 0x0b
0x03b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x03ba: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03bd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03d8: mov_imm:
	regs[5] = 0x78d7ff31, opcode= 0x0b
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0411: mov_imm:
	regs[5] = 0x47c83940, opcode= 0x0b
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x08
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x043e: mov_imm:
	regs[5] = 0xd381b137, opcode= 0x0b
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x045f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0468: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x046e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0471: mov_imm:
	regs[5] = 0x28bb8147, opcode= 0x0b
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x048f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x049b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04a4: mov_imm:
	regs[5] = 0x850ccb4d, opcode= 0x0b
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04f5: mov_imm:
	regs[5] = 0x1a8a5dbd, opcode= 0x0b
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0516: mov_imm:
	regs[5] = 0xf2b46845, opcode= 0x0b
0x051c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x051f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0546: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x054c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x054f: mov_imm:
	regs[5] = 0x19b44883, opcode= 0x0b
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x08
0x057c: mov_imm:
	regs[5] = 0xf37f7edd, opcode= 0x0b
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0594: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05c1: mov_imm:
	regs[5] = 0xffa9051e, opcode= 0x0b
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x05ee: mov_imm:
	regs[5] = 0xc374bf0d, opcode= 0x0b
0x05f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x05f7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0618: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x061b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x061e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0624: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0627: mov_imm:
	regs[5] = 0x3b4106db, opcode= 0x0b
0x062d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0630: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0633: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0636: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x063c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x063f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x064e: mov_imm:
	regs[5] = 0x8a812a1b, opcode= 0x0b
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0657: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x065a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0660: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0666: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x066f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0678: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x067b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x067e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0681: mov_imm:
	regs[5] = 0xe5787c97, opcode= 0x0b
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x06b1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x06b4: mov_imm:
	regs[5] = 0x637f60ca, opcode= 0x0b
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x06bd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x06c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06de: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06ed: mov_imm:
	regs[5] = 0xd858a908, opcode= 0x0b
0x06f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x06f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x06fc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x070b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x08
0x071a: mov_imm:
	regs[5] = 0x41ad4643, opcode= 0x0b
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0726: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0741: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x074a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0759: mov_imm:
	regs[5] = 0xe6ef3765, opcode= 0x0b
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0765: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x08
0x076e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0771: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x08
0x077d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0798: mov_imm:
	regs[5] = 0x9c124fed, opcode= 0x0b
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x07b0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07dd: mov_imm:
	regs[5] = 0x476dfc10, opcode= 0x0b
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0804: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x080a: mov_imm:
	regs[5] = 0xacf472b8, opcode= 0x0b
0x0810: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0813: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0816: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x081c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0822: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0825: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0828: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x082b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x082e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0831: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0834: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0837: mov_imm:
	regs[5] = 0xb123cc5b, opcode= 0x0b
0x083d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0855: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0858: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x085b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x085e: mov_imm:
	regs[5] = 0x1b823fba, opcode= 0x0b
0x0864: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0867: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0870: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0876: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x08
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0897: mov_imm:
	regs[5] = 0x593f2d21, opcode= 0x0b
0x089d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x08a0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x08a3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x08a6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x08a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08af: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x08b5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08b8: mov_imm:
	regs[5] = 0x6195f79, opcode= 0x0b
0x08be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x08c1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x08c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x08ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x08d0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x08d3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08e8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x08ee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08f7: mov_imm:
	regs[5] = 0x9bdaae90, opcode= 0x0b
0x08fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0903: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0906: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0915: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x08
0x091e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0921: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x08
0x092a: mov_imm:
	regs[5] = 0xbba7c9f6, opcode= 0x0b
0x0930: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0933: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0936: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x093c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0942: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x08
0x094b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x094e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0951: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0954: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x095d: mov_imm:
	regs[5] = 0x92b48fa0, opcode= 0x0b
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0969: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0972: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0975: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x08
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0987: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x098a: mov_imm:
	regs[5] = 0xd094173d, opcode= 0x0b
0x0990: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0993: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0996: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x099c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x09ab: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x09ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09c3: mov_imm:
	regs[5] = 0x211b516d, opcode= 0x0b
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x09d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x09d5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x09d8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a02: mov_imm:
	regs[5] = 0xf1694977, opcode= 0x0b
0x0a08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a0b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a0e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a14: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a23: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a35: mov_imm:
	regs[5] = 0xdde5534, opcode= 0x0b
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a44: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a47: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a4a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a5f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a74: mov_imm:
	regs[5] = 0x83b750eb, opcode= 0x0b
0x0a7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a80: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a86: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a9b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0aaa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0aad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0ab0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ab9: mov_imm:
	regs[5] = 0xa39f1d75, opcode= 0x0b
0x0abf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0ac2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ac5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0ac8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0acb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ad7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0aec: mov_imm:
	regs[5] = 0x1161cb06, opcode= 0x0b
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0af5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b04: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b0a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b0d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b2e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b37: mov_imm:
	regs[5] = 0x1fc12f6e, opcode= 0x0b
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b6a: mov_imm:
	regs[5] = 0x3f68eab0, opcode= 0x0b
0x0b70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b79: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b7c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b82: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b88: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b8b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b9a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0ba0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ba3: mov_imm:
	regs[5] = 0xeaa07700, opcode= 0x0b
0x0ba9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0bac: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bb5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0bb8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0bbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bcd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0bd3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bdc: mov_imm:
	regs[5] = 0x2be7bc1e, opcode= 0x0b
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0be5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0be8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0bee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0bf4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0bf7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0bfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c00: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c0f: mov_imm:
	regs[5] = 0x1b817b3a, opcode= 0x0b
0x0c15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c1e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c27: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c30: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c39: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c45: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c48: mov_imm:
	regs[5] = 0xa8946385, opcode= 0x0b
0x0c4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c60: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c66: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c69: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c78: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c84: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c87: mov_imm:
	regs[5] = 0x6c6d70d2, opcode= 0x0b
0x0c8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0c90: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c99: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c9c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ca2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ca5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0cb1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0cb4: mov_imm:
	regs[5] = 0x501e0a57, opcode= 0x0b
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0cc3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ccc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0cd2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0cd8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0cdb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0cde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ce7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0cf6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0cf9: mov_imm:
	regs[5] = 0xcc54afe, opcode= 0x0b
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d08: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d0b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d14: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d38: mov_imm:
	regs[5] = 0x977be124, opcode= 0x0b
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d44: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d4a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d56: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0d59: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d62: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d68: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d71: mov_imm:
	regs[5] = 0x5314dd93, opcode= 0x0b
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d80: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d8f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0d95: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d9e: mov_imm:
	regs[5] = 0x84e92400, opcode= 0x0b
0x0da4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0da7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0db0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dbc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0dc2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0dc5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0dd4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ddd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0de0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0de3: mov_imm:
	regs[5] = 0x178eaa1b, opcode= 0x0b
0x0de9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0df2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0df5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dfe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e13: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e1f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e22: mov_imm:
	regs[5] = 0x117f5e30, opcode= 0x0b
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e34: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e3a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e40: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0e43: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0e46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e58: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e61: mov_imm:
	regs[5] = 0x8a1c1fb8, opcode= 0x0b
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e76: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e7f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0e8b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e8e: mov_imm:
	regs[5] = 0x6a9bf3f8, opcode= 0x0b
0x0e94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0e97: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e9a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ea0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0ea6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0ea9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ebb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ec7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ecd: mov_imm:
	regs[5] = 0xf4d16485, opcode= 0x0b
0x0ed3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0ed6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ed9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ee2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ee5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ef1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0efd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f00: mov_imm:
	regs[5] = 0x2d3a718e, opcode= 0x0b
0x0f06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f09: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f0c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f12: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f18: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f21: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f2a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0f30: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f33: mov_imm:
	regs[5] = 0xdae575d8, opcode= 0x0b
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f42: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f45: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0f48: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f5d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f6c: mov_imm:
	regs[5] = 0x282ef565, opcode= 0x0b
0x0f72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0f75: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f7e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f84: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f8a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f8d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0fa2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0fa5: mov_imm:
	regs[5] = 0x555894b8, opcode= 0x0b
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0fbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fc1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0fc9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fd5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0fd8: mov_imm:
	regs[5] = 0x8d5a6aed, opcode= 0x0b
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fe4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x0fe7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0fff: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x100e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1011: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x08
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x101d: mov_imm:
	regs[5] = 0x9f02dfc5, opcode= 0x0b
0x1023: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x08
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1032: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x103e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1041: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1044: mov_imm:
	regs[5] = 0xe193a49b, opcode= 0x0b
0x104a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x104d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x08
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1062: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x08
0x106b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x106e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1074: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x08
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1083: mov_imm:
	regs[5] = 0xa943c069, opcode= 0x0b
0x1089: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1098: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x109b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x109e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10a1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x10ad: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10b0: mov_imm:
	regs[5] = 0x59bfaa33, opcode= 0x0b
0x10b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10bf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x10c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x10c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x10ce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x10e6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x10e9: mov_imm:
	regs[5] = 0x5993fc9d, opcode= 0x0b
0x10ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10f8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10fb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1101: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1104: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x08
0x110d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1116: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1119: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x111c: mov_imm:
	regs[5] = 0xa25bb0e6, opcode= 0x0b
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x112e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x08
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1140: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1143: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1146: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1149: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x114c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x08
0x115e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1167: mov_imm:
	regs[5] = 0x3c831ad6, opcode= 0x0b
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1170: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1173: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1176: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1179: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1188: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1194: mov_imm:
	regs[5] = 0xf288275d, opcode= 0x0b
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x11b2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x11be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11c4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x11cd: mov_imm:
	regs[5] = 0xce8127e4, opcode= 0x0b
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x11d9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x11dc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x11df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x11f4: mov_imm:
	regs[5] = 0x24c6e423, opcode= 0x0b
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1212: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1215: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1218: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1221: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1224: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1227: mov_imm:
	regs[5] = 0x2145f4ef, opcode= 0x0b
0x122d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x123c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1242: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x124b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x124e: mov_imm:
	regs[5] = 0x716c7bee, opcode= 0x0b
0x1254: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1257: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x125a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1272: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1275: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x08
0x127e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1287: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1290: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1293: mov_imm:
	regs[5] = 0xa9802218, opcode= 0x0b
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x129f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x12ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x12c3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12d2: mov_imm:
	regs[5] = 0x11ab981a, opcode= 0x0b
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12e7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x12ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x12f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x12f6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x12f9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x12fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1308: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x130b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1314: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1318: jmp_imm:
	pc += 0x1, opcode= 0x08
0x131d: mov_imm:
	regs[5] = 0x370fbcb7, opcode= 0x0b
0x1323: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1329: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x132c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x132f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1332: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1335: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1338: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x133b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x133e: mov_imm:
	regs[5] = 0x986a7f8b, opcode= 0x0b
0x1344: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1347: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x134a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1350: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1356: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1359: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1362: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1365: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1368: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x136b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x136e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1371: mov_imm:
	regs[5] = 0x54bee942, opcode= 0x0b
0x1377: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x137a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x137d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1380: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1383: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x08
0x138c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1395: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1398: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x139b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x139e: mov_imm:
	regs[5] = 0xf542e245, opcode= 0x0b
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x13ad: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x13c2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13cb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x13ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13d4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x13e0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x13e3: mov_imm:
	regs[5] = 0xcacc9bcd, opcode= 0x0b
0x13e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x13ec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13ef: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x13f2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x13f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1401: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1404: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1407: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x140a: mov_imm:
	regs[5] = 0x3f20f87c, opcode= 0x0b
0x1410: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1419: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x141c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1422: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x08
0x142e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1431: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1434: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x08
0x143d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1440: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1449: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x144c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x144f: mov_imm:
	regs[5] = 0xd406550a, opcode= 0x0b
0x1455: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1458: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1461: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1464: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x146d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1470: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1473: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x08
0x147c: mov_imm:
	regs[5] = 0xf53fbc03, opcode= 0x0b
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x08
0x149a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x149d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x14a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14a6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x14ac: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x14af: mov_imm:
	regs[5] = 0xbf6d7850, opcode= 0x0b
0x14b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x14b8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14c1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x14c4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x14c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x14d3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14dc: mov_imm:
	regs[5] = 0x3edf6e68, opcode= 0x0b
0x14e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x14e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x14f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x14fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1506: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x150f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x151e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1521: mov_imm:
	regs[5] = 0x3ff40682, opcode= 0x0b
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x08
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x154e: mov_imm:
	regs[5] = 0xf6afea88, opcode= 0x0b
0x1554: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1557: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1566: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x156c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1572: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1575: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1578: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x157b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x157e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1581: mov_imm:
	regs[5] = 0xbd84d252, opcode= 0x0b
0x1587: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x158a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x158d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1590: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1599: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x159c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x159f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15a2: mov_imm:
	regs[5] = 0xad0c66d, opcode= 0x0b
0x15a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x15ab: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x15ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15d5: mov_imm:
	regs[5] = 0xa5f20eaf, opcode= 0x0b
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x15e4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x15e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15ed: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x15f3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15f6: mov_imm:
	regs[5] = 0xca9fc8c0, opcode= 0x0b
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x08
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x08
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1635: mov_imm:
	regs[5] = 0xd1c883e0, opcode= 0x0b
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1644: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1647: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1650: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1653: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1656: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1665: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1668: mov_imm:
	regs[5] = 0xb248d677, opcode= 0x0b
0x166e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1671: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1674: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1680: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1686: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1689: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1692: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1695: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x08
0x169e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b3: mov_imm:
	regs[5] = 0x9728309d, opcode= 0x0b
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x16bc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16bf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x16c2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x16c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16cb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16d4: mov_imm:
	regs[5] = 0xab5b11b1, opcode= 0x0b
0x16da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x16dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x16fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1701: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1704: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x08
0x170d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1716: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1719: mov_imm:
	regs[5] = 0xe0c0a361, opcode= 0x0b
0x171f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1722: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x08
0x172e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1731: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x08
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1740: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x174c: mov_imm:
	regs[5] = 0xb9eed85d, opcode= 0x0b
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x08
0x175b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1764: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1797: mov_imm:
	regs[5] = 0x302e7786, opcode= 0x0b
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17ca: mov_imm:
	regs[5] = 0xe1bbbeec, opcode= 0x0b
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x17d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1809: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x180c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1812: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1815: mov_imm:
	regs[5] = 0xf084c7c2, opcode= 0x0b
0x181b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1824: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1827: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x182a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x08
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x183f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x184e: mov_imm:
	regs[5] = 0xc7fc1a38, opcode= 0x0b
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x08
0x185a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x185d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x186c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1872: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1875: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1878: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x187b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x187e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1881: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x08
0x188a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x188d: mov_imm:
	regs[5] = 0x3ef5b20c, opcode= 0x0b
0x1893: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1896: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1899: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x189c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x18c0: mov_imm:
	regs[5] = 0x98f9ba6a, opcode= 0x0b
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1906: jmp_imm:
	pc += 0x1, opcode= 0x08
0x190b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x190e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1911: mov_imm:
	regs[5] = 0x5b5266eb, opcode= 0x0b
0x1917: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x191a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1926: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1929: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x192c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x192f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1938: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x193b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x193e: mov_imm:
	regs[5] = 0x3f0194a6, opcode= 0x0b
0x1944: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1947: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1950: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x08
0x195c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1974: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1977: mov_imm:
	regs[5] = 0x5e264fd9, opcode= 0x0b
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1989: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1995: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1998: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x199c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19aa: mov_imm:
	regs[5] = 0x4e9661ec, opcode= 0x0b
0x19b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19d4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x19d7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19e6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x19ec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19f5: mov_imm:
	regs[5] = 0x953c8f3c, opcode= 0x0b
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a01: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a19: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a1f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a28: mov_imm:
	regs[5] = 0x9f23462e, opcode= 0x0b
0x1a2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1a31: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a34: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a3a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a40: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a43: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a52: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a58: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a61: mov_imm:
	regs[5] = 0x42f3699c, opcode= 0x0b
0x1a67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a6d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a70: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a79: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1a7f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a82: mov_imm:
	regs[5] = 0x593ba24e, opcode= 0x0b
0x1a88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1a8b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a94: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1aa0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1aa3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1aaf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ab2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ab5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ab8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ac1: mov_imm:
	regs[5] = 0xa92518f7, opcode= 0x0b
0x1ac7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1aca: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ad3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ad6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ad9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ae2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ae5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1af1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1af4: mov_imm:
	regs[5] = 0xaab37a41, opcode= 0x0b
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b1b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b33: mov_imm:
	regs[5] = 0xea2cd5c, opcode= 0x0b
0x1b39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b3c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b45: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1b48: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1b4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b57: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b69: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b6c: mov_imm:
	regs[5] = 0xab368b0e, opcode= 0x0b
0x1b72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1b75: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b78: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b87: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b9c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ba5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ba8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bb1: mov_imm:
	regs[5] = 0x7ab73e91, opcode= 0x0b
0x1bb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1bba: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1bde: mov_imm:
	regs[5] = 0x8e283b7c, opcode= 0x0b
0x1be4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1be7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1bf6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1bfc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c05: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c14: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c23: mov_imm:
	regs[5] = 0x901a6a9, opcode= 0x0b
0x1c29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c2f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c38: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c41: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c47: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c4a: mov_imm:
	regs[5] = 0x202dd831, opcode= 0x0b
0x1c50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c53: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c56: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c5c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c62: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1c65: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c74: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1c7a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c7d: mov_imm:
	regs[5] = 0x6a223827, opcode= 0x0b
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1c86: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ca1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ca4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ca7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cb0: mov_imm:
	regs[5] = 0x46d718f7, opcode= 0x0b
0x1cb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cbf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cda: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1cfb: mov_imm:
	regs[5] = 0xad1c3a68, opcode= 0x0b
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d10: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d28: mov_imm:
	regs[5] = 0xc732be4, opcode= 0x0b
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d34: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d3a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1d49: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d5e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d67: mov_imm:
	regs[5] = 0xea719906, opcode= 0x0b
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d8b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1d91: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d94: mov_imm:
	regs[5] = 0x97262992, opcode= 0x0b
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1db5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1db8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1dcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1dd0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1dd3: mov_imm:
	regs[5] = 0x42bcd399, opcode= 0x0b
0x1dd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ddc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ddf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1de2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1de5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1de8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1deb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1dee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1df7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1dfa: mov_imm:
	regs[5] = 0xe19cc9fa, opcode= 0x0b
0x1e00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1e03: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e0c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e18: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e24: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1e27: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1e2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e30: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e3c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e45: mov_imm:
	regs[5] = 0x651fc0bd, opcode= 0x0b
0x1e4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e5a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1e6f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e72: mov_imm:
	regs[5] = 0xd54cf5fa, opcode= 0x0b
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1e99: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1e9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ea8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1eab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1eae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1eb1: mov_imm:
	regs[5] = 0x5f4cad7a, opcode= 0x0b
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ec6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ecf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ed2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ee7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1eea: mov_imm:
	regs[5] = 0xfcc18639, opcode= 0x0b
0x1ef0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ef6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f02: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f08: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f1a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f29: mov_imm:
	regs[5] = 0x8582559b, opcode= 0x0b
0x1f2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f32: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f35: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f5c: mov_imm:
	regs[5] = 0xbcde9219, opcode= 0x0b
0x1f62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f6b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f6e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f74: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f7a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f7d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f86: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1f8c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f8f: mov_imm:
	regs[5] = 0xefe1547d, opcode= 0x0b
0x1f95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f9e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1fa1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1fa4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1fa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1faa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1fad: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1fb9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc2: mov_imm:
	regs[5] = 0x3ae102d2, opcode= 0x0b
0x1fc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x1fcb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1fce: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fda: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1fe0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1fe3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1fe6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fe9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ff5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x1ff8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ffb: mov_imm:
	regs[5] = 0x89b8fe9a, opcode= 0x0b
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2007: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2010: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2013: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2016: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2019: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x201c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x201f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2022: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2025: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2028: mov_imm:
	regs[5] = 0x3ef4d416, opcode= 0x0b
0x202e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2037: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x203a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2046: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2049: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x204c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x08
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2061: mov_imm:
	regs[5] = 0x5f60a5bb, opcode= 0x0b
0x2067: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x206a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2073: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2088: mov_imm:
	regs[5] = 0x5e38ac43, opcode= 0x0b
0x208e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2091: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2094: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x209a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x20a0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20a9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20b8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x20be: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20c1: mov_imm:
	regs[5] = 0x66807d3a, opcode= 0x0b
0x20c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x20ca: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x20d6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x20d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20df: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x20e5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x20e8: mov_imm:
	regs[5] = 0xbc9a8ec8, opcode= 0x0b
0x20ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x20f1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x211b: mov_imm:
	regs[5] = 0x2f5be131, opcode= 0x0b
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x08
0x212a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2133: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2136: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2139: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x213c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x213f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2142: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2145: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2148: mov_imm:
	regs[5] = 0x7d9618c3, opcode= 0x0b
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2154: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2157: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x215a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x08
0x216c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x216f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x08
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x08
0x218a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2193: mov_imm:
	regs[5] = 0x750fa63a, opcode= 0x0b
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21a2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x21a5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x21a8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x21ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21b1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x21c0: mov_imm:
	regs[5] = 0xea890646, opcode= 0x0b
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x21d8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x21db: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x21de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x21f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f9: mov_imm:
	regs[5] = 0x6881ef4, opcode= 0x0b
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x08
0x220b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x220e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2217: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x221a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x221d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2220: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2223: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2226: mov_imm:
	regs[5] = 0xb5820862, opcode= 0x0b
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x222f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2238: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2244: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x224a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x224d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2250: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2253: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2256: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2259: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x225c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x225f: mov_imm:
	regs[5] = 0x8e9cad5c, opcode= 0x0b
0x2265: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x08
0x226e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2277: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2280: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2289: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x228c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2298: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x229b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x229e: mov_imm:
	regs[5] = 0xcc637057, opcode= 0x0b
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22b3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x22b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22ce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x22d1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x22d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22da: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x22e0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22e3: mov_imm:
	regs[5] = 0x97be6f9f, opcode= 0x0b
0x22e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22f2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22f5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2301: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x08
0x230a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x230d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2311: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x231c: mov_imm:
	regs[5] = 0x23a783f9, opcode= 0x0b
0x2322: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2325: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2328: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x232e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2334: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2337: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x233a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x233d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2340: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2343: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2346: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2349: mov_imm:
	regs[5] = 0xc79201d9, opcode= 0x0b
0x234f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2352: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2355: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2358: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x235b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x235e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2361: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2364: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2367: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2370: mov_imm:
	regs[5] = 0xc3503b57, opcode= 0x0b
0x2376: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2379: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x237c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2382: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x08
0x238e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2391: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2394: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2397: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x239a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x23a6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23a9: mov_imm:
	regs[5] = 0x2b4c3243, opcode= 0x0b
0x23af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x23b2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x23b5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x23b8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x23bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23c1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x23c7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23d0: mov_imm:
	regs[5] = 0x8587fc7, opcode= 0x0b
0x23d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x23d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x23dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x23f7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2400: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2403: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2406: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2409: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x240f: mov_imm:
	regs[5] = 0x5a89b41e, opcode= 0x0b
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x08
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2421: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2424: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2445: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2448: mov_imm:
	regs[5] = 0xda7be376, opcode= 0x0b
0x244e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2451: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x08
0x245a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2460: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2466: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x246f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2472: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2475: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2478: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x247b: mov_imm:
	regs[5] = 0x94dea217, opcode= 0x0b
0x2481: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2484: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2487: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2490: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2493: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2496: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x249f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x24a8: mov_imm:
	regs[5] = 0x2370fcd8, opcode= 0x0b
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24d2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x24d8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24e1: mov_imm:
	regs[5] = 0x2b16ed4f, opcode= 0x0b
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2508: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x250e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2511: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x08
0x251a: mov_imm:
	regs[5] = 0x45879741, opcode= 0x0b
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2538: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2544: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2548: jmp_imm:
	pc += 0x1, opcode= 0x08
0x254d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2550: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2565: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2571: mov_imm:
	regs[5] = 0x186bead7, opcode= 0x0b
0x2577: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2583: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2586: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2589: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x258c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x258f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2598: mov_imm:
	regs[5] = 0x6f3800a2, opcode= 0x0b
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x25aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x25bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x25ce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25d1: mov_imm:
	regs[5] = 0xe5a8e500, opcode= 0x0b
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25e3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x25e6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x25e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25f5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x25fb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x25fe: mov_imm:
	regs[5] = 0x81845e93, opcode= 0x0b
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x08
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2610: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2616: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x261c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x261f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2622: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2625: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2628: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2637: mov_imm:
	regs[5] = 0x7b96f9bb, opcode= 0x0b
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2652: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2655: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2658: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x265b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x265e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2661: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2664: mov_imm:
	regs[5] = 0xecb4620b, opcode= 0x0b
0x266a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2673: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x08
0x267c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2688: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x268e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2691: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2694: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2697: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x269a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x269d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x26a0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x26a3: mov_imm:
	regs[5] = 0x1b94b53a, opcode= 0x0b
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x26b2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26b5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26c7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x26ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x26cd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26d0: mov_imm:
	regs[5] = 0xaba19247, opcode= 0x0b
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x26e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2700: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2709: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x270c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2712: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2718: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x271b: mov_imm:
	regs[5] = 0x4a325a1f, opcode= 0x0b
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2724: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x08
0x272d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2730: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2733: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2736: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2739: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2748: mov_imm:
	regs[5] = 0x43715b7a, opcode= 0x0b
0x274e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2751: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2772: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2775: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x08
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x278a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x278d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2790: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2799: mov_imm:
	regs[5] = 0x58db66ff, opcode= 0x0b
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x27a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x27ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x27b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27b7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27c0: mov_imm:
	regs[5] = 0x9c3b6698, opcode= 0x0b
0x27c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2808: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2811: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2814: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2817: mov_imm:
	regs[5] = 0x6836998a, opcode= 0x0b
0x281d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2820: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2823: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x08
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2835: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2838: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2841: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x08
0x284d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2856: mov_imm:
	regs[5] = 0xad334d69, opcode= 0x0b
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x08
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x287a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x288f: mov_imm:
	regs[5] = 0x4b3ee79c, opcode= 0x0b
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x08
0x289b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x289e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x28a1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x28a4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28b3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28c2: mov_imm:
	regs[5] = 0x6473ac70, opcode= 0x0b
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28d4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x28da: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28e9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x28ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28f2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x28fb: mov_imm:
	regs[5] = 0x7eaf6ac1, opcode= 0x0b
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2913: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x08
0x291c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x291f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2922: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2925: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2928: mov_imm:
	regs[5] = 0xe5bfcad6, opcode= 0x0b
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2937: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x293a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2940: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2946: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2949: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x294c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x294f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x295b: mov_imm:
	regs[5] = 0x2c9b3660, opcode= 0x0b
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x08
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x08
0x297c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x298e: mov_imm:
	regs[5] = 0x3ebf94b8, opcode= 0x0b
0x2994: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2997: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x29ac: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29c4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29d3: mov_imm:
	regs[5] = 0x8a3a5233, opcode= 0x0b
0x29d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x29dc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x29df: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x29e2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x29e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x29f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29f4: mov_imm:
	regs[5] = 0xfe24bb34, opcode= 0x0b
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x29fd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a06: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a30: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a33: mov_imm:
	regs[5] = 0xac824587, opcode= 0x0b
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a48: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2a4e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2a51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2a5d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a66: mov_imm:
	regs[5] = 0x53642084, opcode= 0x0b
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2a75: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a78: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a90: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a93: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2aa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2aa8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2aab: mov_imm:
	regs[5] = 0x4cb42aee, opcode= 0x0b
0x2ab1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2ab4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2abd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ac0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ac3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2adb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ade: mov_imm:
	regs[5] = 0x111f7897, opcode= 0x0b
0x2ae4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2ae7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2aea: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2af0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2af6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b1d: mov_imm:
	regs[5] = 0xfe41ba66, opcode= 0x0b
0x2b23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b3b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b41: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b44: mov_imm:
	regs[5] = 0xe60125de, opcode= 0x0b
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b53: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b5c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b68: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b6e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b77: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b86: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2b92: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b95: mov_imm:
	regs[5] = 0x5992ac9a, opcode= 0x0b
0x2b9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ba1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2ba4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2bad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bb3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2bb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2bb9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2bbc: mov_imm:
	regs[5] = 0xff5abc0c, opcode= 0x0b
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2bcb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2bce: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bda: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2be6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bf2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2bfe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c07: mov_imm:
	regs[5] = 0x1ee608ed, opcode= 0x0b
0x2c0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c10: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c13: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2c31: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c3a: mov_imm:
	regs[5] = 0x3944b9d1, opcode= 0x0b
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c4f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c52: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c58: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c5e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2c61: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2c64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c76: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2c7c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c7f: mov_imm:
	regs[5] = 0x825b0fc8, opcode= 0x0b
0x2c85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2c88: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c8b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c8e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c9d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ca0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ca3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cac: mov_imm:
	regs[5] = 0xc7207658, opcode= 0x0b
0x2cb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cbb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cbe: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2cc4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2cca: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cd3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2cd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2cdc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2cdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ce8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ceb: mov_imm:
	regs[5] = 0x391e51eb, opcode= 0x0b
0x2cf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2cf4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2cf7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2cfa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2cfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d09: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d0f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d18: mov_imm:
	regs[5] = 0xba4b8ff6, opcode= 0x0b
0x2d1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2d21: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d24: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d2a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d3c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d4b: mov_imm:
	regs[5] = 0xa178956a, opcode= 0x0b
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2d54: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d57: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2d5a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2d5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d78: mov_imm:
	regs[5] = 0xc04eb906, opcode= 0x0b
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2d81: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d85: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d8a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d90: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d96: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d99: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2da5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2db7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dc0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dc9: mov_imm:
	regs[5] = 0x20c2adc1, opcode= 0x0b
0x2dcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2dd2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2dd5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dde: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2de1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2de4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2de7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2df0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2df3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2df6: mov_imm:
	regs[5] = 0x75f74ae7, opcode= 0x0b
0x2dfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2dff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e20: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2e2c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e35: mov_imm:
	regs[5] = 0xeedd09e0, opcode= 0x0b
0x2e3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e3e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e41: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e44: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e59: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2e65: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e68: mov_imm:
	regs[5] = 0x58934edf, opcode= 0x0b
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2e77: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e7a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e80: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e86: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e89: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e9e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ea1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ea4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ea7: mov_imm:
	regs[5] = 0xb0ee32f9, opcode= 0x0b
0x2ead: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2eb0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2eb3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ebc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ebf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ec8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ecb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ece: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ed1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ed4: mov_imm:
	regs[5] = 0x9f90daab, opcode= 0x0b
0x2eda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2edd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ee6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2eec: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ef2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ef5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2efe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f04: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f10: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f13: mov_imm:
	regs[5] = 0x22488c1, opcode= 0x0b
0x2f19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f22: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f25: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f31: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f43: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f46: mov_imm:
	regs[5] = 0x8b4f013b, opcode= 0x0b
0x2f4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f55: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f58: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f5e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f64: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2f67: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2f6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f76: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2f7c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f7f: mov_imm:
	regs[5] = 0x6777e9d4, opcode= 0x0b
0x2f85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2f88: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f8e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f9d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fa6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2fa9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fb2: mov_imm:
	regs[5] = 0x947c65d9, opcode= 0x0b
0x2fb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x2fbb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2fbe: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2fc4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2fd3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fe8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ff1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x2ff4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ff7: mov_imm:
	regs[5] = 0xbff3b369, opcode= 0x0b
0x2ffd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3000: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3003: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3006: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3009: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x300c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3015: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x08
0x301e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3021: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3024: mov_imm:
	regs[5] = 0x491fb9f0, opcode= 0x0b
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3030: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3033: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3036: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x303c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3048: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x304b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x304e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3051: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3054: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x08
0x305d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3060: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3063: mov_imm:
	regs[5] = 0xcc0a8222, opcode= 0x0b
0x3069: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x306c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x306f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3078: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x307b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x307e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3081: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3084: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3087: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3090: mov_imm:
	regs[5] = 0xc8711cf0, opcode= 0x0b
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x08
0x309c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x309f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x30a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30b4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30c6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x30cc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x30cf: mov_imm:
	regs[5] = 0xc730bca0, opcode= 0x0b
0x30d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x30d8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30e1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30ea: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x30ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30f3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3102: mov_imm:
	regs[5] = 0x2c8095cf, opcode= 0x0b
0x3108: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3111: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x08
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3120: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3126: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3129: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x312c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3138: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3147: mov_imm:
	regs[5] = 0xc8c4adb4, opcode= 0x0b
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3156: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x315f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3162: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3165: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x08
0x316e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3171: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3174: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3177: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x317a: mov_imm:
	regs[5] = 0x771299e4, opcode= 0x0b
0x3180: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3183: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3186: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x318c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3192: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3198: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x319b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x319e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x31a4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x31a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31ad: mov_imm:
	regs[5] = 0x8ce94dc7, opcode= 0x0b
0x31b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x31b6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31d1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x31dd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31e0: mov_imm:
	regs[5] = 0xacb189e2, opcode= 0x0b
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x31ef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x31f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31fe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x08
0x320a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x320d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3210: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3213: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x08
0x321c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x321f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3222: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x08
0x322b: mov_imm:
	regs[5] = 0x5fc86846, opcode= 0x0b
0x3231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3234: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3237: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x323a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x08
0x324c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x324f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3255: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3258: mov_imm:
	regs[5] = 0x2e678d77, opcode= 0x0b
0x325e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3261: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x08
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x08
0x327c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x327f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x08
0x328b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x328e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32a0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x32a3: mov_imm:
	regs[5] = 0xf37a29, opcode= 0x0b
0x32a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x32ac: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32b5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x32b8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x32d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32e2: mov_imm:
	regs[5] = 0xb3dcd2d3, opcode= 0x0b
0x32e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x32eb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x32ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x32f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x32fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x32fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x330c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3318: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x331b: mov_imm:
	regs[5] = 0x1403137f, opcode= 0x0b
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3330: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3339: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x333c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x334e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3360: mov_imm:
	regs[5] = 0xc625b4bb, opcode= 0x0b
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x08
0x336c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x336f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3372: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3378: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x337e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3387: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x338a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x338d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3396: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x339a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x339f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x33a5: mov_imm:
	regs[5] = 0x73f670d8, opcode= 0x0b
0x33ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x33d5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x33d8: mov_imm:
	regs[5] = 0x762a191b, opcode= 0x0b
0x33de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x33e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x33ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x33f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x33f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x33f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3402: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x08
0x340e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3417: mov_imm:
	regs[5] = 0x72a5f13f, opcode= 0x0b
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3435: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3438: mov_imm:
	regs[5] = 0xf620bc3f, opcode= 0x0b
0x343e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x344a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3450: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3453: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x345f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3462: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3468: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3471: mov_imm:
	regs[5] = 0x384c326b, opcode= 0x0b
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3480: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3483: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x348c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x348f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x349b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x349e: mov_imm:
	regs[5] = 0x257cf453, opcode= 0x0b
0x34a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x34a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x34d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x34d7: mov_imm:
	regs[5] = 0x688a316b, opcode= 0x0b
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x34e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x34e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x34ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x34ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3501: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3504: mov_imm:
	regs[5] = 0x89827a3a, opcode= 0x0b
0x350a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3513: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3516: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x351c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3528: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x352b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x352e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x353a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x353d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3540: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3549: mov_imm:
	regs[5] = 0x64e652e3, opcode= 0x0b
0x354f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3552: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3555: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x08
0x355e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3567: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x356a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x356d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3570: mov_imm:
	regs[5] = 0xdf6dbf04, opcode= 0x0b
0x3576: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3579: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x357c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3582: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x358e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x359d: mov_imm:
	regs[5] = 0xa828765a, opcode= 0x0b
0x35a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x35a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35af: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x35ca: mov_imm:
	regs[5] = 0xf3d7cb21, opcode= 0x0b
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x35d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x35e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35f1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x35f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35fa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3606: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3609: mov_imm:
	regs[5] = 0x143471de, opcode= 0x0b
0x360f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x08
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3627: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x362a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x362d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3630: mov_imm:
	regs[5] = 0xbdeffbe1, opcode= 0x0b
0x3636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3639: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x363c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3642: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3648: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3651: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3657: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x365a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x08
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3675: mov_imm:
	regs[5] = 0x19cdb842, opcode= 0x0b
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x07
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x36b4: mov_imm:
	regs[5] = 0xb2658545, opcode= 0x0b
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x07
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36c6: mov_imm:
	regs[30] = 0x4d9569ba, opcode= 0x0b
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36d2: mov_imm:
	regs[31] = 0x68ddd3b4, opcode= 0x0b
0x36d8: xor_regs:
	regs[0] ^= regs[30], opcode= 0x07
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36e1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x07
max register index:31
