// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "11/19/2022 16:54:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Microprocessor (
	clk,
	reset,
	i_pins,
	o_reg,
	x0,
	x1,
	y0,
	y1,
	r,
	m,
	i,
	data_bus,
	pc,
	from_PS,
	from_ID,
	from_CU,
	ir,
	rom_address,
	cache_data,
	pm_data,
	pm_address,
	register_enables,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	zero_flag,
	start_hold,
	end_hold,
	hold,
	hold_out,
	cache_wren,
	reset_1shot,
	sync_reset_1,
	cache_wroffset,
	cache_rdoffset,
	hold_count);
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	[3:0] o_reg;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] r;
output 	[3:0] m;
output 	[3:0] i;
output 	[3:0] data_bus;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] from_ID;
output 	[7:0] from_CU;
output 	[7:0] ir;
output 	[7:0] rom_address;
output 	[7:0] cache_data;
output 	[7:0] pm_data;
output 	[7:0] pm_address;
output 	[8:0] register_enables;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	zero_flag;
output 	start_hold;
output 	end_hold;
output 	hold;
output 	hold_out;
output 	cache_wren;
output 	reset_1shot;
output 	sync_reset_1;
output 	[4:0] cache_wroffset;
output 	[4:0] cache_rdoffset;
output 	[4:0] hold_count;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[0]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[3]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[5]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[7]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[4]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[5]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[0]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[5]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_hold	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_hold	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_out	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wren	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_1shot	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset_1	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[3]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[1]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \data_bus[0]~output_o ;
wire \data_bus[1]~output_o ;
wire \data_bus[2]~output_o ;
wire \data_bus[3]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \rom_address[0]~output_o ;
wire \rom_address[1]~output_o ;
wire \rom_address[2]~output_o ;
wire \rom_address[3]~output_o ;
wire \rom_address[4]~output_o ;
wire \rom_address[5]~output_o ;
wire \rom_address[6]~output_o ;
wire \rom_address[7]~output_o ;
wire \cache_data[0]~output_o ;
wire \cache_data[1]~output_o ;
wire \cache_data[2]~output_o ;
wire \cache_data[3]~output_o ;
wire \cache_data[4]~output_o ;
wire \cache_data[5]~output_o ;
wire \cache_data[6]~output_o ;
wire \cache_data[7]~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \register_enables[0]~output_o ;
wire \register_enables[1]~output_o ;
wire \register_enables[2]~output_o ;
wire \register_enables[3]~output_o ;
wire \register_enables[4]~output_o ;
wire \register_enables[5]~output_o ;
wire \register_enables[6]~output_o ;
wire \register_enables[7]~output_o ;
wire \register_enables[8]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \zero_flag~output_o ;
wire \start_hold~output_o ;
wire \end_hold~output_o ;
wire \hold~output_o ;
wire \hold_out~output_o ;
wire \cache_wren~output_o ;
wire \reset_1shot~output_o ;
wire \sync_reset_1~output_o ;
wire \cache_wroffset[0]~output_o ;
wire \cache_wroffset[1]~output_o ;
wire \cache_wroffset[2]~output_o ;
wire \cache_wroffset[3]~output_o ;
wire \cache_wroffset[4]~output_o ;
wire \cache_rdoffset[0]~output_o ;
wire \cache_rdoffset[1]~output_o ;
wire \cache_rdoffset[2]~output_o ;
wire \cache_rdoffset[3]~output_o ;
wire \cache_rdoffset[4]~output_o ;
wire \hold_count[0]~output_o ;
wire \hold_count[1]~output_o ;
wire \hold_count[2]~output_o ;
wire \hold_count[3]~output_o ;
wire \hold_count[4]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~q ;
wire \prog_sequencer|cache_wren~feeder_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \prog_sequencer|Add1~0_combout ;
wire \prog_sequencer|cache_wroffset[4]~2_combout ;
wire \prog_sequencer|cache_wroffset[4]~1_combout ;
wire \prog_sequencer|cache_wroffset[1]~3_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|cache_wroffset[2]~4_combout ;
wire \cache|ShiftLeft0~16_combout ;
wire \prog_sequencer|cache_wroffset[3]~5_combout ;
wire \prog_sequencer|Add0~1_combout ;
wire \prog_sequencer|cache_wroffset[4]~6_combout ;
wire \prog_sequencer|Equal3~0_combout ;
wire \prog_sequencer|cache_wroffset[0]~0_combout ;
wire \prog_sequencer|Add1~9 ;
wire \prog_sequencer|Add1~11 ;
wire \prog_sequencer|Add1~12_combout ;
wire \~GND~combout ;
wire \cache|ShiftLeft0~35_combout ;
wire \cache|ShiftLeft0~38_combout ;
wire \prog_sequencer|rom_address[1]~1_combout ;
wire \prog_sequencer|rom_address[2]~2_combout ;
wire \prog_sequencer|rom_address[3]~3_combout ;
wire \prog_sequencer|rom_address[4]~4_combout ;
wire \cache|ShiftLeft0~24_combout ;
wire \cache|ShiftLeft0~37_combout ;
wire \cache|ShiftLeft0~36_combout ;
wire \cache|ShiftLeft0~51_combout ;
wire \cache|Mux3~10_combout ;
wire \cache|Mux3~11_combout ;
wire \cache|ShiftLeft0~49_combout ;
wire \cache|ShiftLeft0~47_combout ;
wire \cache|ShiftLeft0~48_combout ;
wire \cache|ShiftLeft0~53_combout ;
wire \cache|Mux3~17_combout ;
wire \cache|Mux3~18_combout ;
wire \cache|ShiftLeft0~39_combout ;
wire \cache|ShiftLeft0~45_combout ;
wire \cache|ShiftLeft0~44_combout ;
wire \cache|ShiftLeft0~43_combout ;
wire \cache|ShiftLeft0~46_combout ;
wire \cache|Mux3~14_combout ;
wire \cache|Mux3~15_combout ;
wire \cache|ShiftLeft0~42_combout ;
wire \cache|ShiftLeft0~40_combout ;
wire \cache|ShiftLeft0~41_combout ;
wire \cache|ShiftLeft0~52_combout ;
wire \cache|Mux3~12_combout ;
wire \cache|Mux3~13_combout ;
wire \cache|Mux3~16_combout ;
wire \cache|Mux3~19_combout ;
wire \cache|ShiftLeft0~21_combout ;
wire \cache|ShiftLeft0~22_combout ;
wire \cache|ShiftLeft0~17_combout ;
wire \cache|ShiftLeft0~18_combout ;
wire \cache|ShiftLeft0~19_combout ;
wire \cache|ShiftLeft0~20_combout ;
wire \cache|ShiftLeft0~23_combout ;
wire \cache|Mux3~0_combout ;
wire \cache|Mux3~1_combout ;
wire \cache|ShiftLeft0~34_combout ;
wire \cache|ShiftLeft0~33_combout ;
wire \cache|ShiftLeft0~50_combout ;
wire \cache|Mux3~7_combout ;
wire \cache|Mux3~8_combout ;
wire \cache|ShiftLeft0~27_combout ;
wire \cache|ShiftLeft0~26_combout ;
wire \cache|ShiftLeft0~25_combout ;
wire \cache|ShiftLeft0~28_combout ;
wire \cache|Mux3~2_combout ;
wire \cache|Mux3~3_combout ;
wire \cache|ShiftLeft0~31_combout ;
wire \cache|ShiftLeft0~29_combout ;
wire \cache|ShiftLeft0~30_combout ;
wire \cache|ShiftLeft0~32_combout ;
wire \cache|Mux3~4_combout ;
wire \cache|Mux3~5_combout ;
wire \cache|Mux3~6_combout ;
wire \cache|Mux3~9_combout ;
wire \instr_decoder|ir~4_combout ;
wire \cache|Mux0~17_combout ;
wire \cache|Mux0~18_combout ;
wire \cache|Mux0~12_combout ;
wire \cache|Mux0~13_combout ;
wire \cache|Mux0~14_combout ;
wire \cache|Mux0~15_combout ;
wire \cache|Mux0~16_combout ;
wire \cache|Mux0~10_combout ;
wire \cache|Mux0~11_combout ;
wire \cache|Mux0~19_combout ;
wire \cache|Mux0~4_combout ;
wire \cache|Mux0~5_combout ;
wire \cache|Mux0~2_combout ;
wire \cache|Mux0~3_combout ;
wire \cache|Mux0~6_combout ;
wire \cache|Mux0~0_combout ;
wire \cache|Mux0~1_combout ;
wire \cache|Mux0~7_combout ;
wire \cache|Mux0~8_combout ;
wire \cache|Mux0~9_combout ;
wire \instr_decoder|ir~3_combout ;
wire \cache|Mux1~0_combout ;
wire \cache|Mux1~1_combout ;
wire \cache|Mux1~4_combout ;
wire \cache|Mux1~5_combout ;
wire \cache|Mux1~2_combout ;
wire \cache|Mux1~3_combout ;
wire \cache|Mux1~6_combout ;
wire \cache|Mux1~7_combout ;
wire \cache|Mux1~8_combout ;
wire \cache|Mux1~9_combout ;
wire \cache|Mux1~10_combout ;
wire \cache|Mux1~11_combout ;
wire \cache|Mux1~17_combout ;
wire \cache|Mux1~18_combout ;
wire \cache|Mux1~12_combout ;
wire \cache|Mux1~13_combout ;
wire \cache|Mux1~14_combout ;
wire \cache|Mux1~15_combout ;
wire \cache|Mux1~16_combout ;
wire \cache|Mux1~19_combout ;
wire \instr_decoder|ir~7_combout ;
wire \cache|Mux2~17_combout ;
wire \cache|Mux2~18_combout ;
wire \cache|Mux2~10_combout ;
wire \cache|Mux2~11_combout ;
wire \cache|Mux2~14_combout ;
wire \cache|Mux2~15_combout ;
wire \cache|Mux2~12_combout ;
wire \cache|Mux2~13_combout ;
wire \cache|Mux2~16_combout ;
wire \cache|Mux2~19_combout ;
wire \cache|Mux2~0_combout ;
wire \cache|Mux2~1_combout ;
wire \cache|Mux2~2_combout ;
wire \cache|Mux2~3_combout ;
wire \cache|Mux2~4_combout ;
wire \cache|Mux2~5_combout ;
wire \cache|Mux2~6_combout ;
wire \cache|Mux2~7_combout ;
wire \cache|Mux2~8_combout ;
wire \cache|Mux2~9_combout ;
wire \instr_decoder|ir~6_combout ;
wire \instr_decoder|Equal12~1_combout ;
wire \instr_decoder|Equal12~0_combout ;
wire \prog_sequencer|pm_address~0_combout ;
wire \prog_sequencer|pm_address[6]~2_combout ;
wire \prog_sequencer|Add1~13 ;
wire \prog_sequencer|Add1~14_combout ;
wire \cache|Mux4~4_combout ;
wire \cache|Mux4~5_combout ;
wire \cache|Mux4~2_combout ;
wire \cache|Mux4~3_combout ;
wire \cache|Mux4~6_combout ;
wire \cache|Mux4~0_combout ;
wire \cache|Mux4~1_combout ;
wire \cache|Mux4~7_combout ;
wire \cache|Mux4~8_combout ;
wire \cache|Mux4~9_combout ;
wire \cache|Mux4~10_combout ;
wire \cache|Mux4~11_combout ;
wire \cache|Mux4~17_combout ;
wire \cache|Mux4~18_combout ;
wire \cache|Mux4~14_combout ;
wire \cache|Mux4~15_combout ;
wire \cache|Mux4~12_combout ;
wire \cache|Mux4~13_combout ;
wire \cache|Mux4~16_combout ;
wire \cache|Mux4~19_combout ;
wire \instr_decoder|ir~5_combout ;
wire \prog_sequencer|pm_address[7]~3_combout ;
wire \prog_sequencer|start_hold~1_combout ;
wire \prog_sequencer|start_hold~2_combout ;
wire \prog_sequencer|rom_address[0]~0_combout ;
wire \cache|Mux5~7_combout ;
wire \cache|Mux5~8_combout ;
wire \cache|Mux5~0_combout ;
wire \cache|Mux5~1_combout ;
wire \cache|Mux5~4_combout ;
wire \cache|Mux5~5_combout ;
wire \cache|Mux5~2_combout ;
wire \cache|Mux5~3_combout ;
wire \cache|Mux5~6_combout ;
wire \cache|Mux5~9_combout ;
wire \cache|Mux5~12_combout ;
wire \cache|Mux5~13_combout ;
wire \cache|Mux5~14_combout ;
wire \cache|Mux5~15_combout ;
wire \cache|Mux5~16_combout ;
wire \cache|Mux5~10_combout ;
wire \cache|Mux5~11_combout ;
wire \cache|Mux5~17_combout ;
wire \cache|Mux5~18_combout ;
wire \cache|Mux5~19_combout ;
wire \instr_decoder|ir~2_combout ;
wire \comp_unit|alu_out[2]~15_combout ;
wire \comp_unit|alu_out[1]~21_combout ;
wire \comp_unit|alu_out[1]~16_combout ;
wire \comp_unit|alu_out[1]~17_combout ;
wire \instr_decoder|register_enables[4]~4_combout ;
wire \instr_decoder|always20~1_combout ;
wire \comp_unit|Mux0~5_combout ;
wire \comp_unit|Mux0~22_combout ;
wire \i_pins[1]~input_o ;
wire \instr_decoder|always20~0_combout ;
wire \instr_decoder|Equal24~0_combout ;
wire \instr_decoder|always20~2_combout ;
wire \instr_decoder|source_register_select[3]~0_combout ;
wire \comp_unit|Mux3~0_combout ;
wire \instr_decoder|source_register_select[1]~3_combout ;
wire \comp_unit|y1[1]~feeder_combout ;
wire \instr_decoder|Equal12~5_combout ;
wire \instr_decoder|Equal15~0_combout ;
wire \instr_decoder|register_enables[3]~3_combout ;
wire \instr_decoder|Equal12~4_combout ;
wire \instr_decoder|Equal13~0_combout ;
wire \instr_decoder|register_enables[2]~2_combout ;
wire \comp_unit|x0[1]~feeder_combout ;
wire \instr_decoder|Equal12~2_combout ;
wire \instr_decoder|register_enables[0]~0_combout ;
wire \instr_decoder|source_register_select~1_combout ;
wire \instr_decoder|source_register_select~4_combout ;
wire \instr_decoder|source_register_select[0]~2_combout ;
wire \comp_unit|Mux2~2_combout ;
wire \comp_unit|Mux2~3_combout ;
wire \comp_unit|Mux2~4_combout ;
wire \instr_decoder|Equal9~0_combout ;
wire \instr_decoder|Equal12~6_combout ;
wire \instr_decoder|register_enables[5]~5_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \instr_decoder|Equal12~8_combout ;
wire \instr_decoder|Equal5~0_combout ;
wire \instr_decoder|Equal5~1_combout ;
wire \instr_decoder|i_mux_select~0_combout ;
wire \instr_decoder|Equal12~7_combout ;
wire \instr_decoder|register_enables[6]~6_combout ;
wire \instr_decoder|register_enables[6]~7_combout ;
wire \instr_decoder|register_enables[6]~8_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \comp_unit|Mux2~0_combout ;
wire \instr_decoder|register_enables[7]~9_combout ;
wire \i_pins[2]~input_o ;
wire \i_pins[3]~input_o ;
wire \comp_unit|y1[3]~feeder_combout ;
wire \comp_unit|x1[3]~feeder_combout ;
wire \instr_decoder|Equal12~3_combout ;
wire \instr_decoder|register_enables[1]~1_combout ;
wire \comp_unit|x0[3]~feeder_combout ;
wire \comp_unit|Mux0~17_combout ;
wire \comp_unit|Mux0~18_combout ;
wire \comp_unit|Mux0~19_combout ;
wire \comp_unit|x0[0]~feeder_combout ;
wire \comp_unit|x1[0]~feeder_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|x[3]~3_combout ;
wire \comp_unit|x0[2]~feeder_combout ;
wire \comp_unit|x[2]~2_combout ;
wire \comp_unit|Add0~1_combout ;
wire \comp_unit|alu_out[3]~32_combout ;
wire \comp_unit|y0[0]~feeder_combout ;
wire \comp_unit|y1[0]~feeder_combout ;
wire \comp_unit|y[0]~1_combout ;
wire \comp_unit|y[3]~2_combout ;
wire \comp_unit|y1[2]~feeder_combout ;
wire \comp_unit|y[2]~3_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|alu_out[3]~33_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|Add1~1 ;
wire \comp_unit|Add1~3 ;
wire \comp_unit|Add1~5 ;
wire \comp_unit|Add1~6_combout ;
wire \comp_unit|alu_out[3]~30_combout ;
wire \comp_unit|alu_out[3]~45_combout ;
wire \comp_unit|alu_out[3]~44_combout ;
wire \comp_unit|alu_out[3]~31_combout ;
wire \comp_unit|alu_out[3]~36_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|alu_out[3]~34_combout ;
wire \comp_unit|alu_out[3]~35_combout ;
wire \comp_unit|alu_out[3]~37_combout ;
wire \comp_unit|alu_out[3]~38_combout ;
wire \comp_unit|alu_out[3]~39_combout ;
wire \comp_unit|alu_out[3]~40_combout ;
wire \comp_unit|alu_out[3]~41_combout ;
wire \comp_unit|alu_out[3]~42_combout ;
wire \comp_unit|Mux0~15_combout ;
wire \comp_unit|Mux0~16_combout ;
wire \comp_unit|Mux0~20_combout ;
wire \comp_unit|Mux0~21_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|Add1~4_combout ;
wire \comp_unit|alu_out[2]~27_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|alu_out[2]~28_combout ;
wire \comp_unit|alu_out~24_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|Add0~0_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~23_combout ;
wire \comp_unit|alu_out[2]~25_combout ;
wire \comp_unit|alu_out[2]~26_combout ;
wire \comp_unit|alu_out[2]~29_combout ;
wire \comp_unit|Mux1~0_combout ;
wire \comp_unit|Mux1~1_combout ;
wire \comp_unit|Mux1~2_combout ;
wire \comp_unit|Mux1~3_combout ;
wire \comp_unit|Mux1~4_combout ;
wire \comp_unit|Mux1~5_combout ;
wire \comp_unit|Mux1~6_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|Mux2~1_combout ;
wire \comp_unit|Mux2~5_combout ;
wire \comp_unit|Mux2~6_combout ;
wire \comp_unit|x[1]~1_combout ;
wire \comp_unit|alu_out[1]~12_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~13_combout ;
wire \comp_unit|alu_out[1]~14_combout ;
wire \comp_unit|alu_out[1]~18_combout ;
wire \comp_unit|alu_out[1]~19_combout ;
wire \comp_unit|Add1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|alu_out[1]~20_combout ;
wire \comp_unit|alu_out[1]~22_combout ;
wire \comp_unit|alu_out[0]~43_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|alu_out[0]~9_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|alu_out[0]~6_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|alu_out[0]~7_combout ;
wire \comp_unit|alu_out[0]~8_combout ;
wire \comp_unit|alu_out[0]~10_combout ;
wire \comp_unit|alu_out[0]~11_combout ;
wire \comp_unit|Equal0~0_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|cache_rdoffset[2]~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~4_combout ;
wire \prog_sequencer|Add1~1 ;
wire \prog_sequencer|Add1~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~3_combout ;
wire \prog_sequencer|Add1~3 ;
wire \prog_sequencer|Add1~4_combout ;
wire \prog_sequencer|cache_rdoffset[2]~1_combout ;
wire \prog_sequencer|Add1~5 ;
wire \prog_sequencer|Add1~6_combout ;
wire \prog_sequencer|cache_rdoffset[3]~2_combout ;
wire \prog_sequencer|Add1~7 ;
wire \prog_sequencer|Add1~8_combout ;
wire \prog_sequencer|cache_rdoffset[4]~5_combout ;
wire \cache|Mux6~7_combout ;
wire \cache|Mux6~8_combout ;
wire \cache|Mux6~0_combout ;
wire \cache|Mux6~1_combout ;
wire \cache|Mux6~2_combout ;
wire \cache|Mux6~3_combout ;
wire \cache|Mux6~4_combout ;
wire \cache|Mux6~5_combout ;
wire \cache|Mux6~6_combout ;
wire \cache|Mux6~9_combout ;
wire \cache|Mux6~10_combout ;
wire \cache|Mux6~11_combout ;
wire \cache|Mux6~14_combout ;
wire \cache|Mux6~15_combout ;
wire \cache|Mux6~12_combout ;
wire \cache|Mux6~13_combout ;
wire \cache|Mux6~16_combout ;
wire \cache|Mux6~17_combout ;
wire \cache|Mux6~18_combout ;
wire \cache|Mux6~19_combout ;
wire \instr_decoder|ir~1_combout ;
wire \prog_sequencer|Add1~10_combout ;
wire \prog_sequencer|pm_address[5]~1_combout ;
wire \prog_sequencer|start_hold~0_combout ;
wire \prog_sequencer|hold_out~combout ;
wire \cache|Mux7~7_combout ;
wire \cache|Mux7~8_combout ;
wire \cache|Mux7~0_combout ;
wire \cache|Mux7~1_combout ;
wire \cache|Mux7~4_combout ;
wire \cache|Mux7~5_combout ;
wire \cache|Mux7~2_combout ;
wire \cache|Mux7~3_combout ;
wire \cache|Mux7~6_combout ;
wire \cache|Mux7~9_combout ;
wire \cache|Mux7~17_combout ;
wire \cache|Mux7~18_combout ;
wire \cache|Mux7~10_combout ;
wire \cache|Mux7~11_combout ;
wire \cache|Mux7~12_combout ;
wire \cache|Mux7~13_combout ;
wire \cache|Mux7~14_combout ;
wire \cache|Mux7~15_combout ;
wire \cache|Mux7~16_combout ;
wire \cache|Mux7~19_combout ;
wire \instr_decoder|ir~0_combout ;
wire \i_pins[0]~input_o ;
wire \comp_unit|Mux3~1_combout ;
wire \comp_unit|Mux3~2_combout ;
wire \comp_unit|Mux3~3_combout ;
wire \comp_unit|Mux3~4_combout ;
wire \comp_unit|Mux3~5_combout ;
wire \comp_unit|Mux3~6_combout ;
wire \comp_unit|Mux3~7_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \instr_decoder|register_enables[8]~10_combout ;
wire \instr_decoder|register_enables[8]~11_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \cache|Mux7~20_combout ;
wire \cache|Mux6~20_combout ;
wire \cache|Mux5~20_combout ;
wire \cache|Mux4~20_combout ;
wire \cache|Mux3~20_combout ;
wire \cache|Mux2~20_combout ;
wire \cache|Mux1~20_combout ;
wire \cache|Mux0~20_combout ;
wire \instr_decoder|always20~3_combout ;
wire \instr_decoder|Equal0~0_combout ;
wire \instr_decoder|Equal0~1_combout ;
wire \instr_decoder|Equal1~0_combout ;
wire \instr_decoder|Equal2~0_combout ;
wire \instr_decoder|Equal3~0_combout ;
wire \prog_sequencer|start_hold~combout ;
wire \prog_sequencer|end_hold~combout ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [4:0] \prog_sequencer|sync_reset_1 ;
wire [7:0] \instr_decoder|ir ;
wire [3:0] \instr_decoder|LS_nibble_of_ir ;
wire [3:0] \comp_unit|m ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [255:0] \cache|two_port_ram|altsyncram_component|auto_generated|q_b ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|i ;
wire [4:0] \prog_sequencer|cache_wroffset ;
wire [3:0] \comp_unit|o_reg ;
wire [4:0] \prog_sequencer|reset_1shot ;
wire [3:0] \comp_unit|x0 ;
wire [7:0] \prog_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|y1 ;
wire [7:0] \prog_sequencer|pc ;
wire [3:0] \comp_unit|r ;

wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [17:0] \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [144] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [145] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [146] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [147] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [148] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [149] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [150] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [151] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [176] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [177] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [178] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [179] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [180] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [181] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [182] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [183] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [208] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [209] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [210] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [211] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [212] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [213] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [214] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [215] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [240] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [241] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [242] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [243] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [244] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [245] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [246] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [247] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [136] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [137] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [138] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [139] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [140] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [141] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [142] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [143] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [168] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [169] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [170] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [171] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [172] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [173] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [174] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [175] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [200] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [201] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [202] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [203] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [204] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [205] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [206] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [207] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [232] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [233] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [234] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [235] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [236] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [237] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [238] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [239] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [128] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [129] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [130] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [131] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [132] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [133] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [134] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [135] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [160] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [161] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [162] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [163] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [164] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [165] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [166] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [167] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [192] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [193] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [194] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [195] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [196] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [197] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [198] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [199] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [224] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [225] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [226] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [227] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [228] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [229] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [230] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [231] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [152] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [153] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [154] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [155] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [156] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [157] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [158] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [159] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [184] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [185] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [186] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [187] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [188] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [189] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [190] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [191] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [216] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [217] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [218] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [219] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [220] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [221] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [222] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [223] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [248] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [249] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [250] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [251] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [252] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [253] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [254] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [255] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [64] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [65] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [66] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [67] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [68] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [69] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [70] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [71] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [72] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [73] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [74] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [75] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [76] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [77] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [78] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [79] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [80] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [81] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [82] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [83] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [84] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [85] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [86] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [87] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [88] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [89] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [90] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [91] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [92] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [93] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [94] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [95] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [32] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [33] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [34] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [35] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [36] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [37] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [38] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [39] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [40] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [41] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [42] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [43] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [44] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [45] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [46] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [47] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [48] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [49] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [50] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [51] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [52] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [53] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [54] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [55] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [56] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [57] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [58] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [59] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [60] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [61] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [62] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [63] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [0] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [1] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [2] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [3] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [4] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [5] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [6] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [7] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [8] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [9] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [10] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [11] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [12] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [13] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [14] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [15] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [16] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [17] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [18] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [19] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [20] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [21] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [22] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [23] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [24] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [25] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [26] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [27] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [28] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [29] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [30] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [31] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [96] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [97] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [1];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [98] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [2];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [99] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [3];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [100] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [4];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [101] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [5];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [102] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [6];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [103] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [7];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [104] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [9];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [105] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [10];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [106] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [11];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [107] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [12];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [108] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [13];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [109] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [14];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [110] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [15];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [111] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [16];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [112] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [18];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [113] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [19];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [114] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [20];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [115] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [21];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [116] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [22];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [117] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [23];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [118] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [24];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [119] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [25];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [120] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [27];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [121] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [28];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [122] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [29];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [123] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [30];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [124] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [31];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [125] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [32];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [126] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [33];
assign \cache|two_port_ram|altsyncram_component|auto_generated|q_b [127] = \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [34];

assign \prog_mem|altsyncram_component|auto_generated|q_a [0] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_mem|altsyncram_component|auto_generated|q_a [1] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_mem|altsyncram_component|auto_generated|q_a [2] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_mem|altsyncram_component|auto_generated|q_a [3] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_mem|altsyncram_component|auto_generated|q_a [4] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_mem|altsyncram_component|auto_generated|q_a [5] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_mem|altsyncram_component|auto_generated|q_a [6] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_mem|altsyncram_component|auto_generated|q_a [7] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \data_bus[0]~output (
	.i(\comp_unit|Mux3~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[0]~output .bus_hold = "false";
defparam \data_bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \data_bus[1]~output (
	.i(\comp_unit|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[1]~output .bus_hold = "false";
defparam \data_bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \data_bus[2]~output (
	.i(\comp_unit|Mux1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[2]~output .bus_hold = "false";
defparam \data_bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \data_bus[3]~output (
	.i(\comp_unit|Mux0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[3]~output .bus_hold = "false";
defparam \data_bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \ir[0]~output (
	.i(\instr_decoder|LS_nibble_of_ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \ir[1]~output (
	.i(\instr_decoder|LS_nibble_of_ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ir[2]~output (
	.i(\instr_decoder|LS_nibble_of_ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ir[3]~output (
	.i(\instr_decoder|LS_nibble_of_ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \ir[4]~output (
	.i(\instr_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \ir[5]~output (
	.i(\instr_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \ir[6]~output (
	.i(\instr_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ir[7]~output (
	.i(\instr_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \rom_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[0]~output .bus_hold = "false";
defparam \rom_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \rom_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[1]~output .bus_hold = "false";
defparam \rom_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \rom_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[2]~output .bus_hold = "false";
defparam \rom_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \rom_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[3]~output .bus_hold = "false";
defparam \rom_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \rom_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[4]~output .bus_hold = "false";
defparam \rom_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \rom_address[5]~output (
	.i(\prog_sequencer|pm_address[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[5]~output .bus_hold = "false";
defparam \rom_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \rom_address[6]~output (
	.i(\prog_sequencer|pm_address[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[6]~output .bus_hold = "false";
defparam \rom_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \rom_address[7]~output (
	.i(\prog_sequencer|pm_address[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[7]~output .bus_hold = "false";
defparam \rom_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \cache_data[0]~output (
	.i(\cache|Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[0]~output .bus_hold = "false";
defparam \cache_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \cache_data[1]~output (
	.i(\cache|Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[1]~output .bus_hold = "false";
defparam \cache_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \cache_data[2]~output (
	.i(\cache|Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[2]~output .bus_hold = "false";
defparam \cache_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \cache_data[3]~output (
	.i(\cache|Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[3]~output .bus_hold = "false";
defparam \cache_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \cache_data[4]~output (
	.i(\cache|Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[4]~output .bus_hold = "false";
defparam \cache_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \cache_data[5]~output (
	.i(\cache|Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[5]~output .bus_hold = "false";
defparam \cache_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \cache_data[6]~output (
	.i(\cache|Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[6]~output .bus_hold = "false";
defparam \cache_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \cache_data[7]~output (
	.i(\cache|Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[7]~output .bus_hold = "false";
defparam \cache_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|pm_address[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|pm_address[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|pm_address[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \register_enables[0]~output (
	.i(\instr_decoder|register_enables[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[0]~output .bus_hold = "false";
defparam \register_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \register_enables[1]~output (
	.i(\instr_decoder|register_enables[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[1]~output .bus_hold = "false";
defparam \register_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \register_enables[2]~output (
	.i(\instr_decoder|register_enables[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[2]~output .bus_hold = "false";
defparam \register_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \register_enables[3]~output (
	.i(\instr_decoder|register_enables[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[3]~output .bus_hold = "false";
defparam \register_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \register_enables[4]~output (
	.i(\instr_decoder|register_enables[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[4]~output .bus_hold = "false";
defparam \register_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \register_enables[5]~output (
	.i(\instr_decoder|register_enables[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[5]~output .bus_hold = "false";
defparam \register_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \register_enables[6]~output (
	.i(\instr_decoder|register_enables[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[6]~output .bus_hold = "false";
defparam \register_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \register_enables[7]~output (
	.i(\instr_decoder|register_enables[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[7]~output .bus_hold = "false";
defparam \register_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \register_enables[8]~output (
	.i(\instr_decoder|register_enables[8]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[8]~output .bus_hold = "false";
defparam \register_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \NOPC8~output (
	.i(\instr_decoder|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \NOPCF~output (
	.i(\instr_decoder|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \NOPD8~output (
	.i(\instr_decoder|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \NOPDF~output (
	.i(\instr_decoder|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \start_hold~output (
	.i(\prog_sequencer|start_hold~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \start_hold~output .bus_hold = "false";
defparam \start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \end_hold~output (
	.i(\prog_sequencer|end_hold~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \end_hold~output .bus_hold = "false";
defparam \end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \hold~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold~output_o ),
	.obar());
// synopsys translate_off
defparam \hold~output .bus_hold = "false";
defparam \hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \hold_out~output (
	.i(\prog_sequencer|hold_out~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_out~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_out~output .bus_hold = "false";
defparam \hold_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \cache_wren~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wren~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wren~output .bus_hold = "false";
defparam \cache_wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reset_1shot~output (
	.i(\prog_sequencer|reset_1shot [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reset_1shot~output_o ),
	.obar());
// synopsys translate_off
defparam \reset_1shot~output .bus_hold = "false";
defparam \reset_1shot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \sync_reset_1~output (
	.i(\prog_sequencer|sync_reset_1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset_1~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset_1~output .bus_hold = "false";
defparam \sync_reset_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \cache_wroffset[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[0]~output .bus_hold = "false";
defparam \cache_wroffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \cache_wroffset[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[1]~output .bus_hold = "false";
defparam \cache_wroffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \cache_wroffset[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[2]~output .bus_hold = "false";
defparam \cache_wroffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \cache_wroffset[3]~output (
	.i(\prog_sequencer|cache_wroffset [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[3]~output .bus_hold = "false";
defparam \cache_wroffset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \cache_wroffset[4]~output (
	.i(\prog_sequencer|cache_wroffset [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[4]~output .bus_hold = "false";
defparam \cache_wroffset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \cache_rdoffset[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[0]~output .bus_hold = "false";
defparam \cache_rdoffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \cache_rdoffset[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[1]~output .bus_hold = "false";
defparam \cache_rdoffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \cache_rdoffset[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[2]~output .bus_hold = "false";
defparam \cache_rdoffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \cache_rdoffset[3]~output (
	.i(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[3]~output .bus_hold = "false";
defparam \cache_rdoffset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \cache_rdoffset[4]~output (
	.i(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[4]~output .bus_hold = "false";
defparam \cache_rdoffset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \hold_count[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[0]~output .bus_hold = "false";
defparam \hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \hold_count[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[1]~output .bus_hold = "false";
defparam \hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \hold_count[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[2]~output .bus_hold = "false";
defparam \hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \hold_count[3]~output (
	.i(\prog_sequencer|cache_wroffset [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[3]~output .bus_hold = "false";
defparam \hold_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \hold_count[4]~output (
	.i(\prog_sequencer|cache_wroffset [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[4]~output .bus_hold = "false";
defparam \hold_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y45_N1
dffeas sync_reset(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_reset.is_wysiwyg = "true";
defparam sync_reset.power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N3
dffeas \prog_sequencer|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[4] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N10
cycloneive_lcell_comb \prog_sequencer|cache_wren~feeder (
// Equation(s):
// \prog_sequencer|cache_wren~feeder_combout  = \prog_sequencer|hold_out~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|hold_out~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wren~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wren~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|cache_wren~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N11
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wren~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N12
cycloneive_lcell_comb \prog_sequencer|Add1~0 (
// Equation(s):
// \prog_sequencer|Add1~0_combout  = (\prog_sequencer|pc [0] & (\prog_sequencer|cache_wren~q  $ (GND))) # (!\prog_sequencer|pc [0] & (!\prog_sequencer|cache_wren~q  & VCC))
// \prog_sequencer|Add1~1  = CARRY((\prog_sequencer|pc [0] & !\prog_sequencer|cache_wren~q ))

	.dataa(\prog_sequencer|pc [0]),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~0_combout ),
	.cout(\prog_sequencer|Add1~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~0 .lut_mask = 16'h9922;
defparam \prog_sequencer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N29
dffeas \prog_sequencer|sync_reset_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sync_reset~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1[0] .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N24
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[4]~2 (
// Equation(s):
// \prog_sequencer|cache_wroffset[4]~2_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|sync_reset_1 [0]) # (!\sync_reset~q )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|sync_reset_1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4]~2 .lut_mask = 16'hA2A2;
defparam \prog_sequencer|cache_wroffset[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N6
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[4]~1 (
// Equation(s):
// \prog_sequencer|cache_wroffset[4]~1_combout  = (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|Equal3~0_combout  & ((\prog_sequencer|sync_reset_1 [0]) # (!\sync_reset~q ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|Equal3~0_combout ),
	.datac(\prog_sequencer|sync_reset_1 [0]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4]~1 .lut_mask = 16'h1011;
defparam \prog_sequencer|cache_wroffset[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N12
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[1]~3 (
// Equation(s):
// \prog_sequencer|cache_wroffset[1]~3_combout  = (\prog_sequencer|cache_wroffset [1] & ((\prog_sequencer|cache_wroffset[4]~1_combout ) # ((\prog_sequencer|cache_wroffset[4]~2_combout  & !\prog_sequencer|cache_wroffset [0])))) # 
// (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset[4]~2_combout  & ((\prog_sequencer|cache_wroffset [0]))))

	.dataa(\prog_sequencer|cache_wroffset[4]~2_combout ),
	.datab(\prog_sequencer|cache_wroffset[4]~1_combout ),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1]~3 .lut_mask = 16'hCAE0;
defparam \prog_sequencer|cache_wroffset[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y39_N13
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N10
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'hF000;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N0
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[2]~4 (
// Equation(s):
// \prog_sequencer|cache_wroffset[2]~4_combout  = (\prog_sequencer|cache_wroffset [2] & ((\prog_sequencer|cache_wroffset[4]~1_combout ) # ((\prog_sequencer|cache_wroffset[4]~2_combout  & !\prog_sequencer|Add0~0_combout )))) # (!\prog_sequencer|cache_wroffset 
// [2] & (\prog_sequencer|cache_wroffset[4]~2_combout  & ((\prog_sequencer|Add0~0_combout ))))

	.dataa(\prog_sequencer|cache_wroffset[4]~2_combout ),
	.datab(\prog_sequencer|cache_wroffset[4]~1_combout ),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|Add0~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2]~4 .lut_mask = 16'hCAE0;
defparam \prog_sequencer|cache_wroffset[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y39_N1
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N20
cycloneive_lcell_comb \cache|ShiftLeft0~16 (
// Equation(s):
// \cache|ShiftLeft0~16_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~16 .lut_mask = 16'h8080;
defparam \cache|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N2
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[3]~5 (
// Equation(s):
// \prog_sequencer|cache_wroffset[3]~5_combout  = (\prog_sequencer|cache_wroffset [3] & ((\prog_sequencer|cache_wroffset[4]~1_combout ) # ((\prog_sequencer|cache_wroffset[4]~2_combout  & !\cache|ShiftLeft0~16_combout )))) # (!\prog_sequencer|cache_wroffset 
// [3] & (\prog_sequencer|cache_wroffset[4]~2_combout  & ((\cache|ShiftLeft0~16_combout ))))

	.dataa(\prog_sequencer|cache_wroffset[4]~2_combout ),
	.datab(\prog_sequencer|cache_wroffset[4]~1_combout ),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\cache|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[3]~5 .lut_mask = 16'hCAE0;
defparam \prog_sequencer|cache_wroffset[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y39_N3
dffeas \prog_sequencer|cache_wroffset[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[3] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N22
cycloneive_lcell_comb \prog_sequencer|Add0~1 (
// Equation(s):
// \prog_sequencer|Add0~1_combout  = \prog_sequencer|cache_wroffset [4] $ (((\prog_sequencer|Add0~0_combout  & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [3]))))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~1 .lut_mask = 16'h78F0;
defparam \prog_sequencer|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N8
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[4]~6 (
// Equation(s):
// \prog_sequencer|cache_wroffset[4]~6_combout  = (\prog_sequencer|Add0~1_combout  & ((\prog_sequencer|cache_wroffset[4]~2_combout ) # ((\prog_sequencer|cache_wroffset[4]~1_combout  & \prog_sequencer|cache_wroffset [4])))) # (!\prog_sequencer|Add0~1_combout  
// & (\prog_sequencer|cache_wroffset[4]~1_combout  & (\prog_sequencer|cache_wroffset [4])))

	.dataa(\prog_sequencer|Add0~1_combout ),
	.datab(\prog_sequencer|cache_wroffset[4]~1_combout ),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset[4]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4]~6 .lut_mask = 16'hEAC0;
defparam \prog_sequencer|cache_wroffset[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y39_N9
dffeas \prog_sequencer|cache_wroffset[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[4] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N4
cycloneive_lcell_comb \prog_sequencer|Equal3~0 (
// Equation(s):
// \prog_sequencer|Equal3~0_combout  = (\prog_sequencer|Add0~0_combout  & (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [4] & \prog_sequencer|cache_wroffset [3])))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal3~0 .lut_mask = 16'h8000;
defparam \prog_sequencer|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N16
cycloneive_lcell_comb \prog_sequencer|reset_1shot[0] (
// Equation(s):
// \prog_sequencer|reset_1shot [0] = (\sync_reset~q  & !\prog_sequencer|sync_reset_1 [0])

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|sync_reset_1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|reset_1shot [0]),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|reset_1shot[0] .lut_mask = 16'h0C0C;
defparam \prog_sequencer|reset_1shot[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N20
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[0]~0 (
// Equation(s):
// \prog_sequencer|cache_wroffset[0]~0_combout  = (!\prog_sequencer|reset_1shot [0] & ((\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|cache_wroffset [0]))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|Equal3~0_combout  & 
// \prog_sequencer|cache_wroffset [0]))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|Equal3~0_combout ),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|reset_1shot [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0]~0 .lut_mask = 16'h001A;
defparam \prog_sequencer|cache_wroffset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N21
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N20
cycloneive_lcell_comb \prog_sequencer|Add1~8 (
// Equation(s):
// \prog_sequencer|Add1~8_combout  = (\prog_sequencer|pc [4] & (\prog_sequencer|Add1~7  $ (GND))) # (!\prog_sequencer|pc [4] & (!\prog_sequencer|Add1~7  & VCC))
// \prog_sequencer|Add1~9  = CARRY((\prog_sequencer|pc [4] & !\prog_sequencer|Add1~7 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~7 ),
	.combout(\prog_sequencer|Add1~8_combout ),
	.cout(\prog_sequencer|Add1~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~8 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N22
cycloneive_lcell_comb \prog_sequencer|Add1~10 (
// Equation(s):
// \prog_sequencer|Add1~10_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add1~9 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add1~9 ) # (GND)))
// \prog_sequencer|Add1~11  = CARRY((!\prog_sequencer|Add1~9 ) # (!\prog_sequencer|pc [5]))

	.dataa(\prog_sequencer|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~9 ),
	.combout(\prog_sequencer|Add1~10_combout ),
	.cout(\prog_sequencer|Add1~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~10 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N24
cycloneive_lcell_comb \prog_sequencer|Add1~12 (
// Equation(s):
// \prog_sequencer|Add1~12_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add1~11  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add1~11  & VCC))
// \prog_sequencer|Add1~13  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add1~11 ))

	.dataa(\prog_sequencer|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~11 ),
	.combout(\prog_sequencer|Add1~12_combout ),
	.cout(\prog_sequencer|Add1~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~12 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N24
cycloneive_lcell_comb \cache|ShiftLeft0~35 (
// Equation(s):
// \cache|ShiftLeft0~35_combout  = (!\prog_sequencer|cache_wroffset [4] & \prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~35 .lut_mask = 16'h0F00;
defparam \cache|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N22
cycloneive_lcell_comb \cache|ShiftLeft0~38 (
// Equation(s):
// \cache|ShiftLeft0~38_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~38 .lut_mask = 16'h0100;
defparam \cache|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~1 (
// Equation(s):
// \prog_sequencer|rom_address[1]~1_combout  = (!\prog_sequencer|start_hold~0_combout  & (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|cache_wroffset [1] $ (\prog_sequencer|cache_wroffset [0]))))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~1 .lut_mask = 16'h0006;
defparam \prog_sequencer|rom_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N16
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~2 (
// Equation(s):
// \prog_sequencer|rom_address[2]~2_combout  = (!\prog_sequencer|start_hold~0_combout  & (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|Add0~0_combout  $ (\prog_sequencer|cache_wroffset [2]))))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~2 .lut_mask = 16'h0006;
defparam \prog_sequencer|rom_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~3 (
// Equation(s):
// \prog_sequencer|rom_address[3]~3_combout  = (!\prog_sequencer|start_hold~0_combout  & (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|cache_wroffset [3] $ (\cache|ShiftLeft0~16_combout ))))

	.dataa(\prog_sequencer|cache_wroffset [3]),
	.datab(\cache|ShiftLeft0~16_combout ),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~3 .lut_mask = 16'h0006;
defparam \prog_sequencer|rom_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N14
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~4 (
// Equation(s):
// \prog_sequencer|rom_address[4]~4_combout  = (!\prog_sequencer|start_hold~0_combout  & (\prog_sequencer|Add0~1_combout  & !\prog_sequencer|start_hold~2_combout ))

	.dataa(\prog_sequencer|start_hold~0_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|Add0~1_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~4 .lut_mask = 16'h0050;
defparam \prog_sequencer|rom_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \prog_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|pm_address[7]~3_combout ,\prog_sequencer|pm_address[6]~2_combout ,\prog_sequencer|pm_address[5]~1_combout ,\prog_sequencer|rom_address[4]~4_combout ,\prog_sequencer|rom_address[3]~3_combout ,\prog_sequencer|rom_address[2]~2_combout ,
\prog_sequencer|rom_address[1]~1_combout ,\prog_sequencer|rom_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_for_cache_Lab5.hex";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_plc1:auto_generated|ALTSYNCRAM";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000EA003DC00C90027800200000000000000000000000000000000000000000000000000000000000000000000000E90000000000000000000000000000000000000000000000000000E80000000F90;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0344008E0000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
cycloneive_lcell_comb \cache|ShiftLeft0~24 (
// Equation(s):
// \cache|ShiftLeft0~24_combout  = (\prog_sequencer|cache_wroffset [3] & !\prog_sequencer|cache_wroffset [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~24 .lut_mask = 16'h00F0;
defparam \cache|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N4
cycloneive_lcell_comb \cache|ShiftLeft0~37 (
// Equation(s):
// \cache|ShiftLeft0~37_combout  = (!\prog_sequencer|cache_wroffset [4] & (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~24_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [4]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~24_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~37 .lut_mask = 16'h1000;
defparam \cache|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N0
cycloneive_lcell_comb \cache|ShiftLeft0~36 (
// Equation(s):
// \cache|ShiftLeft0~36_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~36 .lut_mask = 16'h0200;
defparam \cache|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N22
cycloneive_lcell_comb \cache|ShiftLeft0~51 (
// Equation(s):
// \cache|ShiftLeft0~51_combout  = (!\prog_sequencer|cache_wroffset [4] & (\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~24_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [4]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~24_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~51 .lut_mask = 16'h4000;
defparam \cache|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~51_combout ,\cache|ShiftLeft0~36_combout ,\cache|ShiftLeft0~37_combout ,\cache|ShiftLeft0~38_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N12
cycloneive_lcell_comb \cache|Mux3~10 (
// Equation(s):
// \cache|Mux3~10_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [76])) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [68])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [76]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [68]),
	.cin(gnd),
	.combout(\cache|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~10 .lut_mask = 16'hD9C8;
defparam \cache|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N22
cycloneive_lcell_comb \cache|Mux3~11 (
// Equation(s):
// \cache|Mux3~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux3~10_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [92]))) # (!\cache|Mux3~10_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [84])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux3~10_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [84]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [92]),
	.datad(\cache|Mux3~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~11 .lut_mask = 16'hF388;
defparam \cache|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N14
cycloneive_lcell_comb \cache|ShiftLeft0~49 (
// Equation(s):
// \cache|ShiftLeft0~49_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~49 .lut_mask = 16'h1000;
defparam \cache|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N10
cycloneive_lcell_comb \cache|ShiftLeft0~47 (
// Equation(s):
// \cache|ShiftLeft0~47_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & (\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~47 .lut_mask = 16'h4000;
defparam \cache|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N16
cycloneive_lcell_comb \cache|ShiftLeft0~48 (
// Equation(s):
// \cache|ShiftLeft0~48_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~48 .lut_mask = 16'h2000;
defparam \cache|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N2
cycloneive_lcell_comb \cache|ShiftLeft0~53 (
// Equation(s):
// \cache|ShiftLeft0~53_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [0] & (\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~35_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~53 .lut_mask = 16'h8000;
defparam \cache|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~53_combout ,\cache|ShiftLeft0~48_combout ,\cache|ShiftLeft0~47_combout ,\cache|ShiftLeft0~49_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 96;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 96;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N8
cycloneive_lcell_comb \cache|Mux3~17 (
// Equation(s):
// \cache|Mux3~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [116]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [100]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [100]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [116]),
	.cin(gnd),
	.combout(\cache|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~17 .lut_mask = 16'hDC98;
defparam \cache|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \cache|Mux3~18 (
// Equation(s):
// \cache|Mux3~18_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux3~17_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [124])) # (!\cache|Mux3~17_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [108]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux3~17_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [124]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [108]),
	.datad(\cache|Mux3~17_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~18 .lut_mask = 16'hBBC0;
defparam \cache|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
cycloneive_lcell_comb \cache|ShiftLeft0~39 (
// Equation(s):
// \cache|ShiftLeft0~39_combout  = (!\prog_sequencer|cache_wroffset [3] & !\prog_sequencer|cache_wroffset [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\prog_sequencer|cache_wroffset [4]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~39 .lut_mask = 16'h000F;
defparam \cache|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \cache|ShiftLeft0~45 (
// Equation(s):
// \cache|ShiftLeft0~45_combout  = (!\prog_sequencer|cache_wroffset [2] & (\cache|ShiftLeft0~39_combout  & (!\prog_sequencer|cache_wroffset [1] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\cache|ShiftLeft0~39_combout ),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~45 .lut_mask = 16'h0004;
defparam \cache|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \cache|ShiftLeft0~44 (
// Equation(s):
// \cache|ShiftLeft0~44_combout  = (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~39_combout  & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\cache|ShiftLeft0~39_combout ),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~44 .lut_mask = 16'h0400;
defparam \cache|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \cache|ShiftLeft0~43 (
// Equation(s):
// \cache|ShiftLeft0~43_combout  = (!\prog_sequencer|cache_wroffset [2] & (\cache|ShiftLeft0~39_combout  & (\prog_sequencer|cache_wroffset [1] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\cache|ShiftLeft0~39_combout ),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~43 .lut_mask = 16'h0040;
defparam \cache|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N26
cycloneive_lcell_comb \cache|ShiftLeft0~46 (
// Equation(s):
// \cache|ShiftLeft0~46_combout  = (\prog_sequencer|Add0~0_combout  & (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [4] & !\prog_sequencer|cache_wroffset [3])))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~46 .lut_mask = 16'h0002;
defparam \cache|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~46_combout ,\cache|ShiftLeft0~43_combout ,\cache|ShiftLeft0~44_combout ,\cache|ShiftLeft0~45_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \cache|Mux3~14 (
// Equation(s):
// \cache|Mux3~14_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [12])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [12]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cache|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~14 .lut_mask = 16'hB9A8;
defparam \cache|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \cache|Mux3~15 (
// Equation(s):
// \cache|Mux3~15_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux3~14_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [28]))) # (!\cache|Mux3~14_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [20])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux3~14_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [20]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux3~14_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\cache|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~15 .lut_mask = 16'hF838;
defparam \cache|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N12
cycloneive_lcell_comb \cache|ShiftLeft0~42 (
// Equation(s):
// \cache|ShiftLeft0~42_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\cache|ShiftLeft0~39_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\cache|ShiftLeft0~39_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~42 .lut_mask = 16'h0020;
defparam \cache|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N4
cycloneive_lcell_comb \cache|ShiftLeft0~40 (
// Equation(s):
// \cache|ShiftLeft0~40_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\cache|ShiftLeft0~39_combout  & !\prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\cache|ShiftLeft0~39_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~40 .lut_mask = 16'h0080;
defparam \cache|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N26
cycloneive_lcell_comb \cache|ShiftLeft0~41 (
// Equation(s):
// \cache|ShiftLeft0~41_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & (\cache|ShiftLeft0~39_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\cache|ShiftLeft0~39_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~41 .lut_mask = 16'h2000;
defparam \cache|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N20
cycloneive_lcell_comb \cache|ShiftLeft0~52 (
// Equation(s):
// \cache|ShiftLeft0~52_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & (\cache|ShiftLeft0~39_combout  & \prog_sequencer|cache_wroffset [1])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\cache|ShiftLeft0~39_combout ),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~52 .lut_mask = 16'h8000;
defparam \cache|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~52_combout ,\cache|ShiftLeft0~41_combout ,\cache|ShiftLeft0~40_combout ,\cache|ShiftLeft0~42_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \cache|Mux3~12 (
// Equation(s):
// \cache|Mux3~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [52])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [36])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [52]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\cache|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~12 .lut_mask = 16'hD9C8;
defparam \cache|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \cache|Mux3~13 (
// Equation(s):
// \cache|Mux3~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux3~12_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [60])) # (!\cache|Mux3~12_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [44]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux3~12_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [60]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [44]),
	.datac(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datad(\cache|Mux3~12_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~13 .lut_mask = 16'hAFC0;
defparam \cache|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \cache|Mux3~16 (
// Equation(s):
// \cache|Mux3~16_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux3~13_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|Mux3~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux3~15_combout ),
	.datad(\cache|Mux3~13_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~16 .lut_mask = 16'hDC98;
defparam \cache|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \cache|Mux3~19 (
// Equation(s):
// \cache|Mux3~19_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux3~16_combout  & ((\cache|Mux3~18_combout ))) # (!\cache|Mux3~16_combout  & (\cache|Mux3~11_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (((\cache|Mux3~16_combout ))))

	.dataa(\cache|Mux3~11_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux3~18_combout ),
	.datad(\cache|Mux3~16_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~19 .lut_mask = 16'hF388;
defparam \cache|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N14
cycloneive_lcell_comb \cache|ShiftLeft0~21 (
// Equation(s):
// \cache|ShiftLeft0~21_combout  = (!\prog_sequencer|cache_wroffset [3] & \prog_sequencer|cache_wroffset [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\prog_sequencer|cache_wroffset [4]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~21 .lut_mask = 16'h0F00;
defparam \cache|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \cache|ShiftLeft0~22 (
// Equation(s):
// \cache|ShiftLeft0~22_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~21_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~22 .lut_mask = 16'h0200;
defparam \cache|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N10
cycloneive_lcell_comb \cache|ShiftLeft0~17 (
// Equation(s):
// \cache|ShiftLeft0~17_combout  = (\prog_sequencer|cache_wroffset [4] & (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [1] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [4]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~17 .lut_mask = 16'h0080;
defparam \cache|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N28
cycloneive_lcell_comb \cache|ShiftLeft0~18 (
// Equation(s):
// \cache|ShiftLeft0~18_combout  = (!\prog_sequencer|cache_wroffset [3] & \cache|ShiftLeft0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\cache|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~18 .lut_mask = 16'h0F00;
defparam \cache|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N30
cycloneive_lcell_comb \cache|ShiftLeft0~19 (
// Equation(s):
// \cache|ShiftLeft0~19_combout  = (\prog_sequencer|cache_wroffset [4] & \prog_sequencer|cache_wroffset [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~19 .lut_mask = 16'hF000;
defparam \cache|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \cache|ShiftLeft0~20 (
// Equation(s):
// \cache|ShiftLeft0~20_combout  = (!\prog_sequencer|cache_wroffset [2] & (\cache|ShiftLeft0~19_combout  & (\prog_sequencer|cache_wroffset [1] & !\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\cache|ShiftLeft0~19_combout ),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~20 .lut_mask = 16'h0040;
defparam \cache|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
cycloneive_lcell_comb \cache|ShiftLeft0~23 (
// Equation(s):
// \cache|ShiftLeft0~23_combout  = (\prog_sequencer|cache_wroffset [3] & \cache|ShiftLeft0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [3]),
	.datad(\cache|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~23 .lut_mask = 16'hF000;
defparam \cache|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~23_combout ,\cache|ShiftLeft0~20_combout ,\cache|ShiftLeft0~18_combout ,\cache|ShiftLeft0~22_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \cache|Mux3~0 (
// Equation(s):
// \cache|Mux3~0_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [212])) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [148])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [212]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [148]),
	.cin(gnd),
	.combout(\cache|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~0 .lut_mask = 16'hD9C8;
defparam \cache|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \cache|Mux3~1 (
// Equation(s):
// \cache|Mux3~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux3~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [244])) # (!\cache|Mux3~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [180]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux3~0_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [244]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [180]),
	.datad(\cache|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~1 .lut_mask = 16'hBBC0;
defparam \cache|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N14
cycloneive_lcell_comb \cache|ShiftLeft0~34 (
// Equation(s):
// \cache|ShiftLeft0~34_combout  = (\prog_sequencer|Add0~0_combout  & (!\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [4] & !\prog_sequencer|cache_wroffset [3])))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~34 .lut_mask = 16'h0020;
defparam \cache|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N28
cycloneive_lcell_comb \cache|ShiftLeft0~33 (
// Equation(s):
// \cache|ShiftLeft0~33_combout  = (\prog_sequencer|Add0~0_combout  & (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [4] & !\prog_sequencer|cache_wroffset [3])))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [4]),
	.datad(\prog_sequencer|cache_wroffset [3]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~33 .lut_mask = 16'h0080;
defparam \cache|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneive_lcell_comb \cache|ShiftLeft0~50 (
// Equation(s):
// \cache|ShiftLeft0~50_combout  = (\prog_sequencer|cache_wroffset [4] & (\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~24_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [4]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~24_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~50 .lut_mask = 16'h8000;
defparam \cache|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\prog_sequencer|Equal3~0_combout ,\cache|ShiftLeft0~50_combout ,\cache|ShiftLeft0~33_combout ,\cache|ShiftLeft0~34_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 152;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 152;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
cycloneive_lcell_comb \cache|Mux3~7 (
// Equation(s):
// \cache|Mux3~7_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [188])) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [156])))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [188]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [156]),
	.cin(gnd),
	.combout(\cache|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~7 .lut_mask = 16'hD9C8;
defparam \cache|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \cache|Mux3~8 (
// Equation(s):
// \cache|Mux3~8_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux3~7_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [252])) # (!\cache|Mux3~7_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [220]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux3~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [252]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [220]),
	.datad(\cache|Mux3~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~8 .lut_mask = 16'hDDA0;
defparam \cache|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N16
cycloneive_lcell_comb \cache|ShiftLeft0~27 (
// Equation(s):
// \cache|ShiftLeft0~27_combout  = (\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~21_combout  & !\prog_sequencer|cache_wroffset [2])))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~21_combout ),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~27 .lut_mask = 16'h0020;
defparam \cache|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
cycloneive_lcell_comb \cache|ShiftLeft0~26 (
// Equation(s):
// \cache|ShiftLeft0~26_combout  = (\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~21_combout  & \prog_sequencer|cache_wroffset [2])))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~21_combout ),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~26 .lut_mask = 16'h2000;
defparam \cache|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
cycloneive_lcell_comb \cache|ShiftLeft0~25 (
// Equation(s):
// \cache|ShiftLeft0~25_combout  = (\prog_sequencer|cache_wroffset [4] & (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~24_combout  & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [4]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~24_combout ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~25 .lut_mask = 16'h2000;
defparam \cache|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \cache|ShiftLeft0~28 (
// Equation(s):
// \cache|ShiftLeft0~28_combout  = (\prog_sequencer|cache_wroffset [2] & (\cache|ShiftLeft0~19_combout  & (!\prog_sequencer|cache_wroffset [1] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [2]),
	.datab(\cache|ShiftLeft0~19_combout ),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~28 .lut_mask = 16'h0800;
defparam \cache|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~28_combout ,\cache|ShiftLeft0~25_combout ,\cache|ShiftLeft0~26_combout ,\cache|ShiftLeft0~27_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 136;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 136;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \cache|Mux3~2 (
// Equation(s):
// \cache|Mux3~2_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [172])) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [140])))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [172]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [140]),
	.cin(gnd),
	.combout(\cache|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~2 .lut_mask = 16'hD9C8;
defparam \cache|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \cache|Mux3~3 (
// Equation(s):
// \cache|Mux3~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux3~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [236]))) # (!\cache|Mux3~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [204])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux3~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [204]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [236]),
	.datad(\cache|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~3 .lut_mask = 16'hF588;
defparam \cache|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \cache|ShiftLeft0~31 (
// Equation(s):
// \cache|ShiftLeft0~31_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~21_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~31 .lut_mask = 16'h0100;
defparam \cache|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N6
cycloneive_lcell_comb \cache|ShiftLeft0~29 (
// Equation(s):
// \cache|ShiftLeft0~29_combout  = (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [1] & (\cache|ShiftLeft0~21_combout  & \prog_sequencer|cache_wroffset [2])))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\cache|ShiftLeft0~21_combout ),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~29 .lut_mask = 16'h1000;
defparam \cache|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N24
cycloneive_lcell_comb \cache|ShiftLeft0~30 (
// Equation(s):
// \cache|ShiftLeft0~30_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~19_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~30 .lut_mask = 16'h0100;
defparam \cache|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N6
cycloneive_lcell_comb \cache|ShiftLeft0~32 (
// Equation(s):
// \cache|ShiftLeft0~32_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [0] & (\prog_sequencer|cache_wroffset [2] & \cache|ShiftLeft0~19_combout )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\cache|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~32 .lut_mask = 16'h1000;
defparam \cache|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\cache|ShiftLeft0~32_combout ,\cache|ShiftLeft0~30_combout ,\cache|ShiftLeft0~29_combout ,\cache|ShiftLeft0~31_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "cache:cache|two_port_ram:two_port_ram|altsyncram:altsyncram_component|altsyncram_6cq1:auto_generated|ALTSYNCRAM";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_mask_width = 4;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_size = 9;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 36;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 1;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 32;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 256;
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \cache|two_port_ram|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \cache|Mux3~4 (
// Equation(s):
// \cache|Mux3~4_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [196])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [132]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [196]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [132]),
	.cin(gnd),
	.combout(\cache|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \cache|Mux3~5 (
// Equation(s):
// \cache|Mux3~5_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux3~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [228]))) # (!\cache|Mux3~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [164])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux3~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [164]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [228]),
	.datad(\cache|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~5 .lut_mask = 16'hF588;
defparam \cache|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \cache|Mux3~6 (
// Equation(s):
// \cache|Mux3~6_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|Mux3~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|Mux3~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux3~3_combout ),
	.datad(\cache|Mux3~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~6 .lut_mask = 16'hB9A8;
defparam \cache|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \cache|Mux3~9 (
// Equation(s):
// \cache|Mux3~9_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux3~6_combout  & ((\cache|Mux3~8_combout ))) # (!\cache|Mux3~6_combout  & (\cache|Mux3~1_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (((\cache|Mux3~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|Mux3~1_combout ),
	.datac(\cache|Mux3~8_combout ),
	.datad(\cache|Mux3~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~9 .lut_mask = 16'hF588;
defparam \cache|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \instr_decoder|ir~4 (
// Equation(s):
// \instr_decoder|ir~4_combout  = (!\prog_sequencer|hold_out~combout  & ((\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux3~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux3~19_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux3~19_combout ),
	.datad(\cache|Mux3~9_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~4 .lut_mask = 16'h3210;
defparam \instr_decoder|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas \instr_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[4] .is_wysiwyg = "true";
defparam \instr_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N30
cycloneive_lcell_comb \cache|Mux0~17 (
// Equation(s):
// \cache|Mux0~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [111])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [103]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [111]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [103]),
	.cin(gnd),
	.combout(\cache|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~17 .lut_mask = 16'hB9A8;
defparam \cache|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \cache|Mux0~18 (
// Equation(s):
// \cache|Mux0~18_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux0~17_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [127]))) # (!\cache|Mux0~17_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [119])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux0~17_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [119]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux0~17_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [127]),
	.cin(gnd),
	.combout(\cache|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~18 .lut_mask = 16'hF838;
defparam \cache|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N14
cycloneive_lcell_comb \cache|Mux0~12 (
// Equation(s):
// \cache|Mux0~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [87]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [71]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [71]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [87]),
	.cin(gnd),
	.combout(\cache|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~12 .lut_mask = 16'hDC98;
defparam \cache|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N4
cycloneive_lcell_comb \cache|Mux0~13 (
// Equation(s):
// \cache|Mux0~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux0~12_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [95])) # (!\cache|Mux0~12_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [79]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux0~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [95]),
	.datac(\cache|Mux0~12_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [79]),
	.cin(gnd),
	.combout(\cache|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~13 .lut_mask = 16'hDAD0;
defparam \cache|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \cache|Mux0~14 (
// Equation(s):
// \cache|Mux0~14_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [23])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [7])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\cache|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~14 .lut_mask = 16'hD9C8;
defparam \cache|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N20
cycloneive_lcell_comb \cache|Mux0~15 (
// Equation(s):
// \cache|Mux0~15_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux0~14_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [31])) # (!\cache|Mux0~14_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [15]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux0~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [15]),
	.datad(\cache|Mux0~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~15 .lut_mask = 16'hDDA0;
defparam \cache|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N26
cycloneive_lcell_comb \cache|Mux0~16 (
// Equation(s):
// \cache|Mux0~16_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|Mux0~13_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|Mux0~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux0~13_combout ),
	.datad(\cache|Mux0~15_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~16 .lut_mask = 16'hB9A8;
defparam \cache|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \cache|Mux0~10 (
// Equation(s):
// \cache|Mux0~10_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [47])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [39])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [39]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [47]),
	.cin(gnd),
	.combout(\cache|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~10 .lut_mask = 16'hBA98;
defparam \cache|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N16
cycloneive_lcell_comb \cache|Mux0~11 (
// Equation(s):
// \cache|Mux0~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux0~10_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [63]))) # (!\cache|Mux0~10_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [55])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux0~10_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [55]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux0~10_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [63]),
	.cin(gnd),
	.combout(\cache|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~11 .lut_mask = 16'hF838;
defparam \cache|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N10
cycloneive_lcell_comb \cache|Mux0~19 (
// Equation(s):
// \cache|Mux0~19_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux0~16_combout  & (\cache|Mux0~18_combout )) # (!\cache|Mux0~16_combout  & ((\cache|Mux0~11_combout ))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (((\cache|Mux0~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|Mux0~18_combout ),
	.datac(\cache|Mux0~16_combout ),
	.datad(\cache|Mux0~11_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~19 .lut_mask = 16'hDAD0;
defparam \cache|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N28
cycloneive_lcell_comb \cache|Mux0~4 (
// Equation(s):
// \cache|Mux0~4_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [167]))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [135]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [135]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [167]),
	.cin(gnd),
	.combout(\cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~4 .lut_mask = 16'hDC98;
defparam \cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \cache|Mux0~5 (
// Equation(s):
// \cache|Mux0~5_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux0~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [231])) # (!\cache|Mux0~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [199]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux0~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [231]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [199]),
	.datad(\cache|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~5 .lut_mask = 16'hDDA0;
defparam \cache|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N0
cycloneive_lcell_comb \cache|Mux0~2 (
// Equation(s):
// \cache|Mux0~2_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [183]))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [151]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [151]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [183]),
	.cin(gnd),
	.combout(\cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~2 .lut_mask = 16'hDC98;
defparam \cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \cache|Mux0~3 (
// Equation(s):
// \cache|Mux0~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux0~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [247]))) # (!\cache|Mux0~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [215])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux0~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [215]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [247]),
	.datad(\cache|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~3 .lut_mask = 16'hF588;
defparam \cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \cache|Mux0~6 (
// Equation(s):
// \cache|Mux0~6_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux0~3_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|Mux0~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux0~5_combout ),
	.datad(\cache|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~6 .lut_mask = 16'hDC98;
defparam \cache|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N2
cycloneive_lcell_comb \cache|Mux0~0 (
// Equation(s):
// \cache|Mux0~0_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [207])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [143]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [207]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [143]),
	.cin(gnd),
	.combout(\cache|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~0 .lut_mask = 16'hB9A8;
defparam \cache|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N30
cycloneive_lcell_comb \cache|Mux0~1 (
// Equation(s):
// \cache|Mux0~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux0~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [239])) # (!\cache|Mux0~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [175]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux0~0_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [239]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [175]),
	.datad(\cache|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~1 .lut_mask = 16'hBBC0;
defparam \cache|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
cycloneive_lcell_comb \cache|Mux0~7 (
// Equation(s):
// \cache|Mux0~7_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [223])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [159]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [223]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [159]),
	.cin(gnd),
	.combout(\cache|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~7 .lut_mask = 16'hB9A8;
defparam \cache|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
cycloneive_lcell_comb \cache|Mux0~8 (
// Equation(s):
// \cache|Mux0~8_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux0~7_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [255]))) # (!\cache|Mux0~7_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [191])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux0~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [191]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [255]),
	.datad(\cache|Mux0~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~8 .lut_mask = 16'hF388;
defparam \cache|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N2
cycloneive_lcell_comb \cache|Mux0~9 (
// Equation(s):
// \cache|Mux0~9_combout  = (\cache|Mux0~6_combout  & (((\cache|Mux0~8_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout ))) # (!\cache|Mux0~6_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|Mux0~1_combout )))

	.dataa(\cache|Mux0~6_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux0~1_combout ),
	.datad(\cache|Mux0~8_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~9 .lut_mask = 16'hEA62;
defparam \cache|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \instr_decoder|ir~3 (
// Equation(s):
// \instr_decoder|ir~3_combout  = (\prog_sequencer|hold_out~combout ) # ((\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux0~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux0~19_combout )))

	.dataa(\cache|Mux0~19_combout ),
	.datab(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datac(\prog_sequencer|hold_out~combout ),
	.datad(\cache|Mux0~9_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~3 .lut_mask = 16'hFEF2;
defparam \instr_decoder|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N9
dffeas \instr_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[7] .is_wysiwyg = "true";
defparam \instr_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \cache|Mux1~0 (
// Equation(s):
// \cache|Mux1~0_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [214])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [150]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [214]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [150]),
	.cin(gnd),
	.combout(\cache|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~0 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N6
cycloneive_lcell_comb \cache|Mux1~1 (
// Equation(s):
// \cache|Mux1~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux1~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [246])) # (!\cache|Mux1~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [182]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux1~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [246]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [182]),
	.datad(\cache|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~1 .lut_mask = 16'hDDA0;
defparam \cache|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \cache|Mux1~4 (
// Equation(s):
// \cache|Mux1~4_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [198]))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [134]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [134]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [198]),
	.cin(gnd),
	.combout(\cache|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~4 .lut_mask = 16'hDC98;
defparam \cache|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N4
cycloneive_lcell_comb \cache|Mux1~5 (
// Equation(s):
// \cache|Mux1~5_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux1~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [230])) # (!\cache|Mux1~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [166]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux1~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [230]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [166]),
	.datad(\cache|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~5 .lut_mask = 16'hDDA0;
defparam \cache|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \cache|Mux1~2 (
// Equation(s):
// \cache|Mux1~2_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [174])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [142]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [174]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [142]),
	.cin(gnd),
	.combout(\cache|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~2 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \cache|Mux1~3 (
// Equation(s):
// \cache|Mux1~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux1~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [238])) # (!\cache|Mux1~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [206]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux1~2_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [238]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [206]),
	.datad(\cache|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~3 .lut_mask = 16'hBBC0;
defparam \cache|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N14
cycloneive_lcell_comb \cache|Mux1~6 (
// Equation(s):
// \cache|Mux1~6_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux1~3_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|Mux1~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux1~5_combout ),
	.datad(\cache|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~6 .lut_mask = 16'hDC98;
defparam \cache|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
cycloneive_lcell_comb \cache|Mux1~7 (
// Equation(s):
// \cache|Mux1~7_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\prog_sequencer|cache_rdoffset[3]~2_combout ) # (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [190])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [158] & (!\prog_sequencer|cache_rdoffset[3]~2_combout )))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [158]),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [190]),
	.cin(gnd),
	.combout(\cache|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~7 .lut_mask = 16'hAEA4;
defparam \cache|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \cache|Mux1~8 (
// Equation(s):
// \cache|Mux1~8_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux1~7_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [254])) # (!\cache|Mux1~7_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [222]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux1~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [254]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux1~7_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [222]),
	.cin(gnd),
	.combout(\cache|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~8 .lut_mask = 16'hBCB0;
defparam \cache|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N26
cycloneive_lcell_comb \cache|Mux1~9 (
// Equation(s):
// \cache|Mux1~9_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux1~6_combout  & ((\cache|Mux1~8_combout ))) # (!\cache|Mux1~6_combout  & (\cache|Mux1~1_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (((\cache|Mux1~6_combout ))))

	.dataa(\cache|Mux1~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux1~6_combout ),
	.datad(\cache|Mux1~8_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~9 .lut_mask = 16'hF838;
defparam \cache|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N22
cycloneive_lcell_comb \cache|Mux1~10 (
// Equation(s):
// \cache|Mux1~10_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [78])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [70]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [78]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [70]),
	.cin(gnd),
	.combout(\cache|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~10 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \cache|Mux1~11 (
// Equation(s):
// \cache|Mux1~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux1~10_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [94])) # (!\cache|Mux1~10_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [86]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux1~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [94]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [86]),
	.datad(\cache|Mux1~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~11 .lut_mask = 16'hDDA0;
defparam \cache|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N26
cycloneive_lcell_comb \cache|Mux1~17 (
// Equation(s):
// \cache|Mux1~17_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [118])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [102]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [118]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [102]),
	.cin(gnd),
	.combout(\cache|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~17 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N8
cycloneive_lcell_comb \cache|Mux1~18 (
// Equation(s):
// \cache|Mux1~18_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux1~17_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [126]))) # (!\cache|Mux1~17_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [110])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux1~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [110]),
	.datac(\cache|Mux1~17_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [126]),
	.cin(gnd),
	.combout(\cache|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~18 .lut_mask = 16'hF858;
defparam \cache|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \cache|Mux1~12 (
// Equation(s):
// \cache|Mux1~12_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [54])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [38]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [54]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\cache|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~12 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \cache|Mux1~13 (
// Equation(s):
// \cache|Mux1~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux1~12_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [62])) # (!\cache|Mux1~12_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [46]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux1~12_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [62]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux1~12_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [46]),
	.cin(gnd),
	.combout(\cache|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~13 .lut_mask = 16'hBCB0;
defparam \cache|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N28
cycloneive_lcell_comb \cache|Mux1~14 (
// Equation(s):
// \cache|Mux1~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [14]))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cache|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~14 .lut_mask = 16'hDC98;
defparam \cache|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N18
cycloneive_lcell_comb \cache|Mux1~15 (
// Equation(s):
// \cache|Mux1~15_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux1~14_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [30])) # (!\cache|Mux1~14_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [22]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux1~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [30]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [22]),
	.datad(\cache|Mux1~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~15 .lut_mask = 16'hDDA0;
defparam \cache|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N10
cycloneive_lcell_comb \cache|Mux1~16 (
// Equation(s):
// \cache|Mux1~16_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\prog_sequencer|cache_rdoffset[2]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|Mux1~13_combout )) # 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux1~15_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|Mux1~13_combout ),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|Mux1~15_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~16 .lut_mask = 16'hE5E0;
defparam \cache|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \cache|Mux1~19 (
// Equation(s):
// \cache|Mux1~19_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux1~16_combout  & ((\cache|Mux1~18_combout ))) # (!\cache|Mux1~16_combout  & (\cache|Mux1~11_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (((\cache|Mux1~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|Mux1~11_combout ),
	.datac(\cache|Mux1~18_combout ),
	.datad(\cache|Mux1~16_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~19 .lut_mask = 16'hF588;
defparam \cache|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \instr_decoder|ir~7 (
// Equation(s):
// \instr_decoder|ir~7_combout  = (\prog_sequencer|hold_out~combout ) # ((\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux1~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux1~19_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux1~9_combout ),
	.datad(\cache|Mux1~19_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~7 .lut_mask = 16'hFDEC;
defparam \instr_decoder|ir~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N21
dffeas \instr_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[6] .is_wysiwyg = "true";
defparam \instr_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N16
cycloneive_lcell_comb \cache|Mux2~17 (
// Equation(s):
// \cache|Mux2~17_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [109]))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [101]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [101]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [109]),
	.cin(gnd),
	.combout(\cache|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~17 .lut_mask = 16'hDC98;
defparam \cache|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N6
cycloneive_lcell_comb \cache|Mux2~18 (
// Equation(s):
// \cache|Mux2~18_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux2~17_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [125]))) # (!\cache|Mux2~17_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [117])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux2~17_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [117]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [125]),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|Mux2~17_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~18 .lut_mask = 16'hCFA0;
defparam \cache|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N28
cycloneive_lcell_comb \cache|Mux2~10 (
// Equation(s):
// \cache|Mux2~10_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [45])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [37])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [37]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [45]),
	.cin(gnd),
	.combout(\cache|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~10 .lut_mask = 16'hBA98;
defparam \cache|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N6
cycloneive_lcell_comb \cache|Mux2~11 (
// Equation(s):
// \cache|Mux2~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux2~10_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [61])) # (!\cache|Mux2~10_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [53]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux2~10_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [61]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [53]),
	.datad(\cache|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~11 .lut_mask = 16'hBBC0;
defparam \cache|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N18
cycloneive_lcell_comb \cache|Mux2~14 (
// Equation(s):
// \cache|Mux2~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [21])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [21]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cache|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~14 .lut_mask = 16'hB9A8;
defparam \cache|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N8
cycloneive_lcell_comb \cache|Mux2~15 (
// Equation(s):
// \cache|Mux2~15_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux2~14_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [29]))) # (!\cache|Mux2~14_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [13])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux2~14_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [13]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [29]),
	.datad(\cache|Mux2~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~15 .lut_mask = 16'hF388;
defparam \cache|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N24
cycloneive_lcell_comb \cache|Mux2~12 (
// Equation(s):
// \cache|Mux2~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [85])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [69])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [85]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [69]),
	.cin(gnd),
	.combout(\cache|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~12 .lut_mask = 16'hD9C8;
defparam \cache|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N24
cycloneive_lcell_comb \cache|Mux2~13 (
// Equation(s):
// \cache|Mux2~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux2~12_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [93]))) # (!\cache|Mux2~12_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [77])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux2~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [77]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [93]),
	.datad(\cache|Mux2~12_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~13 .lut_mask = 16'hF588;
defparam \cache|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N10
cycloneive_lcell_comb \cache|Mux2~16 (
// Equation(s):
// \cache|Mux2~16_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux2~13_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|Mux2~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux2~15_combout ),
	.datad(\cache|Mux2~13_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~16 .lut_mask = 16'hDC98;
defparam \cache|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N4
cycloneive_lcell_comb \cache|Mux2~19 (
// Equation(s):
// \cache|Mux2~19_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux2~16_combout  & (\cache|Mux2~18_combout )) # (!\cache|Mux2~16_combout  & ((\cache|Mux2~11_combout ))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (((\cache|Mux2~16_combout ))))

	.dataa(\cache|Mux2~18_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux2~11_combout ),
	.datad(\cache|Mux2~16_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~19 .lut_mask = 16'hBBC0;
defparam \cache|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \cache|Mux2~0 (
// Equation(s):
// \cache|Mux2~0_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\prog_sequencer|cache_rdoffset[2]~1_combout ) # (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [205])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [141] & (!\prog_sequencer|cache_rdoffset[2]~1_combout )))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [141]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [205]),
	.cin(gnd),
	.combout(\cache|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~0 .lut_mask = 16'hCEC2;
defparam \cache|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \cache|Mux2~1 (
// Equation(s):
// \cache|Mux2~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux2~0_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [237]))) # (!\cache|Mux2~0_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [173])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux2~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [173]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [237]),
	.datad(\cache|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~1 .lut_mask = 16'hF588;
defparam \cache|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N0
cycloneive_lcell_comb \cache|Mux2~2 (
// Equation(s):
// \cache|Mux2~2_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\prog_sequencer|cache_rdoffset[3]~2_combout ) # (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [181])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [149] & (!\prog_sequencer|cache_rdoffset[3]~2_combout )))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [149]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [181]),
	.cin(gnd),
	.combout(\cache|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~2 .lut_mask = 16'hCEC2;
defparam \cache|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N22
cycloneive_lcell_comb \cache|Mux2~3 (
// Equation(s):
// \cache|Mux2~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux2~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [245])) # (!\cache|Mux2~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [213]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux2~2_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [245]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [213]),
	.datad(\cache|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~3 .lut_mask = 16'hBBC0;
defparam \cache|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N2
cycloneive_lcell_comb \cache|Mux2~4 (
// Equation(s):
// \cache|Mux2~4_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\prog_sequencer|cache_rdoffset[2]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [165]))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [133]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [133]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [165]),
	.cin(gnd),
	.combout(\cache|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~4 .lut_mask = 16'hF2C2;
defparam \cache|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N12
cycloneive_lcell_comb \cache|Mux2~5 (
// Equation(s):
// \cache|Mux2~5_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux2~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [229]))) # (!\cache|Mux2~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [197])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux2~4_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [197]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [229]),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~5 .lut_mask = 16'hCFA0;
defparam \cache|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N14
cycloneive_lcell_comb \cache|Mux2~6 (
// Equation(s):
// \cache|Mux2~6_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|Mux2~3_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// ((\cache|Mux2~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux2~3_combout ),
	.datad(\cache|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~6 .lut_mask = 16'hB9A8;
defparam \cache|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
cycloneive_lcell_comb \cache|Mux2~7 (
// Equation(s):
// \cache|Mux2~7_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\prog_sequencer|cache_rdoffset[3]~2_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [221]))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [157]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [157]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [221]),
	.cin(gnd),
	.combout(\cache|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~7 .lut_mask = 16'hF2C2;
defparam \cache|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N28
cycloneive_lcell_comb \cache|Mux2~8 (
// Equation(s):
// \cache|Mux2~8_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux2~7_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [253])) # (!\cache|Mux2~7_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [189]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux2~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [253]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [189]),
	.datad(\cache|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~8 .lut_mask = 16'hBBC0;
defparam \cache|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N2
cycloneive_lcell_comb \cache|Mux2~9 (
// Equation(s):
// \cache|Mux2~9_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux2~6_combout  & ((\cache|Mux2~8_combout ))) # (!\cache|Mux2~6_combout  & (\cache|Mux2~1_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (((\cache|Mux2~6_combout ))))

	.dataa(\cache|Mux2~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux2~6_combout ),
	.datad(\cache|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~9 .lut_mask = 16'hF838;
defparam \cache|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N20
cycloneive_lcell_comb \instr_decoder|ir~6 (
// Equation(s):
// \instr_decoder|ir~6_combout  = (!\prog_sequencer|hold_out~combout  & ((\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux2~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux2~19_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux2~19_combout ),
	.datad(\cache|Mux2~9_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~6 .lut_mask = 16'h3210;
defparam \instr_decoder|ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N21
dffeas \instr_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[5] .is_wysiwyg = "true";
defparam \instr_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N26
cycloneive_lcell_comb \instr_decoder|Equal12~1 (
// Equation(s):
// \instr_decoder|Equal12~1_combout  = (\instr_decoder|ir [4] & (\instr_decoder|ir [7] & (\instr_decoder|ir [6] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~1 .lut_mask = 16'h8000;
defparam \instr_decoder|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N12
cycloneive_lcell_comb \instr_decoder|Equal12~0 (
// Equation(s):
// \instr_decoder|Equal12~0_combout  = (!\instr_decoder|ir [4] & (\instr_decoder|ir [7] & (\instr_decoder|ir [6] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~0 .lut_mask = 16'h4000;
defparam \instr_decoder|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N4
cycloneive_lcell_comb \prog_sequencer|pm_address~0 (
// Equation(s):
// \prog_sequencer|pm_address~0_combout  = (!\sync_reset~q  & ((\instr_decoder|Equal12~0_combout ) # ((!\comp_unit|r_eq_0~q  & \instr_decoder|Equal12~1_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|r_eq_0~q ),
	.datac(\instr_decoder|Equal12~1_combout ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address~0 .lut_mask = 16'h5510;
defparam \prog_sequencer|pm_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N30
cycloneive_lcell_comb \prog_sequencer|pm_address[6]~2 (
// Equation(s):
// \prog_sequencer|pm_address[6]~2_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~0_combout  & ((\instr_decoder|LS_nibble_of_ir [2]))) # (!\prog_sequencer|pm_address~0_combout  & (\prog_sequencer|Add1~12_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|Add1~12_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[6]~2 .lut_mask = 16'h5044;
defparam \prog_sequencer|pm_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N31
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N26
cycloneive_lcell_comb \prog_sequencer|Add1~14 (
// Equation(s):
// \prog_sequencer|Add1~14_combout  = \prog_sequencer|Add1~13  $ (\prog_sequencer|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pc [7]),
	.cin(\prog_sequencer|Add1~13 ),
	.combout(\prog_sequencer|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~14 .lut_mask = 16'h0FF0;
defparam \prog_sequencer|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N30
cycloneive_lcell_comb \cache|Mux4~4 (
// Equation(s):
// \cache|Mux4~4_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [163])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [131]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [163]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [131]),
	.cin(gnd),
	.combout(\cache|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N8
cycloneive_lcell_comb \cache|Mux4~5 (
// Equation(s):
// \cache|Mux4~5_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux4~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [227]))) # (!\cache|Mux4~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [195])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux4~4_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [195]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux4~4_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [227]),
	.cin(gnd),
	.combout(\cache|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~5 .lut_mask = 16'hF838;
defparam \cache|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N10
cycloneive_lcell_comb \cache|Mux4~2 (
// Equation(s):
// \cache|Mux4~2_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\prog_sequencer|cache_rdoffset[2]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [179]))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [147]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [147]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [179]),
	.cin(gnd),
	.combout(\cache|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~2 .lut_mask = 16'hF2C2;
defparam \cache|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N12
cycloneive_lcell_comb \cache|Mux4~3 (
// Equation(s):
// \cache|Mux4~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux4~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [243]))) # (!\cache|Mux4~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [211])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux4~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [211]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [243]),
	.datad(\cache|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~3 .lut_mask = 16'hF588;
defparam \cache|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N18
cycloneive_lcell_comb \cache|Mux4~6 (
// Equation(s):
// \cache|Mux4~6_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|Mux4~3_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|Mux4~5_combout )))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux4~5_combout ),
	.datad(\cache|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~6 .lut_mask = 16'hBA98;
defparam \cache|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \cache|Mux4~0 (
// Equation(s):
// \cache|Mux4~0_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [203])) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [139])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [203]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [139]),
	.cin(gnd),
	.combout(\cache|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~0 .lut_mask = 16'hD9C8;
defparam \cache|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \cache|Mux4~1 (
// Equation(s):
// \cache|Mux4~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux4~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [235])) # (!\cache|Mux4~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [171]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux4~0_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [235]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [171]),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~1 .lut_mask = 16'hAFC0;
defparam \cache|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneive_lcell_comb \cache|Mux4~7 (
// Equation(s):
// \cache|Mux4~7_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\prog_sequencer|cache_rdoffset[3]~2_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [219]))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [155]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [155]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [219]),
	.cin(gnd),
	.combout(\cache|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~7 .lut_mask = 16'hF2C2;
defparam \cache|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N24
cycloneive_lcell_comb \cache|Mux4~8 (
// Equation(s):
// \cache|Mux4~8_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux4~7_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [251]))) # (!\cache|Mux4~7_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [187])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux4~7_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [187]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [251]),
	.datad(\cache|Mux4~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~8 .lut_mask = 16'hF588;
defparam \cache|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N22
cycloneive_lcell_comb \cache|Mux4~9 (
// Equation(s):
// \cache|Mux4~9_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux4~6_combout  & ((\cache|Mux4~8_combout ))) # (!\cache|Mux4~6_combout  & (\cache|Mux4~1_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|Mux4~6_combout ))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|Mux4~6_combout ),
	.datac(\cache|Mux4~1_combout ),
	.datad(\cache|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~9 .lut_mask = 16'hEC64;
defparam \cache|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N0
cycloneive_lcell_comb \cache|Mux4~10 (
// Equation(s):
// \cache|Mux4~10_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [43]) # ((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (((!\prog_sequencer|cache_rdoffset[1]~3_combout  & \cache|two_port_ram|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [43]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\cache|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~10 .lut_mask = 16'hCBC8;
defparam \cache|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \cache|Mux4~11 (
// Equation(s):
// \cache|Mux4~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux4~10_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [59])) # (!\cache|Mux4~10_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [51]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux4~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [59]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [51]),
	.datad(\cache|Mux4~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~11 .lut_mask = 16'hDDA0;
defparam \cache|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N30
cycloneive_lcell_comb \cache|Mux4~17 (
// Equation(s):
// \cache|Mux4~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\prog_sequencer|cache_rdoffset[1]~3_combout ) # (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [107])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [99] & (!\prog_sequencer|cache_rdoffset[1]~3_combout )))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [99]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [107]),
	.cin(gnd),
	.combout(\cache|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~17 .lut_mask = 16'hCEC2;
defparam \cache|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N26
cycloneive_lcell_comb \cache|Mux4~18 (
// Equation(s):
// \cache|Mux4~18_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux4~17_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [123])) # (!\cache|Mux4~17_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [115]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux4~17_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [123]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux4~17_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [115]),
	.cin(gnd),
	.combout(\cache|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~18 .lut_mask = 16'hBCB0;
defparam \cache|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N16
cycloneive_lcell_comb \cache|Mux4~14 (
// Equation(s):
// \cache|Mux4~14_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [19]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [3]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cache|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~14 .lut_mask = 16'hF2C2;
defparam \cache|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N14
cycloneive_lcell_comb \cache|Mux4~15 (
// Equation(s):
// \cache|Mux4~15_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux4~14_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [27])) # (!\cache|Mux4~14_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [11]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux4~14_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [27]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [11]),
	.datad(\cache|Mux4~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~15 .lut_mask = 16'hBBC0;
defparam \cache|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N14
cycloneive_lcell_comb \cache|Mux4~12 (
// Equation(s):
// \cache|Mux4~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [83])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [67])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [83]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [67]),
	.cin(gnd),
	.combout(\cache|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~12 .lut_mask = 16'hD9C8;
defparam \cache|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N6
cycloneive_lcell_comb \cache|Mux4~13 (
// Equation(s):
// \cache|Mux4~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux4~12_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [91])) # (!\cache|Mux4~12_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [75]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux4~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [91]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [75]),
	.datad(\cache|Mux4~12_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~13 .lut_mask = 16'hDDA0;
defparam \cache|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N20
cycloneive_lcell_comb \cache|Mux4~16 (
// Equation(s):
// \cache|Mux4~16_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux4~13_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|Mux4~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux4~15_combout ),
	.datad(\cache|Mux4~13_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~16 .lut_mask = 16'hDC98;
defparam \cache|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \cache|Mux4~19 (
// Equation(s):
// \cache|Mux4~19_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux4~16_combout  & ((\cache|Mux4~18_combout ))) # (!\cache|Mux4~16_combout  & (\cache|Mux4~11_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (((\cache|Mux4~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|Mux4~11_combout ),
	.datac(\cache|Mux4~18_combout ),
	.datad(\cache|Mux4~16_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~19 .lut_mask = 16'hF588;
defparam \cache|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N4
cycloneive_lcell_comb \instr_decoder|ir~5 (
// Equation(s):
// \instr_decoder|ir~5_combout  = (\prog_sequencer|hold_out~combout ) # ((\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux4~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux4~19_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux4~9_combout ),
	.datad(\cache|Mux4~19_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~5 .lut_mask = 16'hFDEC;
defparam \instr_decoder|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N5
dffeas \instr_decoder|LS_nibble_of_ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[3] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N8
cycloneive_lcell_comb \prog_sequencer|pm_address[7]~3 (
// Equation(s):
// \prog_sequencer|pm_address[7]~3_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~0_combout  & ((\instr_decoder|LS_nibble_of_ir [3]))) # (!\prog_sequencer|pm_address~0_combout  & (\prog_sequencer|Add1~14_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|Add1~14_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[7]~3 .lut_mask = 16'h5044;
defparam \prog_sequencer|pm_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N9
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N0
cycloneive_lcell_comb \prog_sequencer|start_hold~1 (
// Equation(s):
// \prog_sequencer|start_hold~1_combout  = (\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~14_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\prog_sequencer|Add1~14_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~1 .lut_mask = 16'hAACC;
defparam \prog_sequencer|start_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N28
cycloneive_lcell_comb \prog_sequencer|start_hold~2 (
// Equation(s):
// \prog_sequencer|start_hold~2_combout  = (\sync_reset~q  & ((\prog_sequencer|pc [7]) # ((!\prog_sequencer|sync_reset_1 [0])))) # (!\sync_reset~q  & (\prog_sequencer|pc [7] $ (((\prog_sequencer|start_hold~1_combout )))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|pc [7]),
	.datac(\prog_sequencer|sync_reset_1 [0]),
	.datad(\prog_sequencer|start_hold~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~2 .lut_mask = 16'h9BCE;
defparam \prog_sequencer|start_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~0 (
// Equation(s):
// \prog_sequencer|rom_address[0]~0_combout  = (!\prog_sequencer|start_hold~0_combout  & (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|start_hold~2_combout ))

	.dataa(\prog_sequencer|start_hold~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~0 .lut_mask = 16'h0011;
defparam \prog_sequencer|rom_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
cycloneive_lcell_comb \cache|Mux5~7 (
// Equation(s):
// \cache|Mux5~7_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [186]))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [154]))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [154]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [186]),
	.cin(gnd),
	.combout(\cache|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~7 .lut_mask = 16'hDC98;
defparam \cache|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \cache|Mux5~8 (
// Equation(s):
// \cache|Mux5~8_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux5~7_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [250])) # (!\cache|Mux5~7_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [218]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux5~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [250]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [218]),
	.datad(\cache|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~8 .lut_mask = 16'hBBC0;
defparam \cache|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \cache|Mux5~0 (
// Equation(s):
// \cache|Mux5~0_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [210])) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [146])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [210]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [146]),
	.cin(gnd),
	.combout(\cache|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~0 .lut_mask = 16'hD9C8;
defparam \cache|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \cache|Mux5~1 (
// Equation(s):
// \cache|Mux5~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux5~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [242])) # (!\cache|Mux5~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [178]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux5~0_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [242]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [178]),
	.datad(\cache|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~1 .lut_mask = 16'hBBC0;
defparam \cache|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \cache|Mux5~4 (
// Equation(s):
// \cache|Mux5~4_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [194])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [130])))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [130]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [194]),
	.cin(gnd),
	.combout(\cache|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~4 .lut_mask = 16'hBA98;
defparam \cache|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \cache|Mux5~5 (
// Equation(s):
// \cache|Mux5~5_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux5~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [226]))) # (!\cache|Mux5~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [162])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux5~4_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [162]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux5~4_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [226]),
	.cin(gnd),
	.combout(\cache|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~5 .lut_mask = 16'hF838;
defparam \cache|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \cache|Mux5~2 (
// Equation(s):
// \cache|Mux5~2_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [170])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [138])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [138]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [170]),
	.cin(gnd),
	.combout(\cache|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~2 .lut_mask = 16'hBA98;
defparam \cache|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \cache|Mux5~3 (
// Equation(s):
// \cache|Mux5~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux5~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [234]))) # (!\cache|Mux5~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [202])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux5~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [202]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [234]),
	.datad(\cache|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~3 .lut_mask = 16'hF588;
defparam \cache|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \cache|Mux5~6 (
// Equation(s):
// \cache|Mux5~6_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux5~3_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|Mux5~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux5~5_combout ),
	.datad(\cache|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~6 .lut_mask = 16'hDC98;
defparam \cache|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \cache|Mux5~9 (
// Equation(s):
// \cache|Mux5~9_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux5~6_combout  & (\cache|Mux5~8_combout )) # (!\cache|Mux5~6_combout  & ((\cache|Mux5~1_combout ))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (((\cache|Mux5~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|Mux5~8_combout ),
	.datac(\cache|Mux5~1_combout ),
	.datad(\cache|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~9 .lut_mask = 16'hDDA0;
defparam \cache|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \cache|Mux5~12 (
// Equation(s):
// \cache|Mux5~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [50]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [34]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [34]),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [50]),
	.cin(gnd),
	.combout(\cache|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~12 .lut_mask = 16'hF4A4;
defparam \cache|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \cache|Mux5~13 (
// Equation(s):
// \cache|Mux5~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux5~12_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [58]))) # (!\cache|Mux5~12_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [42])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux5~12_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [42]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [58]),
	.datad(\cache|Mux5~12_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~13 .lut_mask = 16'hF388;
defparam \cache|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \cache|Mux5~14 (
// Equation(s):
// \cache|Mux5~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [10])) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [2])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cache|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~14 .lut_mask = 16'hD9C8;
defparam \cache|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \cache|Mux5~15 (
// Equation(s):
// \cache|Mux5~15_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux5~14_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [26])) # (!\cache|Mux5~14_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [18]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux5~14_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [26]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(\cache|Mux5~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~15 .lut_mask = 16'hBBC0;
defparam \cache|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \cache|Mux5~16 (
// Equation(s):
// \cache|Mux5~16_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|Mux5~13_combout )) # 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux5~15_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux5~13_combout ),
	.datad(\cache|Mux5~15_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~16 .lut_mask = 16'hD9C8;
defparam \cache|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N10
cycloneive_lcell_comb \cache|Mux5~10 (
// Equation(s):
// \cache|Mux5~10_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [74])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [66])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [66]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [74]),
	.cin(gnd),
	.combout(\cache|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~10 .lut_mask = 16'hBA98;
defparam \cache|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N16
cycloneive_lcell_comb \cache|Mux5~11 (
// Equation(s):
// \cache|Mux5~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux5~10_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [90])) # (!\cache|Mux5~10_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [82]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux5~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [90]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [82]),
	.datad(\cache|Mux5~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~11 .lut_mask = 16'hDDA0;
defparam \cache|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N18
cycloneive_lcell_comb \cache|Mux5~17 (
// Equation(s):
// \cache|Mux5~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [114])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [98])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [114]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [98]),
	.cin(gnd),
	.combout(\cache|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~17 .lut_mask = 16'hD9C8;
defparam \cache|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \cache|Mux5~18 (
// Equation(s):
// \cache|Mux5~18_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux5~17_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [122])) # (!\cache|Mux5~17_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [106]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux5~17_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [122]),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [106]),
	.datad(\cache|Mux5~17_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~18 .lut_mask = 16'hBBC0;
defparam \cache|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \cache|Mux5~19 (
// Equation(s):
// \cache|Mux5~19_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux5~16_combout  & ((\cache|Mux5~18_combout ))) # (!\cache|Mux5~16_combout  & (\cache|Mux5~11_combout )))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|Mux5~16_combout ))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|Mux5~16_combout ),
	.datac(\cache|Mux5~11_combout ),
	.datad(\cache|Mux5~18_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~19 .lut_mask = 16'hEC64;
defparam \cache|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \instr_decoder|ir~2 (
// Equation(s):
// \instr_decoder|ir~2_combout  = (!\prog_sequencer|hold_out~combout  & ((\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux5~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux5~19_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux5~9_combout ),
	.datad(\cache|Mux5~19_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~2 .lut_mask = 16'h3120;
defparam \instr_decoder|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N1
dffeas \instr_decoder|LS_nibble_of_ir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[2] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~15 (
// Equation(s):
// \comp_unit|alu_out[2]~15_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|LS_nibble_of_ir [0] & \instr_decoder|LS_nibble_of_ir [1])) # (!\instr_decoder|LS_nibble_of_ir [2] & 
// (!\instr_decoder|LS_nibble_of_ir [0] & !\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~15 .lut_mask = 16'h8010;
defparam \comp_unit|alu_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N12
cycloneive_lcell_comb \comp_unit|alu_out[1]~21 (
// Equation(s):
// \comp_unit|alu_out[1]~21_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (!\sync_reset~q  & !\comp_unit|alu_out[2]~15_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|alu_out[2]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~21 .lut_mask = 16'h000C;
defparam \comp_unit|alu_out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N30
cycloneive_lcell_comb \comp_unit|alu_out[1]~16 (
// Equation(s):
// \comp_unit|alu_out[1]~16_combout  = (!\instr_decoder|LS_nibble_of_ir [0] & (!\sync_reset~q  & !\comp_unit|alu_out[2]~15_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|alu_out[2]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~16 .lut_mask = 16'h0003;
defparam \comp_unit|alu_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N4
cycloneive_lcell_comb \comp_unit|alu_out[1]~17 (
// Equation(s):
// \comp_unit|alu_out[1]~17_combout  = (!\sync_reset~q  & \comp_unit|alu_out[2]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|alu_out[2]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~17 .lut_mask = 16'h0F00;
defparam \comp_unit|alu_out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N0
cycloneive_lcell_comb \instr_decoder|register_enables[4]~4 (
// Equation(s):
// \instr_decoder|register_enables[4]~4_combout  = (\sync_reset~q ) # ((\instr_decoder|ir [7] & (\instr_decoder|ir [6] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [6]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[4]~4 .lut_mask = 16'hF0F8;
defparam \instr_decoder|register_enables[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N11
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N8
cycloneive_lcell_comb \instr_decoder|always20~1 (
// Equation(s):
// \instr_decoder|always20~1_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (\instr_decoder|LS_nibble_of_ir [0] & (\instr_decoder|ir [4] $ (!\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|LS_nibble_of_ir 
// [0] & (\instr_decoder|ir [4] $ (!\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\instr_decoder|always20~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~1 .lut_mask = 16'h9009;
defparam \instr_decoder|always20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N18
cycloneive_lcell_comb \comp_unit|Mux0~5 (
// Equation(s):
// \comp_unit|Mux0~5_combout  = (\instr_decoder|LS_nibble_of_ir [2]) # ((\instr_decoder|always20~1_combout  & !\instr_decoder|ir [5]))

	.dataa(gnd),
	.datab(\instr_decoder|always20~1_combout ),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~5 .lut_mask = 16'hFF0C;
defparam \comp_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N28
cycloneive_lcell_comb \comp_unit|Mux0~22 (
// Equation(s):
// \comp_unit|Mux0~22_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (!\sync_reset~q  & \comp_unit|Mux0~5_combout )))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux0~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~22 .lut_mask = 16'h0400;
defparam \comp_unit|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N26
cycloneive_lcell_comb \instr_decoder|always20~0 (
// Equation(s):
// \instr_decoder|always20~0_combout  = (\instr_decoder|LS_nibble_of_ir [1]) # ((\instr_decoder|LS_nibble_of_ir [0]) # (!\instr_decoder|LS_nibble_of_ir [2]))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\instr_decoder|always20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~0 .lut_mask = 16'hFAFF;
defparam \instr_decoder|always20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N2
cycloneive_lcell_comb \instr_decoder|Equal24~0 (
// Equation(s):
// \instr_decoder|Equal24~0_combout  = \instr_decoder|ir [5] $ (\instr_decoder|LS_nibble_of_ir [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\instr_decoder|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal24~0 .lut_mask = 16'h0FF0;
defparam \instr_decoder|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N24
cycloneive_lcell_comb \instr_decoder|always20~2 (
// Equation(s):
// \instr_decoder|always20~2_combout  = (\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & (\instr_decoder|always20~1_combout  & !\instr_decoder|Equal24~0_combout )))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|always20~1_combout ),
	.datad(\instr_decoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|always20~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~2 .lut_mask = 16'h0020;
defparam \instr_decoder|always20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N10
cycloneive_lcell_comb \instr_decoder|source_register_select[3]~0 (
// Equation(s):
// \instr_decoder|source_register_select[3]~0_combout  = ((\sync_reset~q ) # ((\instr_decoder|always20~0_combout  & \instr_decoder|always20~2_combout ))) # (!\instr_decoder|ir [7])

	.dataa(\instr_decoder|always20~0_combout ),
	.datab(\instr_decoder|ir [7]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[3]~0 .lut_mask = 16'hFBF3;
defparam \instr_decoder|source_register_select[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N12
cycloneive_lcell_comb \comp_unit|Mux3~0 (
// Equation(s):
// \comp_unit|Mux3~0_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|LS_nibble_of_ir [1] & \instr_decoder|ir [7]))

	.dataa(\instr_decoder|ir [6]),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~0 .lut_mask = 16'h5000;
defparam \comp_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N22
cycloneive_lcell_comb \instr_decoder|source_register_select[1]~3 (
// Equation(s):
// \instr_decoder|source_register_select[1]~3_combout  = (\sync_reset~q ) # ((\comp_unit|Mux3~0_combout  & (\instr_decoder|ir [7] & !\instr_decoder|always20~2_combout )))

	.dataa(\comp_unit|Mux3~0_combout ),
	.datab(\instr_decoder|ir [7]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[1]~3 .lut_mask = 16'hF0F8;
defparam \instr_decoder|source_register_select[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N10
cycloneive_lcell_comb \comp_unit|y1[1]~feeder (
// Equation(s):
// \comp_unit|y1[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N20
cycloneive_lcell_comb \instr_decoder|Equal12~5 (
// Equation(s):
// \instr_decoder|Equal12~5_combout  = (\instr_decoder|ir [4] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~5 .lut_mask = 16'h0200;
defparam \instr_decoder|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N28
cycloneive_lcell_comb \instr_decoder|Equal15~0 (
// Equation(s):
// \instr_decoder|Equal15~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal15~0 .lut_mask = 16'h0020;
defparam \instr_decoder|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N22
cycloneive_lcell_comb \instr_decoder|register_enables[3]~3 (
// Equation(s):
// \instr_decoder|register_enables[3]~3_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~5_combout ) # ((\instr_decoder|Equal15~0_combout  & \instr_decoder|ir [4])))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|Equal12~5_combout ),
	.datac(\instr_decoder|Equal15~0_combout ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[3]~3 .lut_mask = 16'hFEEE;
defparam \instr_decoder|register_enables[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N11
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N8
cycloneive_lcell_comb \instr_decoder|Equal12~4 (
// Equation(s):
// \instr_decoder|Equal12~4_combout  = (!\instr_decoder|ir [4] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~4 .lut_mask = 16'h0100;
defparam \instr_decoder|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N30
cycloneive_lcell_comb \instr_decoder|Equal13~0 (
// Equation(s):
// \instr_decoder|Equal13~0_combout  = (!\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal13~0 .lut_mask = 16'h0010;
defparam \instr_decoder|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N10
cycloneive_lcell_comb \instr_decoder|register_enables[2]~2 (
// Equation(s):
// \instr_decoder|register_enables[2]~2_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~4_combout ) # ((\instr_decoder|Equal13~0_combout  & \instr_decoder|ir [4])))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|Equal12~4_combout ),
	.datac(\instr_decoder|Equal13~0_combout ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[2]~2 .lut_mask = 16'hFEEE;
defparam \instr_decoder|register_enables[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N7
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N14
cycloneive_lcell_comb \comp_unit|x0[1]~feeder (
// Equation(s):
// \comp_unit|x0[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|x0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x0[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|x0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N16
cycloneive_lcell_comb \instr_decoder|Equal12~2 (
// Equation(s):
// \instr_decoder|Equal12~2_combout  = (!\instr_decoder|ir [4] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~2 .lut_mask = 16'h0001;
defparam \instr_decoder|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N24
cycloneive_lcell_comb \instr_decoder|register_enables[0]~0 (
// Equation(s):
// \instr_decoder|register_enables[0]~0_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~2_combout ) # ((\instr_decoder|Equal13~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|Equal12~2_combout ),
	.datac(\instr_decoder|Equal13~0_combout ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[0]~0 .lut_mask = 16'hEEFE;
defparam \instr_decoder|register_enables[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N15
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N4
cycloneive_lcell_comb \instr_decoder|source_register_select~1 (
// Equation(s):
// \instr_decoder|source_register_select~1_combout  = (\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & ((\instr_decoder|Equal24~0_combout ) # (!\instr_decoder|always20~1_combout ))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|always20~1_combout ),
	.datad(\instr_decoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~1 .lut_mask = 16'h2202;
defparam \instr_decoder|source_register_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N6
cycloneive_lcell_comb \instr_decoder|source_register_select~4 (
// Equation(s):
// \instr_decoder|source_register_select~4_combout  = (\instr_decoder|always20~0_combout  & ((\instr_decoder|always20~2_combout ) # ((\instr_decoder|LS_nibble_of_ir [0] & \instr_decoder|source_register_select~1_combout )))) # 
// (!\instr_decoder|always20~0_combout  & (\instr_decoder|LS_nibble_of_ir [0] & (\instr_decoder|source_register_select~1_combout )))

	.dataa(\instr_decoder|always20~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|source_register_select~1_combout ),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~4 .lut_mask = 16'hEAC0;
defparam \instr_decoder|source_register_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N30
cycloneive_lcell_comb \instr_decoder|source_register_select[0]~2 (
// Equation(s):
// \instr_decoder|source_register_select[0]~2_combout  = (!\sync_reset~q  & \instr_decoder|source_register_select~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|source_register_select~4_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[0]~2 .lut_mask = 16'h0F00;
defparam \instr_decoder|source_register_select[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N20
cycloneive_lcell_comb \comp_unit|Mux2~2 (
// Equation(s):
// \comp_unit|Mux2~2_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x1 [1]) # ((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|x0 [1] & 
// !\instr_decoder|source_register_select[1]~3_combout ))))

	.dataa(\comp_unit|x1 [1]),
	.datab(\comp_unit|x0 [1]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~2 .lut_mask = 16'hF0AC;
defparam \comp_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N22
cycloneive_lcell_comb \comp_unit|Mux2~3 (
// Equation(s):
// \comp_unit|Mux2~3_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux2~2_combout  & (\comp_unit|y1 [1])) # (!\comp_unit|Mux2~2_combout  & ((\comp_unit|y0 [1]))))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux2~2_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y1 [1]),
	.datac(\comp_unit|y0 [1]),
	.datad(\comp_unit|Mux2~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~3 .lut_mask = 16'hDDA0;
defparam \comp_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N4
cycloneive_lcell_comb \comp_unit|Mux2~4 (
// Equation(s):
// \comp_unit|Mux2~4_combout  = (\comp_unit|Mux0~22_combout  & (\instr_decoder|source_register_select[3]~0_combout )) # (!\comp_unit|Mux0~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & (\instr_decoder|LS_nibble_of_ir [1])) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux2~3_combout )))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Mux2~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~4 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N10
cycloneive_lcell_comb \instr_decoder|Equal9~0 (
// Equation(s):
// \instr_decoder|Equal9~0_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (\instr_decoder|LS_nibble_of_ir [3] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal9~0 .lut_mask = 16'h4000;
defparam \instr_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N12
cycloneive_lcell_comb \instr_decoder|Equal12~6 (
// Equation(s):
// \instr_decoder|Equal12~6_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [4] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~6 .lut_mask = 16'h0020;
defparam \instr_decoder|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N20
cycloneive_lcell_comb \instr_decoder|register_enables[5]~5 (
// Equation(s):
// \instr_decoder|register_enables[5]~5_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~6_combout ) # ((\instr_decoder|Equal9~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal9~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal12~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[5]~5 .lut_mask = 16'hFFCE;
defparam \instr_decoder|register_enables[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N17
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N25
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N6
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|i [0] & (\comp_unit|m [0] $ (VCC))) # (!\comp_unit|i [0] & (\comp_unit|m [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|i [0] & \comp_unit|m [0]))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N24
cycloneive_lcell_comb \instr_decoder|Equal12~8 (
// Equation(s):
// \instr_decoder|Equal12~8_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [4] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~8 .lut_mask = 16'h0200;
defparam \instr_decoder|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N6
cycloneive_lcell_comb \instr_decoder|Equal5~0 (
// Equation(s):
// \instr_decoder|Equal5~0_combout  = (!\instr_decoder|ir [6] & \instr_decoder|ir [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~0 .lut_mask = 16'h0F00;
defparam \instr_decoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N16
cycloneive_lcell_comb \instr_decoder|Equal5~1 (
// Equation(s):
// \instr_decoder|Equal5~1_combout  = (\instr_decoder|Equal5~0_combout  & (\instr_decoder|ir [4] & (!\instr_decoder|LS_nibble_of_ir [3] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|Equal5~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~1 .lut_mask = 16'h0800;
defparam \instr_decoder|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N22
cycloneive_lcell_comb \instr_decoder|i_mux_select~0 (
// Equation(s):
// \instr_decoder|i_mux_select~0_combout  = (\instr_decoder|Equal12~8_combout ) # ((\instr_decoder|Equal5~1_combout ) # (\sync_reset~q ))

	.dataa(gnd),
	.datab(\instr_decoder|Equal12~8_combout ),
	.datac(\instr_decoder|Equal5~1_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|i_mux_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|i_mux_select~0 .lut_mask = 16'hFFFC;
defparam \instr_decoder|i_mux_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N18
cycloneive_lcell_comb \instr_decoder|Equal12~7 (
// Equation(s):
// \instr_decoder|Equal12~7_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [4] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~7 .lut_mask = 16'h2000;
defparam \instr_decoder|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N16
cycloneive_lcell_comb \instr_decoder|register_enables[6]~6 (
// Equation(s):
// \instr_decoder|register_enables[6]~6_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|LS_nibble_of_ir [0] & \instr_decoder|LS_nibble_of_ir [2]))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~6 .lut_mask = 16'hA000;
defparam \instr_decoder|register_enables[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N4
cycloneive_lcell_comb \instr_decoder|register_enables[6]~7 (
// Equation(s):
// \instr_decoder|register_enables[6]~7_combout  = (\instr_decoder|Equal5~0_combout  & ((\instr_decoder|register_enables[6]~6_combout ) # ((\instr_decoder|ir [4] & \instr_decoder|ir [5]))))

	.dataa(\instr_decoder|Equal5~0_combout ),
	.datab(\instr_decoder|register_enables[6]~6_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~7 .lut_mask = 16'hA888;
defparam \instr_decoder|register_enables[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N30
cycloneive_lcell_comb \instr_decoder|register_enables[6]~8 (
// Equation(s):
// \instr_decoder|register_enables[6]~8_combout  = (\instr_decoder|Equal12~8_combout ) # ((\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|register_enables[6]~7_combout ) # (\sync_reset~q )))

	.dataa(\instr_decoder|Equal12~8_combout ),
	.datab(\instr_decoder|Equal12~7_combout ),
	.datac(\instr_decoder|register_enables[6]~7_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~8 .lut_mask = 16'hFFFE;
defparam \instr_decoder|register_enables[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N7
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N8
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|m [1] & ((\comp_unit|i [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|i [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|m [1] & ((\comp_unit|i [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|m [1] & (!\comp_unit|i [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|i [1]))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y46_N9
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N12
cycloneive_lcell_comb \comp_unit|Mux2~0 (
// Equation(s):
// \comp_unit|Mux2~0_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\comp_unit|i [1]) # (\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & (\comp_unit|r [1] & 
// ((!\instr_decoder|source_register_select[0]~2_combout ))))

	.dataa(\comp_unit|r [1]),
	.datab(\comp_unit|i [1]),
	.datac(\instr_decoder|source_register_select[1]~3_combout ),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~0 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N28
cycloneive_lcell_comb \instr_decoder|register_enables[7]~9 (
// Equation(s):
// \instr_decoder|register_enables[7]~9_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|Equal9~0_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal9~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal12~7_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[7]~9 .lut_mask = 16'hFFEC;
defparam \instr_decoder|register_enables[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y46_N23
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N26
cycloneive_lcell_comb \comp_unit|y1[3]~feeder (
// Equation(s):
// \comp_unit|y1[3]~feeder_combout  = \comp_unit|Mux0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N27
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N26
cycloneive_lcell_comb \comp_unit|x1[3]~feeder (
// Equation(s):
// \comp_unit|x1[3]~feeder_combout  = \comp_unit|Mux0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|x1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N6
cycloneive_lcell_comb \instr_decoder|Equal12~3 (
// Equation(s):
// \instr_decoder|Equal12~3_combout  = (\instr_decoder|ir [4] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~3 .lut_mask = 16'h0002;
defparam \instr_decoder|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N2
cycloneive_lcell_comb \instr_decoder|register_enables[1]~1 (
// Equation(s):
// \instr_decoder|register_enables[1]~1_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~3_combout ) # ((\instr_decoder|Equal15~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|Equal12~3_combout ),
	.datac(\instr_decoder|Equal15~0_combout ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[1]~1 .lut_mask = 16'hEEFE;
defparam \instr_decoder|register_enables[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N27
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N2
cycloneive_lcell_comb \comp_unit|x0[3]~feeder (
// Equation(s):
// \comp_unit|x0[3]~feeder_combout  = \comp_unit|Mux0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|x0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x0[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|x0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N3
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N0
cycloneive_lcell_comb \comp_unit|Mux0~17 (
// Equation(s):
// \comp_unit|Mux0~17_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x1 [3]) # ((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|x0 [3] & 
// !\instr_decoder|source_register_select[1]~3_combout ))))

	.dataa(\comp_unit|x1 [3]),
	.datab(\comp_unit|x0 [3]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~17 .lut_mask = 16'hF0AC;
defparam \comp_unit|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N18
cycloneive_lcell_comb \comp_unit|Mux0~18 (
// Equation(s):
// \comp_unit|Mux0~18_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux0~17_combout  & ((\comp_unit|y1 [3]))) # (!\comp_unit|Mux0~17_combout  & (\comp_unit|y0 [3])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux0~17_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y0 [3]),
	.datac(\comp_unit|y1 [3]),
	.datad(\comp_unit|Mux0~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~18 .lut_mask = 16'hF588;
defparam \comp_unit|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N8
cycloneive_lcell_comb \comp_unit|Mux0~19 (
// Equation(s):
// \comp_unit|Mux0~19_combout  = (\comp_unit|Mux0~22_combout  & (((\instr_decoder|source_register_select[3]~0_combout )))) # (!\comp_unit|Mux0~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux0~18_combout )))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|source_register_select[3]~0_combout ),
	.datad(\comp_unit|Mux0~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~19 .lut_mask = 16'hE5E0;
defparam \comp_unit|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N8
cycloneive_lcell_comb \comp_unit|x0[0]~feeder (
// Equation(s):
// \comp_unit|x0[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|x0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x0[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N9
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N0
cycloneive_lcell_comb \comp_unit|x1[0]~feeder (
// Equation(s):
// \comp_unit|x1[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|x1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N1
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N2
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\sync_reset~q  & (\comp_unit|x0 [0])) # (!\sync_reset~q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [0]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [0]))))

	.dataa(\comp_unit|x0 [0]),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\comp_unit|x1 [0]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hBA8A;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N10
cycloneive_lcell_comb \comp_unit|x[3]~3 (
// Equation(s):
// \comp_unit|x[3]~3_combout  = (\sync_reset~q  & (\comp_unit|x0 [3])) # (!\sync_reset~q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [3]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [3]))))

	.dataa(\comp_unit|x0 [3]),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\comp_unit|x1 [3]),
	.cin(gnd),
	.combout(\comp_unit|x[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~3 .lut_mask = 16'hBA8A;
defparam \comp_unit|x[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N4
cycloneive_lcell_comb \comp_unit|x0[2]~feeder (
// Equation(s):
// \comp_unit|x0[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|x0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x0[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N5
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y46_N29
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N28
cycloneive_lcell_comb \comp_unit|x[2]~2 (
// Equation(s):
// \comp_unit|x[2]~2_combout  = (\sync_reset~q  & (\comp_unit|x0 [2])) # (!\sync_reset~q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [2]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [2]))))

	.dataa(\comp_unit|x0 [2]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|x1 [2]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~2 .lut_mask = 16'hB8AA;
defparam \comp_unit|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N30
cycloneive_lcell_comb \comp_unit|Add0~1 (
// Equation(s):
// \comp_unit|Add0~1_combout  = \comp_unit|x[3]~3_combout  $ (((\comp_unit|x[1]~1_combout ) # ((\comp_unit|x[0]~0_combout ) # (\comp_unit|x[2]~2_combout ))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~1 .lut_mask = 16'h0F1E;
defparam \comp_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N4
cycloneive_lcell_comb \comp_unit|alu_out[3]~32 (
// Equation(s):
// \comp_unit|alu_out[3]~32_combout  = (\comp_unit|alu_out[1]~16_combout  & ((\comp_unit|Add0~1_combout ) # ((\instr_decoder|LS_nibble_of_ir [1]) # (\instr_decoder|LS_nibble_of_ir [2]))))

	.dataa(\comp_unit|Add0~1_combout ),
	.datab(\comp_unit|alu_out[1]~16_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~32 .lut_mask = 16'hCCC8;
defparam \comp_unit|alu_out[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N4
cycloneive_lcell_comb \comp_unit|y0[0]~feeder (
// Equation(s):
// \comp_unit|y0[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|y0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y0[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N5
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N16
cycloneive_lcell_comb \comp_unit|y1[0]~feeder (
// Equation(s):
// \comp_unit|y1[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|y1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N17
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N12
cycloneive_lcell_comb \comp_unit|y[0]~1 (
// Equation(s):
// \comp_unit|y[0]~1_combout  = (\sync_reset~q  & (\comp_unit|y0 [0])) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y1 [0]))) # (!\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y0 [0]))))

	.dataa(\comp_unit|y0 [0]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y1 [0]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~1 .lut_mask = 16'hB8AA;
defparam \comp_unit|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~q  & (((\comp_unit|y0 [1])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [1])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [1])))))

	.dataa(\comp_unit|y1 [1]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hE2F0;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~1_combout  & ((\comp_unit|x[3]~3_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~1_combout  & (!\comp_unit|x[2]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|y[0]~1_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h1DC0;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N22
cycloneive_lcell_comb \comp_unit|y[3]~2 (
// Equation(s):
// \comp_unit|y[3]~2_combout  = (\sync_reset~q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [3])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [3])))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [3]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~2 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N12
cycloneive_lcell_comb \comp_unit|y1[2]~feeder (
// Equation(s):
// \comp_unit|y1[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|y1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N13
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y46_N9
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N8
cycloneive_lcell_comb \comp_unit|y[2]~3 (
// Equation(s):
// \comp_unit|y[2]~3_combout  = (\sync_reset~q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [2])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~3 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout )))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h5AAA;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~1_combout  & ((\comp_unit|x[2]~2_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~1_combout  & (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|y[0]~1_combout ),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h1DC0;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le4a [5] & \comp_unit|Mult0|auto_generated|le3a [2]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[0]~0_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h53A0;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|y[2]~3_combout  & ((\comp_unit|x[0]~0_combout ) # (\comp_unit|Mult0|auto_generated|le3a [5]))) # (!\comp_unit|y[2]~3_combout  & (\comp_unit|x[0]~0_combout  & 
// \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h566A;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~1_combout  & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\comp_unit|y[0]~1_combout  & (((!\comp_unit|x[0]~0_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|y[0]~1_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h4788;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|y[0]~1_combout  & \comp_unit|x[0]~0_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~1_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h3FC0;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [0] & \comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|le4a [1] & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [1]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N6
cycloneive_lcell_comb \comp_unit|alu_out[3]~33 (
// Equation(s):
// \comp_unit|alu_out[3]~33_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (!\instr_decoder|LS_nibble_of_ir [2])) # (!\instr_decoder|LS_nibble_of_ir [1] & (((\comp_unit|alu_out[3]~32_combout  & \comp_unit|Mult0|auto_generated|op_3~6_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[3]~32_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~33 .lut_mask = 16'h7444;
defparam \comp_unit|alu_out[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~3_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hF080;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~2_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hE0A0;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  & (\comp_unit|y[2]~3_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  $ 
// (((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h6708;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~1_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hE0A0;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|x[3]~3_combout  $ (\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[2]~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h35C0;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|x[2]~2_combout  $ (\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h35C0;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~1_combout ) # (!\comp_unit|x[3]~3_combout )))

	.dataa(\comp_unit|y[0]~1_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hAF00;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [2] $ (\comp_unit|Mult0|auto_generated|le3a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [2] & ((\comp_unit|Mult0|auto_generated|le3a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [2] & 
// (\comp_unit|Mult0|auto_generated|le3a [4] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [2] $ (\comp_unit|Mult0|auto_generated|le4a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [2] & ((\comp_unit|Mult0|auto_generated|le4a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [2] & 
// (\comp_unit|Mult0|auto_generated|le4a [4] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y46_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hE0A0;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y46_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|op_1~10_combout  $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N12
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = (\comp_unit|y[0]~1_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~1_combout  & ((\comp_unit|x[0]~0_combout ) # (GND)))
// \comp_unit|Add1~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~1_combout ))

	.dataa(\comp_unit|y[0]~1_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout(\comp_unit|Add1~1 ));
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h66DD;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N14
cycloneive_lcell_comb \comp_unit|Add1~2 (
// Equation(s):
// \comp_unit|Add1~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add1~1  & VCC)))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add1~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 ))))
// \comp_unit|Add1~3  = CARRY((\comp_unit|x[1]~1_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add1~1 )) # (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add1~1 ))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~1 ),
	.combout(\comp_unit|Add1~2_combout ),
	.cout(\comp_unit|Add1~3 ));
// synopsys translate_off
defparam \comp_unit|Add1~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N16
cycloneive_lcell_comb \comp_unit|Add1~4 (
// Equation(s):
// \comp_unit|Add1~4_combout  = ((\comp_unit|y[2]~3_combout  $ (\comp_unit|x[2]~2_combout  $ (\comp_unit|Add1~3 )))) # (GND)
// \comp_unit|Add1~5  = CARRY((\comp_unit|y[2]~3_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add1~3 )) # (!\comp_unit|y[2]~3_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add1~3 ))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~3 ),
	.combout(\comp_unit|Add1~4_combout ),
	.cout(\comp_unit|Add1~5 ));
// synopsys translate_off
defparam \comp_unit|Add1~4 .lut_mask = 16'h964D;
defparam \comp_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N18
cycloneive_lcell_comb \comp_unit|Add1~6 (
// Equation(s):
// \comp_unit|Add1~6_combout  = \comp_unit|x[3]~3_combout  $ (\comp_unit|Add1~5  $ (!\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add1~5 ),
	.combout(\comp_unit|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N0
cycloneive_lcell_comb \comp_unit|alu_out[3]~30 (
// Equation(s):
// \comp_unit|alu_out[3]~30_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|y[3]~2_combout  $ ((\comp_unit|x[3]~3_combout )))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|Add1~6_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~30 .lut_mask = 16'h7D28;
defparam \comp_unit|alu_out[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N22
cycloneive_lcell_comb \comp_unit|alu_out[3]~45 (
// Equation(s):
// \comp_unit|alu_out[3]~45_combout  = (\comp_unit|alu_out[3]~30_combout ) # ((\comp_unit|alu_out[2]~15_combout  & (!\sync_reset~q  & \comp_unit|r [3])))

	.dataa(\comp_unit|alu_out[2]~15_combout ),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|alu_out[3]~30_combout ),
	.datad(\comp_unit|r [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~45 .lut_mask = 16'hF2F0;
defparam \comp_unit|alu_out[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N28
cycloneive_lcell_comb \comp_unit|alu_out[3]~44 (
// Equation(s):
// \comp_unit|alu_out[3]~44_combout  = (\comp_unit|alu_out[2]~15_combout  & (!\sync_reset~q  & \comp_unit|r [3]))

	.dataa(\comp_unit|alu_out[2]~15_combout ),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|r [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~44 .lut_mask = 16'h0A00;
defparam \comp_unit|alu_out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~31 (
// Equation(s):
// \comp_unit|alu_out[3]~31_combout  = (\comp_unit|alu_out[1]~21_combout  & ((\instr_decoder|LS_nibble_of_ir [1]) # ((\comp_unit|alu_out[3]~45_combout )))) # (!\comp_unit|alu_out[1]~21_combout  & (\instr_decoder|LS_nibble_of_ir [1] & 
// ((\comp_unit|alu_out[3]~44_combout ))))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[3]~45_combout ),
	.datad(\comp_unit|alu_out[3]~44_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~31 .lut_mask = 16'hECA8;
defparam \comp_unit|alu_out[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~36 (
// Equation(s):
// \comp_unit|alu_out[3]~36_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (((!\comp_unit|x[3]~3_combout )))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|alu_out[1]~21_combout  & (\comp_unit|alu_out[3]~45_combout )))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[3]~45_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~36 .lut_mask = 16'h20EC;
defparam \comp_unit|alu_out[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N14
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|y[0]~1_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~1_combout  & (\comp_unit|x[0]~0_combout  & VCC))
// \comp_unit|Add2~1  = CARRY((\comp_unit|y[0]~1_combout  & \comp_unit|x[0]~0_combout ))

	.dataa(\comp_unit|y[0]~1_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N16
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~1_combout  & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|x[1]~1_combout  & (!\comp_unit|Add2~1 )))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|x[1]~1_combout  & (!\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Add2~1 ) # (GND)))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|x[1]~1_combout  & !\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|Add2~1 ) # (!\comp_unit|x[1]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N18
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~3_combout  $ (\comp_unit|x[2]~2_combout  $ (!\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~3_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add2~3 ))) # (!\comp_unit|y[2]~3_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add2~3 )))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N20
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|y[3]~2_combout  $ (\comp_unit|Add2~5  $ (\comp_unit|x[3]~3_combout ))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'hA55A;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N20
cycloneive_lcell_comb \comp_unit|alu_out[3]~34 (
// Equation(s):
// \comp_unit|alu_out[3]~34_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|y[3]~2_combout ) # ((!\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\instr_decoder|LS_nibble_of_ir [1] & \comp_unit|Add2~6_combout 
// ))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Add2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~34 .lut_mask = 16'hBC8C;
defparam \comp_unit|alu_out[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N18
cycloneive_lcell_comb \comp_unit|alu_out[3]~35 (
// Equation(s):
// \comp_unit|alu_out[3]~35_combout  = (\comp_unit|alu_out[1]~16_combout  & ((\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out[3]~34_combout ))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add0~1_combout  & !\comp_unit|alu_out[3]~34_combout 
// ))))

	.dataa(\comp_unit|Add0~1_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[1]~16_combout ),
	.datad(\comp_unit|alu_out[3]~34_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~35 .lut_mask = 16'hC020;
defparam \comp_unit|alu_out[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N14
cycloneive_lcell_comb \comp_unit|alu_out[3]~37 (
// Equation(s):
// \comp_unit|alu_out[3]~37_combout  = (\comp_unit|alu_out[3]~44_combout ) # ((\comp_unit|alu_out[3]~36_combout  & (\comp_unit|alu_out[1]~21_combout )) # (!\comp_unit|alu_out[3]~36_combout  & ((\comp_unit|alu_out[3]~35_combout ))))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(\comp_unit|alu_out[3]~44_combout ),
	.datac(\comp_unit|alu_out[3]~36_combout ),
	.datad(\comp_unit|alu_out[3]~35_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~37 .lut_mask = 16'hEFEC;
defparam \comp_unit|alu_out[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N24
cycloneive_lcell_comb \comp_unit|alu_out[3]~38 (
// Equation(s):
// \comp_unit|alu_out[3]~38_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~6_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add0~1_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\comp_unit|Add0~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~38 .lut_mask = 16'hFC30;
defparam \comp_unit|alu_out[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~39 (
// Equation(s):
// \comp_unit|alu_out[3]~39_combout  = (\comp_unit|alu_out[1]~16_combout  & ((\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add2~6_combout )) # (!\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out[3]~38_combout )))))

	.dataa(\comp_unit|Add2~6_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[1]~16_combout ),
	.datad(\comp_unit|alu_out[3]~38_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~39 .lut_mask = 16'hB080;
defparam \comp_unit|alu_out[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~40 (
// Equation(s):
// \comp_unit|alu_out[3]~40_combout  = (\comp_unit|alu_out[3]~39_combout ) # ((!\instr_decoder|LS_nibble_of_ir [2] & \comp_unit|alu_out[3]~44_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\comp_unit|alu_out[3]~44_combout ),
	.datad(\comp_unit|alu_out[3]~39_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~40 .lut_mask = 16'hFF30;
defparam \comp_unit|alu_out[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N2
cycloneive_lcell_comb \comp_unit|alu_out[3]~41 (
// Equation(s):
// \comp_unit|alu_out[3]~41_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[3]~37_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[3]~40_combout ))))) # 
// (!\instr_decoder|LS_nibble_of_ir [1] & (((\comp_unit|alu_out[3]~37_combout ) # (\comp_unit|alu_out[3]~40_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[3]~37_combout ),
	.datad(\comp_unit|alu_out[3]~40_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~41 .lut_mask = 16'hF7B0;
defparam \comp_unit|alu_out[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y45_N12
cycloneive_lcell_comb \comp_unit|alu_out[3]~42 (
// Equation(s):
// \comp_unit|alu_out[3]~42_combout  = (\comp_unit|alu_out[3]~41_combout ) # ((\comp_unit|alu_out[3]~33_combout  & (\comp_unit|Mult0|auto_generated|op_3~14_combout  & \comp_unit|alu_out[3]~31_combout )))

	.dataa(\comp_unit|alu_out[3]~33_combout ),
	.datab(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.datac(\comp_unit|alu_out[3]~31_combout ),
	.datad(\comp_unit|alu_out[3]~41_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~42 .lut_mask = 16'hFF80;
defparam \comp_unit|alu_out[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y45_N13
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N20
cycloneive_lcell_comb \comp_unit|Mux0~15 (
// Equation(s):
// \comp_unit|Mux0~15_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|i [3]) # ((\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & (((\comp_unit|r [3] & 
// !\instr_decoder|source_register_select[0]~2_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|i [3]),
	.datac(\comp_unit|r [3]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~15 .lut_mask = 16'hAAD8;
defparam \comp_unit|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\instr_decoder|register_enables[7]~9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|Mux0~21_combout ,\comp_unit|Mux1~6_combout ,\comp_unit|Mux2~6_combout ,\comp_unit|Mux3~7_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N6
cycloneive_lcell_comb \comp_unit|Mux0~16 (
// Equation(s):
// \comp_unit|Mux0~16_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux0~15_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|Mux0~15_combout  & (\comp_unit|m [3])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (\comp_unit|Mux0~15_combout ))

	.dataa(\instr_decoder|source_register_select[0]~2_combout ),
	.datab(\comp_unit|Mux0~15_combout ),
	.datac(\comp_unit|m [3]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~16 .lut_mask = 16'hEC64;
defparam \comp_unit|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N2
cycloneive_lcell_comb \comp_unit|Mux0~20 (
// Equation(s):
// \comp_unit|Mux0~20_combout  = (\comp_unit|Mux0~22_combout  & ((\comp_unit|Mux0~19_combout  & (\i_pins[3]~input_o )) # (!\comp_unit|Mux0~19_combout  & ((\comp_unit|Mux0~16_combout ))))) # (!\comp_unit|Mux0~22_combout  & (((\comp_unit|Mux0~19_combout ))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\i_pins[3]~input_o ),
	.datac(\comp_unit|Mux0~19_combout ),
	.datad(\comp_unit|Mux0~16_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~20 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N26
cycloneive_lcell_comb \comp_unit|Mux0~21 (
// Equation(s):
// \comp_unit|Mux0~21_combout  = (!\sync_reset~q  & \comp_unit|Mux0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux0~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~21 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N27
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N10
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|m [2] $ (\comp_unit|i [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|m [2] & ((\comp_unit|i [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|m [2] & (\comp_unit|i [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|m [2]),
	.datab(\comp_unit|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N12
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|m [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|i [3]))

	.dataa(gnd),
	.datab(\comp_unit|m [3]),
	.datac(gnd),
	.datad(\comp_unit|i [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hC33C;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y46_N13
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|Mux0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N8
cycloneive_lcell_comb \comp_unit|alu_out[2]~27 (
// Equation(s):
// \comp_unit|alu_out[2]~27_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[2]~2_combout  $ (((\instr_decoder|LS_nibble_of_ir [1]) # (\comp_unit|y[2]~3_combout ))))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|LS_nibble_of_ir 
// [1]))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~27 .lut_mask = 16'h46EC;
defparam \comp_unit|alu_out[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N6
cycloneive_lcell_comb \comp_unit|alu_out[2]~28 (
// Equation(s):
// \comp_unit|alu_out[2]~28_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[2]~27_combout )))) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[2]~27_combout  & ((\comp_unit|Mult0|auto_generated|op_3~12_combout ))) # 
// (!\comp_unit|alu_out[2]~27_combout  & (\comp_unit|Add1~4_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add1~4_combout ),
	.datac(\comp_unit|alu_out[2]~27_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~28 .lut_mask = 16'hF4A4;
defparam \comp_unit|alu_out[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N4
cycloneive_lcell_comb \comp_unit|alu_out~24 (
// Equation(s):
// \comp_unit|alu_out~24_combout  = (\comp_unit|y[2]~3_combout  & \comp_unit|x[2]~2_combout )

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~24 .lut_mask = 16'hAA00;
defparam \comp_unit|alu_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N30
cycloneive_lcell_comb \comp_unit|Add0~0 (
// Equation(s):
// \comp_unit|Add0~0_combout  = \comp_unit|x[2]~2_combout  $ (((\comp_unit|x[1]~1_combout ) # (\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~0 .lut_mask = 16'h11EE;
defparam \comp_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N26
cycloneive_lcell_comb \comp_unit|alu_out[2]~23 (
// Equation(s):
// \comp_unit|alu_out[2]~23_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (((\instr_decoder|LS_nibble_of_ir [2]) # (\comp_unit|Add2~4_combout )))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add0~0_combout  & (!\instr_decoder|LS_nibble_of_ir 
// [2])))

	.dataa(\comp_unit|Add0~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~23 .lut_mask = 16'hCEC2;
defparam \comp_unit|alu_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N26
cycloneive_lcell_comb \comp_unit|alu_out[2]~25 (
// Equation(s):
// \comp_unit|alu_out[2]~25_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[2]~23_combout  & (\comp_unit|alu_out~24_combout )) # (!\comp_unit|alu_out[2]~23_combout  & ((\comp_unit|Mult0|auto_generated|op_3~4_combout ))))) # 
// (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[2]~23_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|alu_out~24_combout ),
	.datac(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datad(\comp_unit|alu_out[2]~23_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~25 .lut_mask = 16'hDDA0;
defparam \comp_unit|alu_out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N16
cycloneive_lcell_comb \comp_unit|alu_out[2]~26 (
// Equation(s):
// \comp_unit|alu_out[2]~26_combout  = (\comp_unit|alu_out[2]~25_combout  & ((\comp_unit|alu_out[1]~16_combout ) # ((\comp_unit|alu_out[1]~17_combout  & \comp_unit|r [2])))) # (!\comp_unit|alu_out[2]~25_combout  & (\comp_unit|alu_out[1]~17_combout  & 
// ((\comp_unit|r [2]))))

	.dataa(\comp_unit|alu_out[2]~25_combout ),
	.datab(\comp_unit|alu_out[1]~17_combout ),
	.datac(\comp_unit|alu_out[1]~16_combout ),
	.datad(\comp_unit|r [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~26 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N8
cycloneive_lcell_comb \comp_unit|alu_out[2]~29 (
// Equation(s):
// \comp_unit|alu_out[2]~29_combout  = (\comp_unit|alu_out[2]~26_combout ) # ((\comp_unit|alu_out[1]~21_combout  & \comp_unit|alu_out[2]~28_combout ))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(gnd),
	.datac(\comp_unit|alu_out[2]~28_combout ),
	.datad(\comp_unit|alu_out[2]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~29 .lut_mask = 16'hFFA0;
defparam \comp_unit|alu_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N9
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N16
cycloneive_lcell_comb \comp_unit|Mux1~0 (
// Equation(s):
// \comp_unit|Mux1~0_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\instr_decoder|source_register_select[1]~3_combout  
// & (\comp_unit|i [2])) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|r [2])))))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|r [2]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~0 .lut_mask = 16'hFA0C;
defparam \comp_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N30
cycloneive_lcell_comb \comp_unit|Mux1~1 (
// Equation(s):
// \comp_unit|Mux1~1_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux1~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\comp_unit|Mux1~0_combout  & (\comp_unit|m [2])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|Mux1~0_combout ))))

	.dataa(\instr_decoder|source_register_select[0]~2_combout ),
	.datab(\comp_unit|m [2]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|Mux1~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~1 .lut_mask = 16'hF588;
defparam \comp_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N28
cycloneive_lcell_comb \comp_unit|Mux1~2 (
// Equation(s):
// \comp_unit|Mux1~2_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|x1 [2]) # (\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & (\comp_unit|x0 [2] & 
// ((!\instr_decoder|source_register_select[1]~3_combout ))))

	.dataa(\comp_unit|x0 [2]),
	.datab(\comp_unit|x1 [2]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~2 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N22
cycloneive_lcell_comb \comp_unit|Mux1~3 (
// Equation(s):
// \comp_unit|Mux1~3_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux1~2_combout  & ((\comp_unit|y1 [2]))) # (!\comp_unit|Mux1~2_combout  & (\comp_unit|y0 [2])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux1~2_combout ))))

	.dataa(\comp_unit|y0 [2]),
	.datab(\instr_decoder|source_register_select[1]~3_combout ),
	.datac(\comp_unit|y1 [2]),
	.datad(\comp_unit|Mux1~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~3 .lut_mask = 16'hF388;
defparam \comp_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N20
cycloneive_lcell_comb \comp_unit|Mux1~4 (
// Equation(s):
// \comp_unit|Mux1~4_combout  = (\comp_unit|Mux0~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout ) # ((\comp_unit|Mux1~1_combout )))) # (!\comp_unit|Mux0~22_combout  & (!\instr_decoder|source_register_select[3]~0_combout  & 
// ((\comp_unit|Mux1~3_combout ))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\comp_unit|Mux1~1_combout ),
	.datad(\comp_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~4 .lut_mask = 16'hB9A8;
defparam \comp_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N2
cycloneive_lcell_comb \comp_unit|Mux1~5 (
// Equation(s):
// \comp_unit|Mux1~5_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux1~4_combout  & (\i_pins[2]~input_o )) # (!\comp_unit|Mux1~4_combout  & ((\instr_decoder|LS_nibble_of_ir [2]))))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux1~4_combout ))))

	.dataa(\i_pins[2]~input_o ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Mux1~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~5 .lut_mask = 16'hBBC0;
defparam \comp_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N14
cycloneive_lcell_comb \comp_unit|Mux1~6 (
// Equation(s):
// \comp_unit|Mux1~6_combout  = (!\sync_reset~q  & \comp_unit|Mux1~5_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~6 .lut_mask = 16'h5500;
defparam \comp_unit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N15
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N11
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N10
cycloneive_lcell_comb \comp_unit|Mux2~1 (
// Equation(s):
// \comp_unit|Mux2~1_combout  = (\comp_unit|Mux2~0_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [1])) # (!\instr_decoder|source_register_select[0]~2_combout ))) # (!\comp_unit|Mux2~0_combout  & 
// (\instr_decoder|source_register_select[0]~2_combout  & (\comp_unit|m [1])))

	.dataa(\comp_unit|Mux2~0_combout ),
	.datab(\instr_decoder|source_register_select[0]~2_combout ),
	.datac(\comp_unit|m [1]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~1 .lut_mask = 16'hEA62;
defparam \comp_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N18
cycloneive_lcell_comb \comp_unit|Mux2~5 (
// Equation(s):
// \comp_unit|Mux2~5_combout  = (\comp_unit|Mux0~22_combout  & ((\comp_unit|Mux2~4_combout  & (\i_pins[1]~input_o )) # (!\comp_unit|Mux2~4_combout  & ((\comp_unit|Mux2~1_combout ))))) # (!\comp_unit|Mux0~22_combout  & (((\comp_unit|Mux2~4_combout ))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\i_pins[1]~input_o ),
	.datac(\comp_unit|Mux2~4_combout ),
	.datad(\comp_unit|Mux2~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~5 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N16
cycloneive_lcell_comb \comp_unit|Mux2~6 (
// Equation(s):
// \comp_unit|Mux2~6_combout  = (!\sync_reset~q  & \comp_unit|Mux2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux2~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~6 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N31
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N24
cycloneive_lcell_comb \comp_unit|x[1]~1 (
// Equation(s):
// \comp_unit|x[1]~1_combout  = (\instr_decoder|ir [4] & ((\sync_reset~q  & ((\comp_unit|x0 [1]))) # (!\sync_reset~q  & (\comp_unit|x1 [1])))) # (!\instr_decoder|ir [4] & (((\comp_unit|x0 [1]))))

	.dataa(\comp_unit|x1 [1]),
	.datab(\comp_unit|x0 [1]),
	.datac(\instr_decoder|ir [4]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|x[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~1 .lut_mask = 16'hCCAC;
defparam \comp_unit|x[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N22
cycloneive_lcell_comb \comp_unit|alu_out[1]~12 (
// Equation(s):
// \comp_unit|alu_out[1]~12_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|x[1]~1_combout  & (\comp_unit|Mult0|auto_generated|le3a [5]))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|x[0]~0_combout )))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~12 .lut_mask = 16'h885A;
defparam \comp_unit|alu_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~13 (
// Equation(s):
// \comp_unit|alu_out[1]~13_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~2_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add2~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Add2~2_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~13 .lut_mask = 16'hFC0C;
defparam \comp_unit|alu_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N2
cycloneive_lcell_comb \comp_unit|alu_out[1]~14 (
// Equation(s):
// \comp_unit|alu_out[1]~14_combout  = (\comp_unit|alu_out[1]~12_combout  & ((\comp_unit|alu_out[1]~13_combout ) # (\instr_decoder|LS_nibble_of_ir [1] $ (!\instr_decoder|LS_nibble_of_ir [2])))) # (!\comp_unit|alu_out[1]~12_combout  & 
// (\comp_unit|alu_out[1]~13_combout  & (\instr_decoder|LS_nibble_of_ir [1] $ (\instr_decoder|LS_nibble_of_ir [2]))))

	.dataa(\comp_unit|alu_out[1]~12_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|alu_out[1]~13_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~14 .lut_mask = 16'hBE82;
defparam \comp_unit|alu_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N14
cycloneive_lcell_comb \comp_unit|alu_out[1]~18 (
// Equation(s):
// \comp_unit|alu_out[1]~18_combout  = (\comp_unit|alu_out[1]~16_combout  & ((\comp_unit|alu_out[1]~14_combout ) # ((\comp_unit|alu_out[1]~17_combout  & \comp_unit|r [1])))) # (!\comp_unit|alu_out[1]~16_combout  & (\comp_unit|alu_out[1]~17_combout  & 
// (\comp_unit|r [1])))

	.dataa(\comp_unit|alu_out[1]~16_combout ),
	.datab(\comp_unit|alu_out[1]~17_combout ),
	.datac(\comp_unit|r [1]),
	.datad(\comp_unit|alu_out[1]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~18 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~19 (
// Equation(s):
// \comp_unit|alu_out[1]~19_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]) # (\instr_decoder|LS_nibble_of_ir [1]))))) # (!\instr_decoder|LS_nibble_of_ir [2] & 
// (((\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~19 .lut_mask = 16'h5F60;
defparam \comp_unit|alu_out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~20 (
// Equation(s):
// \comp_unit|alu_out[1]~20_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[1]~19_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[1]~19_combout  & ((\comp_unit|Mult0|auto_generated|op_3~10_combout ))) # 
// (!\comp_unit|alu_out[1]~19_combout  & (\comp_unit|Add1~2_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|alu_out[1]~19_combout ),
	.datac(\comp_unit|Add1~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~20 .lut_mask = 16'hDC98;
defparam \comp_unit|alu_out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~22 (
// Equation(s):
// \comp_unit|alu_out[1]~22_combout  = (\comp_unit|alu_out[1]~18_combout ) # ((\comp_unit|alu_out[1]~21_combout  & \comp_unit|alu_out[1]~20_combout ))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(gnd),
	.datac(\comp_unit|alu_out[1]~18_combout ),
	.datad(\comp_unit|alu_out[1]~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~22 .lut_mask = 16'hFAF0;
defparam \comp_unit|alu_out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N1
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N22
cycloneive_lcell_comb \comp_unit|alu_out[0]~43 (
// Equation(s):
// \comp_unit|alu_out[0]~43_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|r [0] $ ((!\instr_decoder|LS_nibble_of_ir [2])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (((!\comp_unit|x[0]~0_combout ))))

	.dataa(\comp_unit|r [0]),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~43 .lut_mask = 16'h909F;
defparam \comp_unit|alu_out[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N28
cycloneive_lcell_comb \comp_unit|alu_out[0]~9 (
// Equation(s):
// \comp_unit|alu_out[0]~9_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|alu_out[0]~43_combout )) # (!\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|Add2~0_combout ))))) # 
// (!\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [1] & ((!\comp_unit|Add2~0_combout ))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|alu_out[0]~43_combout ))))

	.dataa(\comp_unit|alu_out[0]~43_combout ),
	.datab(\comp_unit|Add2~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~9 .lut_mask = 16'hA3CA;
defparam \comp_unit|alu_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N28
cycloneive_lcell_comb \comp_unit|alu_out[0]~6 (
// Equation(s):
// \comp_unit|alu_out[0]~6_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|y[0]~1_combout  & (\comp_unit|x[0]~0_combout ))) # (!\instr_decoder|LS_nibble_of_ir [1] & (((\comp_unit|Mult0|auto_generated|op_3~0_combout ))))

	.dataa(\comp_unit|y[0]~1_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~6 .lut_mask = 16'hB380;
defparam \comp_unit|alu_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N2
cycloneive_lcell_comb \comp_unit|alu_out[0]~7 (
// Equation(s):
// \comp_unit|alu_out[0]~7_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~8_combout ))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add1~0_combout ))

	.dataa(\comp_unit|Add1~0_combout ),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~7 .lut_mask = 16'hFA0A;
defparam \comp_unit|alu_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y46_N20
cycloneive_lcell_comb \comp_unit|alu_out[0]~8 (
// Equation(s):
// \comp_unit|alu_out[0]~8_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[0]~6_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[0]~7_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|alu_out[0]~6_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[0]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~8 .lut_mask = 16'hDD88;
defparam \comp_unit|alu_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N6
cycloneive_lcell_comb \comp_unit|alu_out[0]~10 (
// Equation(s):
// \comp_unit|alu_out[0]~10_combout  = (\instr_decoder|LS_nibble_of_ir [0] & ((\instr_decoder|LS_nibble_of_ir [2] & (!\comp_unit|alu_out[0]~9_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((!\comp_unit|alu_out[0]~8_combout ))))) # 
// (!\instr_decoder|LS_nibble_of_ir [0] & ((\instr_decoder|LS_nibble_of_ir [2] & ((!\comp_unit|alu_out[0]~8_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[0]~9_combout ))))

	.dataa(\comp_unit|alu_out[0]~9_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|alu_out[0]~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~10 .lut_mask = 16'h427E;
defparam \comp_unit|alu_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N0
cycloneive_lcell_comb \comp_unit|alu_out[0]~11 (
// Equation(s):
// \comp_unit|alu_out[0]~11_combout  = (!\sync_reset~q  & !\comp_unit|alu_out[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|alu_out[0]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~11 .lut_mask = 16'h000F;
defparam \comp_unit|alu_out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N18
cycloneive_lcell_comb \comp_unit|Equal0~0 (
// Equation(s):
// \comp_unit|Equal0~0_combout  = (!\comp_unit|alu_out[1]~22_combout  & (!\comp_unit|alu_out[0]~11_combout  & (!\comp_unit|alu_out[2]~29_combout  & !\comp_unit|alu_out[3]~42_combout )))

	.dataa(\comp_unit|alu_out[1]~22_combout ),
	.datab(\comp_unit|alu_out[0]~11_combout ),
	.datac(\comp_unit|alu_out[2]~29_combout ),
	.datad(\comp_unit|alu_out[3]~42_combout ),
	.cin(gnd),
	.combout(\comp_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \comp_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N19
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N14
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~0 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~0_combout  = (!\sync_reset~q  & (!\instr_decoder|Equal12~0_combout  & ((\comp_unit|r_eq_0~q ) # (!\instr_decoder|Equal12~1_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|r_eq_0~q ),
	.datac(\instr_decoder|Equal12~1_combout ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~0 .lut_mask = 16'h0045;
defparam \prog_sequencer|cache_rdoffset[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~4 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~4_combout  = (\prog_sequencer|Add1~0_combout  & \prog_sequencer|cache_rdoffset[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add1~0_combout ),
	.datad(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~4 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N1
dffeas \prog_sequencer|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N14
cycloneive_lcell_comb \prog_sequencer|Add1~2 (
// Equation(s):
// \prog_sequencer|Add1~2_combout  = (\prog_sequencer|pc [1] & (!\prog_sequencer|Add1~1 )) # (!\prog_sequencer|pc [1] & ((\prog_sequencer|Add1~1 ) # (GND)))
// \prog_sequencer|Add1~3  = CARRY((!\prog_sequencer|Add1~1 ) # (!\prog_sequencer|pc [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~1 ),
	.combout(\prog_sequencer|Add1~2_combout ),
	.cout(\prog_sequencer|Add1~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~2 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~3 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~3_combout  = (\prog_sequencer|Add1~2_combout  & \prog_sequencer|cache_rdoffset[2]~0_combout )

	.dataa(\prog_sequencer|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~3 .lut_mask = 16'hAA00;
defparam \prog_sequencer|cache_rdoffset[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N17
dffeas \prog_sequencer|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N16
cycloneive_lcell_comb \prog_sequencer|Add1~4 (
// Equation(s):
// \prog_sequencer|Add1~4_combout  = (\prog_sequencer|pc [2] & (\prog_sequencer|Add1~3  $ (GND))) # (!\prog_sequencer|pc [2] & (!\prog_sequencer|Add1~3  & VCC))
// \prog_sequencer|Add1~5  = CARRY((\prog_sequencer|pc [2] & !\prog_sequencer|Add1~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~3 ),
	.combout(\prog_sequencer|Add1~4_combout ),
	.cout(\prog_sequencer|Add1~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~1 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~1_combout  = (\prog_sequencer|Add1~4_combout  & \prog_sequencer|cache_rdoffset[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add1~4_combout ),
	.datad(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~1 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N19
dffeas \prog_sequencer|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[2] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N18
cycloneive_lcell_comb \prog_sequencer|Add1~6 (
// Equation(s):
// \prog_sequencer|Add1~6_combout  = (\prog_sequencer|pc [3] & (!\prog_sequencer|Add1~5 )) # (!\prog_sequencer|pc [3] & ((\prog_sequencer|Add1~5 ) # (GND)))
// \prog_sequencer|Add1~7  = CARRY((!\prog_sequencer|Add1~5 ) # (!\prog_sequencer|pc [3]))

	.dataa(\prog_sequencer|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~5 ),
	.combout(\prog_sequencer|Add1~6_combout ),
	.cout(\prog_sequencer|Add1~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~6 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[3]~2 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[3]~2_combout  = (\prog_sequencer|Add1~6_combout  & \prog_sequencer|cache_rdoffset[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add1~6_combout ),
	.datad(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[3]~2 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N27
dffeas \prog_sequencer|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[3] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N2
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[4]~5 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[4]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~0_combout  & ((\instr_decoder|LS_nibble_of_ir [0]))) # (!\prog_sequencer|pm_address~0_combout  & (\prog_sequencer|Add1~8_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|Add1~8_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[4]~5 .lut_mask = 16'h5044;
defparam \prog_sequencer|cache_rdoffset[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
cycloneive_lcell_comb \cache|Mux6~7 (
// Equation(s):
// \cache|Mux6~7_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [217])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [153])))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [153]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [217]),
	.cin(gnd),
	.combout(\cache|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~7 .lut_mask = 16'hBA98;
defparam \cache|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \cache|Mux6~8 (
// Equation(s):
// \cache|Mux6~8_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux6~7_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [249])) # (!\cache|Mux6~7_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [185]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux6~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [249]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [185]),
	.datad(\cache|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~8 .lut_mask = 16'hBBC0;
defparam \cache|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \cache|Mux6~0 (
// Equation(s):
// \cache|Mux6~0_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [201]))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [137]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [137]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [201]),
	.cin(gnd),
	.combout(\cache|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~0 .lut_mask = 16'hDC98;
defparam \cache|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \cache|Mux6~1 (
// Equation(s):
// \cache|Mux6~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux6~0_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [233])) # (!\cache|Mux6~0_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [169]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux6~0_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [233]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [169]),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~1 .lut_mask = 16'hAFC0;
defparam \cache|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \cache|Mux6~2 (
// Equation(s):
// \cache|Mux6~2_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [177])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [145])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [145]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [177]),
	.cin(gnd),
	.combout(\cache|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~2 .lut_mask = 16'hBA98;
defparam \cache|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \cache|Mux6~3 (
// Equation(s):
// \cache|Mux6~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux6~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [241]))) # (!\cache|Mux6~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [209])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux6~2_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [209]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [241]),
	.datad(\cache|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~3 .lut_mask = 16'hF388;
defparam \cache|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \cache|Mux6~4 (
// Equation(s):
// \cache|Mux6~4_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [161])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [129])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [129]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [161]),
	.cin(gnd),
	.combout(\cache|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~4 .lut_mask = 16'hBA98;
defparam \cache|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \cache|Mux6~5 (
// Equation(s):
// \cache|Mux6~5_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux6~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [225]))) # (!\cache|Mux6~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [193])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux6~4_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [193]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [225]),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~5 .lut_mask = 16'hCFA0;
defparam \cache|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \cache|Mux6~6 (
// Equation(s):
// \cache|Mux6~6_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|Mux6~3_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// ((\cache|Mux6~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|Mux6~3_combout ),
	.datad(\cache|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~6 .lut_mask = 16'hB9A8;
defparam \cache|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \cache|Mux6~9 (
// Equation(s):
// \cache|Mux6~9_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux6~6_combout  & (\cache|Mux6~8_combout )) # (!\cache|Mux6~6_combout  & ((\cache|Mux6~1_combout ))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (((\cache|Mux6~6_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|Mux6~8_combout ),
	.datac(\cache|Mux6~1_combout ),
	.datad(\cache|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~9 .lut_mask = 16'hDDA0;
defparam \cache|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N30
cycloneive_lcell_comb \cache|Mux6~10 (
// Equation(s):
// \cache|Mux6~10_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [41]))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [33]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [33]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [41]),
	.cin(gnd),
	.combout(\cache|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~10 .lut_mask = 16'hDC98;
defparam \cache|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \cache|Mux6~11 (
// Equation(s):
// \cache|Mux6~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux6~10_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [57])) # (!\cache|Mux6~10_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [49]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux6~10_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [57]),
	.datac(\cache|Mux6~10_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [49]),
	.cin(gnd),
	.combout(\cache|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~11 .lut_mask = 16'hDAD0;
defparam \cache|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \cache|Mux6~14 (
// Equation(s):
// \cache|Mux6~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [17])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [1])))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [1]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\cache|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~14 .lut_mask = 16'hBA98;
defparam \cache|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \cache|Mux6~15 (
// Equation(s):
// \cache|Mux6~15_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux6~14_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [25])) # (!\cache|Mux6~14_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [9]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux6~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [25]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [9]),
	.datad(\cache|Mux6~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~15 .lut_mask = 16'hDDA0;
defparam \cache|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N8
cycloneive_lcell_comb \cache|Mux6~12 (
// Equation(s):
// \cache|Mux6~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [81]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [65]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [65]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [81]),
	.cin(gnd),
	.combout(\cache|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~12 .lut_mask = 16'hDC98;
defparam \cache|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \cache|Mux6~13 (
// Equation(s):
// \cache|Mux6~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux6~12_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [89])) # (!\cache|Mux6~12_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [73]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux6~12_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [89]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [73]),
	.datac(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datad(\cache|Mux6~12_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~13 .lut_mask = 16'hAFC0;
defparam \cache|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \cache|Mux6~16 (
// Equation(s):
// \cache|Mux6~16_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux6~13_combout ))) # 
// (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|Mux6~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|Mux6~15_combout ),
	.datad(\cache|Mux6~13_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~16 .lut_mask = 16'hDC98;
defparam \cache|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N28
cycloneive_lcell_comb \cache|Mux6~17 (
// Equation(s):
// \cache|Mux6~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [105])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [97]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [105]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [97]),
	.cin(gnd),
	.combout(\cache|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~17 .lut_mask = 16'hB9A8;
defparam \cache|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \cache|Mux6~18 (
// Equation(s):
// \cache|Mux6~18_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux6~17_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [121])) # (!\cache|Mux6~17_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [113]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux6~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [121]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [113]),
	.datad(\cache|Mux6~17_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~18 .lut_mask = 16'hDDA0;
defparam \cache|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \cache|Mux6~19 (
// Equation(s):
// \cache|Mux6~19_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux6~16_combout  & ((\cache|Mux6~18_combout ))) # (!\cache|Mux6~16_combout  & (\cache|Mux6~11_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (((\cache|Mux6~16_combout ))))

	.dataa(\cache|Mux6~11_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux6~16_combout ),
	.datad(\cache|Mux6~18_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~19 .lut_mask = 16'hF838;
defparam \cache|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \instr_decoder|ir~1 (
// Equation(s):
// \instr_decoder|ir~1_combout  = (!\prog_sequencer|hold_out~combout  & ((\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux6~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux6~19_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datab(\prog_sequencer|hold_out~combout ),
	.datac(\cache|Mux6~9_combout ),
	.datad(\cache|Mux6~19_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~1 .lut_mask = 16'h3120;
defparam \instr_decoder|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N13
dffeas \instr_decoder|LS_nibble_of_ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[1] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N4
cycloneive_lcell_comb \prog_sequencer|pm_address[5]~1 (
// Equation(s):
// \prog_sequencer|pm_address[5]~1_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [1])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~10_combout )))))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\prog_sequencer|Add1~10_combout ),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[5]~1 .lut_mask = 16'h4450;
defparam \prog_sequencer|pm_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y39_N5
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N6
cycloneive_lcell_comb \prog_sequencer|start_hold~0 (
// Equation(s):
// \prog_sequencer|start_hold~0_combout  = (\prog_sequencer|pc [5] & ((\prog_sequencer|pc [6] $ (\prog_sequencer|pm_address[6]~2_combout )) # (!\prog_sequencer|pm_address[5]~1_combout ))) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|pm_address[5]~1_combout 
// ) # (\prog_sequencer|pc [6] $ (\prog_sequencer|pm_address[6]~2_combout ))))

	.dataa(\prog_sequencer|pc [5]),
	.datab(\prog_sequencer|pc [6]),
	.datac(\prog_sequencer|pm_address[5]~1_combout ),
	.datad(\prog_sequencer|pm_address[6]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~0 .lut_mask = 16'h7BDE;
defparam \prog_sequencer|start_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N0
cycloneive_lcell_comb \prog_sequencer|hold_out (
// Equation(s):
// \prog_sequencer|hold_out~combout  = (\prog_sequencer|start_hold~0_combout ) # ((\prog_sequencer|start_hold~2_combout ) # ((\prog_sequencer|cache_wren~q  & !\prog_sequencer|Equal3~0_combout )))

	.dataa(\prog_sequencer|start_hold~0_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|Equal3~0_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out .lut_mask = 16'hFFAE;
defparam \prog_sequencer|hold_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
cycloneive_lcell_comb \cache|Mux7~7 (
// Equation(s):
// \cache|Mux7~7_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [184])) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [152])))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [184]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [152]),
	.cin(gnd),
	.combout(\cache|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~7 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \cache|Mux7~8 (
// Equation(s):
// \cache|Mux7~8_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux7~7_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [248]))) # (!\cache|Mux7~7_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [216])))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux7~7_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [216]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [248]),
	.datad(\cache|Mux7~7_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~8 .lut_mask = 16'hF388;
defparam \cache|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \cache|Mux7~0 (
// Equation(s):
// \cache|Mux7~0_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (\prog_sequencer|cache_rdoffset[3]~2_combout )) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [208]))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [144]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [144]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [208]),
	.cin(gnd),
	.combout(\cache|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~0 .lut_mask = 16'hDC98;
defparam \cache|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \cache|Mux7~1 (
// Equation(s):
// \cache|Mux7~1_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux7~0_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [240]))) # (!\cache|Mux7~0_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [176])))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux7~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [176]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [240]),
	.datad(\cache|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~1 .lut_mask = 16'hF588;
defparam \cache|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \cache|Mux7~4 (
// Equation(s):
// \cache|Mux7~4_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\prog_sequencer|cache_rdoffset[3]~2_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [192])) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [128])))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [192]),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [128]),
	.cin(gnd),
	.combout(\cache|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~4 .lut_mask = 16'hE3E0;
defparam \cache|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \cache|Mux7~5 (
// Equation(s):
// \cache|Mux7~5_combout  = (\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux7~4_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [224])) # (!\cache|Mux7~4_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [160]))))) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & (((\cache|Mux7~4_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [224]),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [160]),
	.datac(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datad(\cache|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~5 .lut_mask = 16'hAFC0;
defparam \cache|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
cycloneive_lcell_comb \cache|Mux7~2 (
// Equation(s):
// \cache|Mux7~2_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [168])) # (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [136])))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [168]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [136]),
	.cin(gnd),
	.combout(\cache|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~2 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \cache|Mux7~3 (
// Equation(s):
// \cache|Mux7~3_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux7~2_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [232])) # (!\cache|Mux7~2_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [200]))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & (((\cache|Mux7~2_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [232]),
	.datab(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [200]),
	.datad(\cache|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~3 .lut_mask = 16'hBBC0;
defparam \cache|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \cache|Mux7~6 (
// Equation(s):
// \cache|Mux7~6_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|Mux7~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|Mux7~5_combout )))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux7~5_combout ),
	.datad(\cache|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~6 .lut_mask = 16'hBA98;
defparam \cache|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \cache|Mux7~9 (
// Equation(s):
// \cache|Mux7~9_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux7~6_combout  & (\cache|Mux7~8_combout )) # (!\cache|Mux7~6_combout  & ((\cache|Mux7~1_combout ))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (((\cache|Mux7~6_combout ))))

	.dataa(\cache|Mux7~8_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|Mux7~1_combout ),
	.datad(\cache|Mux7~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~9 .lut_mask = 16'hBBC0;
defparam \cache|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \cache|Mux7~17 (
// Equation(s):
// \cache|Mux7~17_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [112]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [96]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [96]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [112]),
	.cin(gnd),
	.combout(\cache|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~17 .lut_mask = 16'hDC98;
defparam \cache|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \cache|Mux7~18 (
// Equation(s):
// \cache|Mux7~18_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux7~17_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [120])) # (!\cache|Mux7~17_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [104]))))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux7~17_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [120]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [104]),
	.datad(\cache|Mux7~17_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~18 .lut_mask = 16'hDDA0;
defparam \cache|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N28
cycloneive_lcell_comb \cache|Mux7~10 (
// Equation(s):
// \cache|Mux7~10_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [72])) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [64])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [72]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [64]),
	.cin(gnd),
	.combout(\cache|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~10 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N26
cycloneive_lcell_comb \cache|Mux7~11 (
// Equation(s):
// \cache|Mux7~11_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux7~10_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [88]))) # (!\cache|Mux7~10_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [80])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux7~10_combout ))))

	.dataa(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [80]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [88]),
	.datad(\cache|Mux7~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~11 .lut_mask = 16'hF388;
defparam \cache|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \cache|Mux7~12 (
// Equation(s):
// \cache|Mux7~12_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [48]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [32]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [48]),
	.cin(gnd),
	.combout(\cache|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~12 .lut_mask = 16'hDC98;
defparam \cache|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \cache|Mux7~13 (
// Equation(s):
// \cache|Mux7~13_combout  = (\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|Mux7~12_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [56]))) # (!\cache|Mux7~12_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [40])))) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & (((\cache|Mux7~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [40]),
	.datac(\cache|Mux7~12_combout ),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [56]),
	.cin(gnd),
	.combout(\cache|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~13 .lut_mask = 16'hF858;
defparam \cache|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \cache|Mux7~14 (
// Equation(s):
// \cache|Mux7~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~4_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~4_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [8])) # (!\prog_sequencer|cache_rdoffset[0]~4_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~4_combout ),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [8]),
	.datad(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cache|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~14 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \cache|Mux7~15 (
// Equation(s):
// \cache|Mux7~15_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|Mux7~14_combout  & ((\cache|two_port_ram|altsyncram_component|auto_generated|q_b [24]))) # (!\cache|Mux7~14_combout  & 
// (\cache|two_port_ram|altsyncram_component|auto_generated|q_b [16])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\cache|Mux7~14_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [16]),
	.datac(\cache|two_port_ram|altsyncram_component|auto_generated|q_b [24]),
	.datad(\cache|Mux7~14_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~15 .lut_mask = 16'hF588;
defparam \cache|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \cache|Mux7~16 (
// Equation(s):
// \cache|Mux7~16_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & (\prog_sequencer|cache_rdoffset[2]~1_combout )) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\prog_sequencer|cache_rdoffset[2]~1_combout  & (\cache|Mux7~13_combout )) # 
// (!\prog_sequencer|cache_rdoffset[2]~1_combout  & ((\cache|Mux7~15_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~1_combout ),
	.datac(\cache|Mux7~13_combout ),
	.datad(\cache|Mux7~15_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~16 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \cache|Mux7~19 (
// Equation(s):
// \cache|Mux7~19_combout  = (\prog_sequencer|cache_rdoffset[3]~2_combout  & ((\cache|Mux7~16_combout  & (\cache|Mux7~18_combout )) # (!\cache|Mux7~16_combout  & ((\cache|Mux7~11_combout ))))) # (!\prog_sequencer|cache_rdoffset[3]~2_combout  & 
// (((\cache|Mux7~16_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[3]~2_combout ),
	.datab(\cache|Mux7~18_combout ),
	.datac(\cache|Mux7~11_combout ),
	.datad(\cache|Mux7~16_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~19 .lut_mask = 16'hDDA0;
defparam \cache|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \instr_decoder|ir~0 (
// Equation(s):
// \instr_decoder|ir~0_combout  = (!\prog_sequencer|hold_out~combout  & ((\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux7~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux7~19_combout )))))

	.dataa(\prog_sequencer|hold_out~combout ),
	.datab(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datac(\cache|Mux7~9_combout ),
	.datad(\cache|Mux7~19_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~0 .lut_mask = 16'h5140;
defparam \instr_decoder|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N13
dffeas \instr_decoder|LS_nibble_of_ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[0] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N4
cycloneive_lcell_comb \comp_unit|Mux3~1 (
// Equation(s):
// \comp_unit|Mux3~1_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\instr_decoder|source_register_select[1]~3_combout  
// & (\comp_unit|i [0])) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|r [0])))))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|r [0]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~1 .lut_mask = 16'hFA0C;
defparam \comp_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N26
cycloneive_lcell_comb \comp_unit|Mux3~2 (
// Equation(s):
// \comp_unit|Mux3~2_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux3~1_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|Mux3~1_combout  & (\comp_unit|m [0])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|Mux3~1_combout ))))

	.dataa(\instr_decoder|source_register_select[0]~2_combout ),
	.datab(\comp_unit|m [0]),
	.datac(\comp_unit|Mux3~1_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~2 .lut_mask = 16'hF858;
defparam \comp_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N24
cycloneive_lcell_comb \comp_unit|Mux3~3 (
// Equation(s):
// \comp_unit|Mux3~3_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|x1 [0]) # (\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & (\comp_unit|x0 [0] & 
// ((!\instr_decoder|source_register_select[1]~3_combout ))))

	.dataa(\comp_unit|x0 [0]),
	.datab(\comp_unit|x1 [0]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~3 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N6
cycloneive_lcell_comb \comp_unit|Mux3~4 (
// Equation(s):
// \comp_unit|Mux3~4_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux3~3_combout  & (\comp_unit|y1 [0])) # (!\comp_unit|Mux3~3_combout  & ((\comp_unit|y0 [0]))))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux3~3_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y1 [0]),
	.datac(\comp_unit|y0 [0]),
	.datad(\comp_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~4 .lut_mask = 16'hDDA0;
defparam \comp_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N0
cycloneive_lcell_comb \comp_unit|Mux3~5 (
// Equation(s):
// \comp_unit|Mux3~5_combout  = (\comp_unit|Mux0~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout ) # ((\comp_unit|Mux3~2_combout )))) # (!\comp_unit|Mux0~22_combout  & (!\instr_decoder|source_register_select[3]~0_combout  & 
// ((\comp_unit|Mux3~4_combout ))))

	.dataa(\comp_unit|Mux0~22_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\comp_unit|Mux3~2_combout ),
	.datad(\comp_unit|Mux3~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~5 .lut_mask = 16'hB9A8;
defparam \comp_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N18
cycloneive_lcell_comb \comp_unit|Mux3~6 (
// Equation(s):
// \comp_unit|Mux3~6_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux3~5_combout  & ((\i_pins[0]~input_o ))) # (!\comp_unit|Mux3~5_combout  & (\instr_decoder|LS_nibble_of_ir [0])))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux3~5_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\i_pins[0]~input_o ),
	.datad(\comp_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~6 .lut_mask = 16'hF388;
defparam \comp_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N24
cycloneive_lcell_comb \comp_unit|Mux3~7 (
// Equation(s):
// \comp_unit|Mux3~7_combout  = (!\sync_reset~q  & \comp_unit|Mux3~6_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~7 .lut_mask = 16'h5500;
defparam \comp_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N28
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N2
cycloneive_lcell_comb \instr_decoder|register_enables[8]~10 (
// Equation(s):
// \instr_decoder|register_enables[8]~10_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & ((!\instr_decoder|ir [5])))) # (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (!\instr_decoder|LS_nibble_of_ir [3] & \instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[8]~10 .lut_mask = 16'h0422;
defparam \instr_decoder|register_enables[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N0
cycloneive_lcell_comb \instr_decoder|register_enables[8]~11 (
// Equation(s):
// \instr_decoder|register_enables[8]~11_combout  = (\sync_reset~q ) # ((!\instr_decoder|ir [4] & \instr_decoder|register_enables[8]~10_combout ))

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|register_enables[8]~10_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[8]~11 .lut_mask = 16'hCFCC;
defparam \instr_decoder|register_enables[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N29
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N22
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N23
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N24
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N25
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N14
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|Mux0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N15
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \cache|Mux7~20 (
// Equation(s):
// \cache|Mux7~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux7~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux7~19_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datac(\cache|Mux7~9_combout ),
	.datad(\cache|Mux7~19_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~20 .lut_mask = 16'hF3C0;
defparam \cache|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneive_lcell_comb \cache|Mux6~20 (
// Equation(s):
// \cache|Mux6~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux6~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux6~19_combout ))

	.dataa(\cache|Mux6~19_combout ),
	.datab(gnd),
	.datac(\cache|Mux6~9_combout ),
	.datad(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~20 .lut_mask = 16'hF0AA;
defparam \cache|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N4
cycloneive_lcell_comb \cache|Mux5~20 (
// Equation(s):
// \cache|Mux5~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux5~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux5~19_combout )))

	.dataa(gnd),
	.datab(\cache|Mux5~9_combout ),
	.datac(\cache|Mux5~19_combout ),
	.datad(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~20 .lut_mask = 16'hCCF0;
defparam \cache|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N20
cycloneive_lcell_comb \cache|Mux4~20 (
// Equation(s):
// \cache|Mux4~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux4~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux4~19_combout ))

	.dataa(gnd),
	.datab(\cache|Mux4~19_combout ),
	.datac(\cache|Mux4~9_combout ),
	.datad(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~20 .lut_mask = 16'hF0CC;
defparam \cache|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneive_lcell_comb \cache|Mux3~20 (
// Equation(s):
// \cache|Mux3~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux3~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux3~19_combout ))

	.dataa(\cache|Mux3~19_combout ),
	.datab(\cache|Mux3~9_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~20 .lut_mask = 16'hCCAA;
defparam \cache|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N30
cycloneive_lcell_comb \cache|Mux2~20 (
// Equation(s):
// \cache|Mux2~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux2~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux2~19_combout ))

	.dataa(gnd),
	.datab(\cache|Mux2~19_combout ),
	.datac(\cache|Mux2~9_combout ),
	.datad(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~20 .lut_mask = 16'hF0CC;
defparam \cache|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
cycloneive_lcell_comb \cache|Mux1~20 (
// Equation(s):
// \cache|Mux1~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux1~9_combout ))) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux1~19_combout ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datac(\cache|Mux1~19_combout ),
	.datad(\cache|Mux1~9_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~20 .lut_mask = 16'hFC30;
defparam \cache|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N24
cycloneive_lcell_comb \cache|Mux0~20 (
// Equation(s):
// \cache|Mux0~20_combout  = (\prog_sequencer|cache_rdoffset[4]~5_combout  & (\cache|Mux0~9_combout )) # (!\prog_sequencer|cache_rdoffset[4]~5_combout  & ((\cache|Mux0~19_combout )))

	.dataa(gnd),
	.datab(\cache|Mux0~9_combout ),
	.datac(\prog_sequencer|cache_rdoffset[4]~5_combout ),
	.datad(\cache|Mux0~19_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~20 .lut_mask = 16'hCFC0;
defparam \cache|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N0
cycloneive_lcell_comb \instr_decoder|always20~3 (
// Equation(s):
// \instr_decoder|always20~3_combout  = (!\instr_decoder|LS_nibble_of_ir [0] & !\instr_decoder|LS_nibble_of_ir [1])

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(gnd),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\instr_decoder|always20~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~3 .lut_mask = 16'h0033;
defparam \instr_decoder|always20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N14
cycloneive_lcell_comb \instr_decoder|Equal0~0 (
// Equation(s):
// \instr_decoder|Equal0~0_combout  = (\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (\instr_decoder|LS_nibble_of_ir [3] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~0 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N14
cycloneive_lcell_comb \instr_decoder|Equal0~1 (
// Equation(s):
// \instr_decoder|Equal0~1_combout  = (!\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|always20~3_combout  & (!\instr_decoder|ir [4] & \instr_decoder|Equal0~0_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|always20~3_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~1 .lut_mask = 16'h0400;
defparam \instr_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N8
cycloneive_lcell_comb \instr_decoder|Equal1~0 (
// Equation(s):
// \instr_decoder|Equal1~0_combout  = (!\instr_decoder|ir [4] & (\instr_decoder|Equal0~0_combout  & \instr_decoder|register_enables[6]~6_combout ))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal0~0_combout ),
	.datac(\instr_decoder|register_enables[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal1~0 .lut_mask = 16'h4040;
defparam \instr_decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N20
cycloneive_lcell_comb \instr_decoder|Equal2~0 (
// Equation(s):
// \instr_decoder|Equal2~0_combout  = (!\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|always20~3_combout  & (\instr_decoder|ir [4] & \instr_decoder|Equal0~0_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|always20~3_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal2~0 .lut_mask = 16'h4000;
defparam \instr_decoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N26
cycloneive_lcell_comb \instr_decoder|Equal3~0 (
// Equation(s):
// \instr_decoder|Equal3~0_combout  = (\instr_decoder|ir [4] & (\instr_decoder|Equal0~0_combout  & \instr_decoder|register_enables[6]~6_combout ))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal0~0_combout ),
	.datac(\instr_decoder|register_enables[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal3~0 .lut_mask = 16'h8080;
defparam \instr_decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N10
cycloneive_lcell_comb \prog_sequencer|start_hold (
// Equation(s):
// \prog_sequencer|start_hold~combout  = (\prog_sequencer|start_hold~0_combout ) # ((\prog_sequencer|reset_1shot [0]) # (\prog_sequencer|pm_address[7]~3_combout  $ (\prog_sequencer|pc [7])))

	.dataa(\prog_sequencer|start_hold~0_combout ),
	.datab(\prog_sequencer|pm_address[7]~3_combout ),
	.datac(\prog_sequencer|reset_1shot [0]),
	.datad(\prog_sequencer|pc [7]),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold .lut_mask = 16'hFBFE;
defparam \prog_sequencer|start_hold .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N30
cycloneive_lcell_comb \prog_sequencer|end_hold (
// Equation(s):
// \prog_sequencer|end_hold~combout  = (\prog_sequencer|cache_wren~q  & \prog_sequencer|Equal3~0_combout )

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(gnd),
	.datac(\prog_sequencer|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|end_hold~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|end_hold .lut_mask = 16'hA0A0;
defparam \prog_sequencer|end_hold .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign data_bus[0] = \data_bus[0]~output_o ;

assign data_bus[1] = \data_bus[1]~output_o ;

assign data_bus[2] = \data_bus[2]~output_o ;

assign data_bus[3] = \data_bus[3]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign rom_address[0] = \rom_address[0]~output_o ;

assign rom_address[1] = \rom_address[1]~output_o ;

assign rom_address[2] = \rom_address[2]~output_o ;

assign rom_address[3] = \rom_address[3]~output_o ;

assign rom_address[4] = \rom_address[4]~output_o ;

assign rom_address[5] = \rom_address[5]~output_o ;

assign rom_address[6] = \rom_address[6]~output_o ;

assign rom_address[7] = \rom_address[7]~output_o ;

assign cache_data[0] = \cache_data[0]~output_o ;

assign cache_data[1] = \cache_data[1]~output_o ;

assign cache_data[2] = \cache_data[2]~output_o ;

assign cache_data[3] = \cache_data[3]~output_o ;

assign cache_data[4] = \cache_data[4]~output_o ;

assign cache_data[5] = \cache_data[5]~output_o ;

assign cache_data[6] = \cache_data[6]~output_o ;

assign cache_data[7] = \cache_data[7]~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign register_enables[0] = \register_enables[0]~output_o ;

assign register_enables[1] = \register_enables[1]~output_o ;

assign register_enables[2] = \register_enables[2]~output_o ;

assign register_enables[3] = \register_enables[3]~output_o ;

assign register_enables[4] = \register_enables[4]~output_o ;

assign register_enables[5] = \register_enables[5]~output_o ;

assign register_enables[6] = \register_enables[6]~output_o ;

assign register_enables[7] = \register_enables[7]~output_o ;

assign register_enables[8] = \register_enables[8]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign start_hold = \start_hold~output_o ;

assign end_hold = \end_hold~output_o ;

assign hold = \hold~output_o ;

assign hold_out = \hold_out~output_o ;

assign cache_wren = \cache_wren~output_o ;

assign reset_1shot = \reset_1shot~output_o ;

assign sync_reset_1 = \sync_reset_1~output_o ;

assign cache_wroffset[0] = \cache_wroffset[0]~output_o ;

assign cache_wroffset[1] = \cache_wroffset[1]~output_o ;

assign cache_wroffset[2] = \cache_wroffset[2]~output_o ;

assign cache_wroffset[3] = \cache_wroffset[3]~output_o ;

assign cache_wroffset[4] = \cache_wroffset[4]~output_o ;

assign cache_rdoffset[0] = \cache_rdoffset[0]~output_o ;

assign cache_rdoffset[1] = \cache_rdoffset[1]~output_o ;

assign cache_rdoffset[2] = \cache_rdoffset[2]~output_o ;

assign cache_rdoffset[3] = \cache_rdoffset[3]~output_o ;

assign cache_rdoffset[4] = \cache_rdoffset[4]~output_o ;

assign hold_count[0] = \hold_count[0]~output_o ;

assign hold_count[1] = \hold_count[1]~output_o ;

assign hold_count[2] = \hold_count[2]~output_o ;

assign hold_count[3] = \hold_count[3]~output_o ;

assign hold_count[4] = \hold_count[4]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
