

================================================================
== Vivado HLS Report for 'packetFormatter_hardcode_64'
================================================================
* Date:           Fri Jun 30 19:10:09 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetFormatter_hardcode_64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	6  / (!tmp_last_V)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: eth_src_V_read (20)  [1/1] 0.00ns
:10  %eth_src_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_src_V)

ST_1: eth_dst_V_read (21)  [1/1] 0.00ns
:11  %eth_dst_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_dst_V)

ST_1: tmp (27)  [1/1] 0.00ns
:17  %tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %eth_src_V_read, i32 32, i32 47)

ST_1: temp_V (29)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:77
:19  %temp_V = trunc i48 %eth_src_V_read to i32

ST_1: empty (30)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:20  %empty = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)


 <State 2>: 0.00ns
ST_2: tmp_data_V_1 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:72
:18  %tmp_data_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %eth_dst_V_read, i16 %tmp)

ST_2: empty (30)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:20  %empty = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)

ST_2: tmp_data_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:21  %tmp_data_V = extractvalue { i64, i1, i8, i8 } %empty, 0

ST_2: tmp_dest_V (32)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:87
:22  %tmp_dest_V = extractvalue { i64, i1, i8, i8 } %empty, 2

ST_2: StgValue_17 (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:88
:23  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_18 (35)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:104
:25  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 undef, i8 -1)


 <State 3>: 0.00ns
ST_3: p_Result_s (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:97
:24  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i24.i8(i32 %temp_V, i24 7602176, i8 %tmp_dest_V)

ST_3: StgValue_20 (35)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:104
:25  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 undef, i8 -1)

ST_3: StgValue_21 (36)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:105
:26  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)


 <State 4>: 0.00ns
ST_4: StgValue_22 (36)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:105
:26  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)

ST_4: StgValue_23 (37)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:106
:27  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 false, i8 -1)


 <State 5>: 0.00ns
ST_5: StgValue_24 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !99

ST_5: StgValue_25 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !103

ST_5: StgValue_26 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_dest_V), !map !107

ST_5: StgValue_27 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !111

ST_5: StgValue_28 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_dst_V), !map !115

ST_5: StgValue_29 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_src_V), !map !121

ST_5: StgValue_30 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !125

ST_5: StgValue_31 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !129

ST_5: StgValue_32 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !133

ST_5: StgValue_33 (19)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([28 x i8]* @packetFormatter_hard) nounwind

ST_5: StgValue_34 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_35 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_36 (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:14  call void (...)* @_ssdm_op_SpecInterface(i48 %eth_src_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_37 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:15  call void (...)* @_ssdm_op_SpecInterface(i48 %eth_dst_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_38 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:61
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_39 (37)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:106
:27  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 false, i8 -1)

ST_5: StgValue_40 (38)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:110
:28  br label %._crit_edge


 <State 6>: 0.00ns
ST_6: empty_5 (40)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:0  %empty_5 = call { i64, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, i8* %packetIn_V_keep_V)

ST_6: tmp_data_V_3 (41)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:1  %tmp_data_V_3 = extractvalue { i64, i1, i8, i8 } %empty_5, 0

ST_6: tmp_last_V (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:2  %tmp_last_V = extractvalue { i64, i1, i8, i8 } %empty_5, 1

ST_6: tmp_keep_V (43)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:112
._crit_edge:3  %tmp_keep_V = extractvalue { i64, i1, i8, i8 } %empty_5, 3

ST_6: StgValue_45 (44)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:117
._crit_edge:4  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_3, i1 %tmp_last_V, i8 %tmp_keep_V)


 <State 7>: 0.00ns
ST_7: StgValue_46 (44)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:117
._crit_edge:4  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_3, i1 %tmp_last_V, i8 %tmp_keep_V)

ST_7: StgValue_47 (45)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:121
._crit_edge:5  br i1 %tmp_last_V, label %1, label %._crit_edge

ST_7: StgValue_48 (47)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetFormatter_hardcode_64.cpp:123
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
