#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  8 16:41:39 2020
# Process ID: 9576
# Current directory: C:/Users/victo/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1664
# Log file: C:/Users/victo/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/victo/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Workspace/ece527_mp2_a_base/ece527_mp2_a_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Workspace/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 756.648 ; gain = 119.078
update_compile_order -fileset sources_1
archive_project C:/Workspace/ece527_mp2a_base.xpr.zip -temp_dir C:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69 -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Workspace/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEBOUNCE_TIMER_BITWIDTH' by 23 for port or parameter 'debounce_counter'
INFO: [IP_Flow 19-5107] Inferred bus interface 'pixel_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'pixel_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Workspace/vivado-library-master'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Workspace/vivado-library-master'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_processing_system7_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rgb2dvi_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb2dvi_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rgb_to_rbg_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb_to_rbg_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_display_controller_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_display_controller_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb_to_rbg_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_display_controller_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_display_controller_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_display_controller_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rgb_to_rbg_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rgb_to_rbg_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
