MIT License

Copyright (c) 2025 Abhinav Kannan

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

---

VERILOG CODE USAGE LICENSE

The Verilog code generated by this tool is provided under the following terms:

1. EDUCATIONAL USE: The generated Verilog code may be used freely for educational 
   purposes, including academic projects, coursework, and learning exercises.

2. COMMERCIAL USE: The generated Verilog code may be used in commercial projects 
   without restriction, including FPGA implementations, ASIC designs, and 
   embedded systems.

3. MODIFICATION: Users are free to modify, enhance, and adapt the generated 
   Verilog code to meet their specific requirements.

4. DISTRIBUTION: Users may distribute the generated Verilog code as part of 
   their projects, with or without modifications.

5. ATTRIBUTION (OPTIONAL): While not required, attribution to the Verilog RAM 
   Generator tool and its creator (Abhinav Kannan) is appreciated.

6. NO WARRANTY: The generated Verilog code is provided "as is" without any 
   warranty of functionality, correctness, or fitness for a particular purpose.

7. LIABILITY: The creator of this tool shall not be liable for any damages 
   arising from the use of the generated Verilog code in any application.

For questions about licensing or usage rights, contact: abhinavkannan434@gmail.com
