(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Minimal_SoC")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Minimal_SoC")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/B  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/B  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/A  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/A  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control15_0_a2/B  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/B  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/B  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/Y  COREABC_0/ACCUMULATOR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/ACCUMULATOR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/STD_ACCUM_NEG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/B  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control19_0_a2/B  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/B  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/B  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/B  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/STD_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/C  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/B  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/A  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/C  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40/S  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/B  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/A  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CORESPI_0/USPI/URF/control110_0_a2/B  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/B  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/C  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_0/A  CORESPI_0/USPI/URXF/full_out_RNO_0/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/A  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIPPNE\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNIPPNE\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[15\]/C  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CORESPI_0/USPI/URF/prdata_1_i_o2_0/B  CORESPI_0/USPI/URF/prdata_1_i_o2_0/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/B  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[5\]/S  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[4\]/S  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[3\]/S  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[2\]/S  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[6\]/S  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[27\]/C  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[26\]/C  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[25\]/C  CoreTimer_0/Count_RNO\[25\]/Y  CoreTimer_0/Count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[23\]/C  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[31\]/C  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/A  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/C  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/A  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/A  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[14\]/B  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[9\]/B  CoreTimer_0/Count_RNO\[9\]/Y  CoreTimer_0/Count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/A  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[8\]/B  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/B  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/ACCUMULATOR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[19\]/B  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[29\]/B  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[28\]/B  CoreTimer_0/Count_RNO\[28\]/Y  CoreTimer_0/Count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[24\]/B  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[22\]/B  CoreTimer_0/Count_RNO\[22\]/Y  CoreTimer_0/Count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[12\]/B  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[11\]/B  CoreTimer_0/Count_RNO\[11\]/Y  CoreTimer_0/Count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[18\]/B  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[17\]/B  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[16\]/B  CoreTimer_0/Count_RNO\[16\]/Y  CoreTimer_0/Count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[30\]/B  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[13\]/B  CoreTimer_0/Count_RNO\[13\]/Y  CoreTimer_0/Count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[10\]/B  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/B  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[20\]/B  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/A  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_0/B  CORESPI_0/USPI/URXF/full_out_RNO_0/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_1/A  CORESPI_0/USPI/UTXF/full_out_RNO_1/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/A  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/CtrlEn_m1_e_1/C  CoreTimer_0/CtrlEn_m1_e_1/Y  CoreTimer_0/CtrlEn_m1_e/C  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[0\]/B  CoreTimer_0/PreScale_RNO\[0\]/Y  CoreTimer_0/PreScale\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  d_m1_0_a2_0/C  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/A  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_1/B  CORESPI_0/USPI/UTXF/full_out_RNO_1/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/A  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/B  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/Y  COREABC_0/ACCUMULATOR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/B  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m7/C  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2/B  CoreAPB3_0/u_mux_p_to_b3/m68_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[1\]/C  CoreTimer_0/PreScale_RNO\[1\]/Y  CoreTimer_0/PreScale\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[8\]/C  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[9\]/C  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[7\]/C  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[6\]/C  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[5\]/C  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[4\]/C  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[3\]/C  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreTimer_0/un4_m1_e_0_2/C  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/B  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/A  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/ACCUMULATOR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreTimer_0/un4_m1_e_0_2/B  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNISNLHD/B  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[2\]/B  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/B  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CORESPI_0/USPI/URF/prdata_1_i_o2_0/A  CORESPI_0/USPI/URF/prdata_1_i_o2_0/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/B  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIEVKT\[4\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIEVKT\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/B  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/C  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/A  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/A  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/control19_0_a2/A  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/A  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/C  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control110_0_a2_0_0/A  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI042K\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI042K\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNITKDV\[8\]/C  CoreTimer_0/Count_RNITKDV\[8\]/Y  CoreTimer_0/Count_RNIELBK1\[1\]/A  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/A  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/B  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/B  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CORESPI_0/USPI/URF/rx_fifo_empty_m/B  CORESPI_0/USPI/URF/rx_fifo_empty_m/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/C  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/B  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/control17_0_o2_s/B  CORESPI_0/USPI/URF/control17_0_o2_s/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/B  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/C  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/A  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/A  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a0/C  CoreAPB3_0/u_mux_p_to_b3/m68_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/A  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/B  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40/S  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control17_0_o2_0/B  CORESPI_0/USPI/URF/control17_0_o2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/B  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/C  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/C  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2/C  CoreAPB3_0/u_mux_p_to_b3/m68_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNITKDV\[8\]/A  CoreTimer_0/Count_RNITKDV\[8\]/Y  CoreTimer_0/Count_RNIELBK1\[1\]/A  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/A  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_1/B  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/C  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40/S  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/A  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/ACCUMULATOR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_1/C  CORESPI_0/USPI/UCON/un1_PADDR_1/Y  CORESPI_0/USPI/UCON/un1_PADDR/B  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_2/B  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/LoadEn_0_a3_1_s/A  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control15_0_a2/B  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/B  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/B  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/URF/control17_0_o2_0/A  CORESPI_0/USPI/URF/control17_0_o2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/B  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/C  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/C  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/A  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreTimer_0/CtrlEn_m1_e_1/B  CoreTimer_0/CtrlEn_m1_e_1/Y  CoreTimer_0/CtrlEn_m1_e/C  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/C  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/C  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/A  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNITGUM\[6\]/B  CORESPI_0/USPI/URF/control2_RNITGUM\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/A  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3/C  CoreAPB3_0/u_mux_p_to_b3/m68_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/A  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/C  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/S  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[7\]/S  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[5\]/S  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[4\]/S  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[2\]/S  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[1\]/S  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/B  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/S  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/B  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_1/A  CORESPI_0/USPI/UCON/un1_PADDR_1/Y  CORESPI_0/USPI/UCON/un1_PADDR/B  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/B  CoreTimer_0/un2_CtrlEn_0_a2/Y  CORESPI_0/USPI/URF/rdata16_0_a2/B  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/C  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/URF/control17_0_o2_s/A  CORESPI_0/USPI/URF/control17_0_o2_s/Y  CORESPI_0/USPI/URF/control17_0_o2/B  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/B  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/B  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/B  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNICPTJ\[12\]/B  CoreTimer_0/Count_RNICPTJ\[12\]/Y  CoreTimer_0/Count_RNI6UQ61\[10\]/C  CoreTimer_0/Count_RNI6UQ61\[10\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/A  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/B  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m7/C  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m18/C  COREABC_0/un17_ZREGISTER_m18/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/A  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_1/A  CoreTimer_0/CtrlEn_m1_e_1/Y  CoreTimer_0/CtrlEn_m1_e/C  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m48/B  CoreAPB3_0/u_mux_p_to_b3/m48/Y  CoreAPB3_0/u_mux_p_to_b3/m50/A  CoreAPB3_0/u_mux_p_to_b3/m50/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/A  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m49/B  CoreAPB3_0/u_mux_p_to_b3/m49/Y  CoreAPB3_0/u_mux_p_to_b3/m50/B  CoreAPB3_0/u_mux_p_to_b3/m50/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/A  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO\[26\]/A  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNICPTJ\[12\]/A  CoreTimer_0/Count_RNICPTJ\[12\]/Y  CoreTimer_0/Count_RNI6UQ61\[10\]/C  CoreTimer_0/Count_RNI6UQ61\[10\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/A  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/A  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/C  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_a2_1/A  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/B  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[8\]/CLK  CoreTimer_0/Count\[8\]/Q  CoreTimer_0/Count_RNITKDV\[8\]/B  CoreTimer_0/Count_RNITKDV\[8\]/Y  CoreTimer_0/Count_RNIELBK1\[1\]/A  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/A  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_2/A  CORESPI_0/USPI/UTXF/empty_out_RNO_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/A  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/C  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/control15_0_a2_1/C  CORESPI_0/USPI/URF/control15_0_a2_1/Y  CORESPI_0/USPI/URF/control15_0_a2/A  CORESPI_0/USPI/URF/control15_0_a2/Y  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/B  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/ACCUMULATOR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/B  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/Y  d_m2_0_a2/B  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/C  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/A  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIELBK1\[1\]/C  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/A  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/S  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/B  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control17_0_a2/B  CORESPI_0/USPI/URF/control17_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/B  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/A  CoreTimer_0/un2_CtrlEn_0_a2/Y  CORESPI_0/USPI/URF/rdata16_0_a2/B  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/Count_RNIEDS91\[2\]/C  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIELBK1\[1\]/B  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/A  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/A  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_2\[1\]/S  CoreTimer_0/Count_RNO_2\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/C  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/C  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/B  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/S  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CORESPI_0/USPI/URF/prdata_1_i_o2_0/B  CORESPI_0/USPI/URF/prdata_1_i_o2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/C  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[2\]/B  CoreTimer_0/iPRDATA_RNO_2\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/C  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[0\]/B  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/B  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0_0/B  CORESPI_0/USPI/URF/control110_0_a2_0_0/Y  CORESPI_0/USPI/URF/control110_0_a2/A  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/C  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/A  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNITKDV\[8\]/C  CoreTimer_0/Count_RNITKDV\[8\]/Y  CoreTimer_0/Count_RNIELBK1\[1\]/A  CoreTimer_0/Count_RNIELBK1\[1\]/Y  CoreTimer_0/Count_RNIEQM73\[19\]/B  CoreTimer_0/Count_RNIEQM73\[19\]/Y  CoreTimer_0/Count_RNI49976\[19\]/A  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/A  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[4\]/CLK  CoreTimer_0/Count\[4\]/Q  CoreTimer_0/Count_RNIEDS91\[2\]/B  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIEQM73\[19\]/A  CoreTimer_0/Count_RNIEQM73\[19\]/Y  CoreTimer_0/Count_RNI49976\[19\]/A  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/CtrlEn_m1_e_0/B  CoreTimer_0/CtrlEn_m1_e_0/Y  CORESPI_0/USPI/URF/control110_0_a2/B  CORESPI_0/USPI/URF/control110_0_a2/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un17_ZREGISTER_m3_0/A  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNINCQ51\[17\]/B  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m41/B  CoreAPB3_0/u_mux_p_to_b3/m41/Y  CoreAPB3_0/u_mux_p_to_b3/m43/A  CoreAPB3_0/u_mux_p_to_b3/m43/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/A  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/C  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m42/B  CoreAPB3_0/u_mux_p_to_b3/m42/Y  CoreAPB3_0/u_mux_p_to_b3/m43/B  CoreAPB3_0/u_mux_p_to_b3/m43/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/A  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_fiforead/CLK  CORESPI_0/USPI/UCC/mtx_fiforead/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/B  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/C  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/C  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/A  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/ACCUMULATOR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNIP3TI\[13\]/B  CoreTimer_0/Count_RNIP3TI\[13\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/B  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/C  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m50/S  CoreAPB3_0/u_mux_p_to_b3/m50/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/A  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/control17_0_a2/A  CORESPI_0/USPI/URF/control17_0_a2/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/B  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/A  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/B  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNIP3TI\[13\]/A  CoreTimer_0/Count_RNIP3TI\[13\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/B  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/B  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/B  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[17\]/CLK  CoreTimer_0/Count\[17\]/Q  CoreTimer_0/Count_RNINCQ51\[17\]/A  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNO_0\[24\]/B  CoreTimer_0/Count_RNO_0\[24\]/Y  CoreTimer_0/Count_RNO\[24\]/A  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNO\[25\]/A  CoreTimer_0/Count_RNO\[25\]/Y  CoreTimer_0/Count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/A  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/DataOut_1_sqmuxa_0/C  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/C  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/C  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2/A  CORESPI_0/USPI/URF/rdata15_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3/B  CoreAPB3_0/u_mux_p_to_b3/m68_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/B  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/A  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/tx_m1_e_1/A  CORESPI_0/USPI/URF/tx_m1_e_1/Y  CORESPI_0/USPI/URF/tx_m1_e_2/B  CORESPI_0/USPI/URF/tx_m1_e_2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/CtrlEn_m1_e/A  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/A  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/C  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/B  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/B  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/B  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/B  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/rdata16_0_a2_0/C  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/rdata16_0_a2_0/A  CORESPI_0/USPI/URF/rdata16_0_a2_0/Y  CORESPI_0/USPI/URF/rdata16_0_a2/A  CORESPI_0/USPI/URF/rdata16_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m7/C  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m20/C  COREABC_0/un17_ZREGISTER_m20/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a2/C  CoreAPB3_0/u_mux_p_to_b3/m26_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/B  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un17_ZREGISTER_m1_m1/B  COREABC_0/un17_ZREGISTER_m1_m1/Y  COREABC_0/un17_ZREGISTER_m1_m4/A  COREABC_0/un17_ZREGISTER_m1_m4/Y  COREABC_0/un17_ZREGISTER_m1_0/S  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/control17_0_o2_s/B  CORESPI_0/USPI/URF/control17_0_o2_s/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/C  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/C  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/B  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/C  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/A  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/A  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/full_out_RNO_2/A  CORESPI_0/USPI/UTXF/full_out_RNO_2/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO\[0\]/S  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIQHFB\[4\]/B  CORESPI_0/USPI/URF/control2_RNIQHFB\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m62/B  CoreAPB3_0/u_mux_p_to_b3/m62/Y  CoreAPB3_0/u_mux_p_to_b3/m64/A  CoreAPB3_0/u_mux_p_to_b3/m64/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/A  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m63/B  CoreAPB3_0/u_mux_p_to_b3/m63/Y  CoreAPB3_0/u_mux_p_to_b3/m64/B  CoreAPB3_0/u_mux_p_to_b3/m64/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/A  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/ACCUMULATOR_RNIIV39\[0\]/B  COREABC_0/ACCUMULATOR_RNIIV39\[0\]/Y  COREABC_0/un17_ZREGISTER_m1_0/B  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/C  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/A  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m43/S  CoreAPB3_0/u_mux_p_to_b3/m43/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/A  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m52/B  CoreAPB3_0/u_mux_p_to_b3/m52/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/B  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CORESPI_0/USPI/URF/tx_m1_e_2/C  CORESPI_0/USPI/URF/tx_m1_e_2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/B  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNI6UQ61\[10\]/B  CoreTimer_0/Count_RNI6UQ61\[10\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/A  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/B  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/A  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/B  CoreTimer_0/un2_CtrlEn_0_a2/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/B  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_0_0/B  COREABC_0/un17_ZREGISTER_m3_0_0/Y  COREABC_0/un17_ZREGISTER_m3_0/C  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/A  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a2/C  CoreAPB3_0/u_mux_p_to_b3/m40_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/A  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a0_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/A  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/CtrlEn_m1_e/A  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/B  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/C  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO\[7\]/B  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO\[6\]/B  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO\[5\]/B  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO\[4\]/B  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/B  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNI6UQ61\[10\]/A  CoreTimer_0/Count_RNI6UQ61\[10\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/A  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/B  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_0_0/A  COREABC_0/un17_ZREGISTER_m3_0_0/Y  COREABC_0/un17_ZREGISTER_m3_0/C  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un17_ZREGISTER_m3_1_tz/B  COREABC_0/un17_ZREGISTER_m3_1_tz/Y  COREABC_0/un17_ZREGISTER_m3_0_0/C  COREABC_0/un17_ZREGISTER_m3_0_0/Y  COREABC_0/un17_ZREGISTER_m3_0/C  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO_2/S  CORESPI_0/USPI/UTXF/full_out_RNO_2/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/B  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/B  CORESPI_0/USPI/URF/int_masked_m_0_a2_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/B  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a2/C  CoreAPB3_0/u_mux_p_to_b3/m40_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40/S  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/B  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/B  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/A  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m27/B  CoreAPB3_0/u_mux_p_to_b3/m27/Y  CoreAPB3_0/u_mux_p_to_b3/m29/A  CoreAPB3_0/u_mux_p_to_b3/m29/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/A  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m28/B  CoreAPB3_0/u_mux_p_to_b3/m28/Y  CoreAPB3_0/u_mux_p_to_b3/m29/B  CoreAPB3_0/u_mux_p_to_b3/m29/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/A  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_0/A  CoreTimer_0/LoadEnReg_RNI7TF1O_0/Y  CoreTimer_0/Count_RNO\[19\]/B  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIPT83\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIPT83\[2\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/B  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/A  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNIVBVI\[25\]/B  CoreTimer_0/Count_RNIVBVI\[25\]/Y  CoreTimer_0/Count_RNI2SU51\[27\]/A  CoreTimer_0/Count_RNI2SU51\[27\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/A  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_2_sqmuxa_0_a2/A  CoreTimer_0/DataOut_2_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/B  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/B  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/A  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/PrdataNextEn_0_a2/C  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un17_ZREGISTER_m1_m4/C  COREABC_0/un17_ZREGISTER_m1_m4/Y  COREABC_0/un17_ZREGISTER_m1_0/S  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNI7BHE4\[13\]/A  CoreTimer_0/Count_RNI7BHE4\[13\]/Y  CoreTimer_0/Count_RNO_0\[15\]/B  CoreTimer_0/Count_RNO_0\[15\]/Y  CoreTimer_0/Count_RNO\[15\]/A  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/B  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/B  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un17_ZREGISTER_m1_m1/A  COREABC_0/un17_ZREGISTER_m1_m1/Y  COREABC_0/un17_ZREGISTER_m1_m4/A  COREABC_0/un17_ZREGISTER_m1_m4/Y  COREABC_0/un17_ZREGISTER_m1_0/S  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/B  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/C  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_2_sqmuxa_0_a2/A  CoreTimer_0/DataOut_2_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/A  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_2_sqmuxa_0_a2/A  CoreTimer_0/DataOut_2_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/A  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control17_0_o2_0/B  CORESPI_0/USPI/URF/control17_0_o2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0/B  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/A  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/B  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m45/B  CoreAPB3_0/u_mux_p_to_b3/m45/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/B  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNIVBVI\[25\]/A  CoreTimer_0/Count_RNIVBVI\[25\]/Y  CoreTimer_0/Count_RNI2SU51\[27\]/A  CoreTimer_0/Count_RNI2SU51\[27\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/A  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/B  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/un1_PADDR_2/A  CORESPI_0/USPI/UCON/un1_PADDR_2/Y  CORESPI_0/USPI/UCON/un1_PADDR/A  CORESPI_0/USPI/UCON/un1_PADDR/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/B  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/S  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/A  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/C  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNI1T46\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNI1T46\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/B  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/A  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/PrdataNextEn_0_a2/B  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/A  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[29\]/CLK  CoreTimer_0/Count\[29\]/Q  CoreTimer_0/Count_RNIUB0J\[29\]/B  CoreTimer_0/Count_RNIUB0J\[29\]/Y  CoreTimer_0/Count_RNIKF061\[31\]/A  CoreTimer_0/Count_RNIKF061\[31\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/B  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_m3_1_tz/A  COREABC_0/un17_ZREGISTER_m3_1_tz/Y  COREABC_0/un17_ZREGISTER_m3_0_0/C  COREABC_0/un17_ZREGISTER_m3_0_0/Y  COREABC_0/un17_ZREGISTER_m3_0/C  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/A  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/full_out_RNO_0/C  CORESPI_0/USPI/URXF/full_out_RNO_0/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/B  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/B  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNO\[23\]/A  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/C  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/B  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNI7BHE4\[13\]/A  CoreTimer_0/Count_RNI7BHE4\[13\]/Y  CoreTimer_0/Count_RNO_0\[14\]/A  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/C  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CORESPI_0/USPI/URF/prdata_1_i_o2/A  CORESPI_0/USPI/URF/prdata_1_i_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/C  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1_0/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/C  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/A  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a2/C  CoreAPB3_0/u_mux_p_to_b3/m18_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/A  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_2/B  CORESPI_0/USPI/UTXF/empty_out_RNO_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/A  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/Count_RNO_0\[1\]/B  CoreTimer_0/Count_RNO_0\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/A  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/A  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/A  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNICLG8Q\[12\]/A  CoreTimer_0/Count_RNICLG8Q\[12\]/Y  CoreTimer_0/Count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[30\]/CLK  CoreTimer_0/Count\[30\]/Q  CoreTimer_0/Count_RNIUB0J\[29\]/A  CoreTimer_0/Count_RNIUB0J\[29\]/Y  CoreTimer_0/Count_RNIKF061\[31\]/A  CoreTimer_0/Count_RNIKF061\[31\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/B  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/C  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0_a0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/C  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0_0/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/A  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m7/C  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m22/C  COREABC_0/un17_ZREGISTER_m22/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_3\[1\]/A  CoreTimer_0/iPRDATA_RNO_3\[1\]/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/C  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_3\[2\]/A  CoreTimer_0/iPRDATA_RNO_3\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/C  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/A  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/C  CORESPI_0/USPI/URF/rdata_0_iv_2_2\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/A  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m55/B  CoreAPB3_0/u_mux_p_to_b3/m55/Y  CoreAPB3_0/u_mux_p_to_b3/m57/A  CoreAPB3_0/u_mux_p_to_b3/m57/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/A  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m56/B  CoreAPB3_0/u_mux_p_to_b3/m56/Y  CoreAPB3_0/u_mux_p_to_b3/m57/B  CoreAPB3_0/u_mux_p_to_b3/m57/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/A  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB1  CoreAPB3_0/u_mux_p_to_b3/m26_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/B  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a2/A  CoreAPB3_0/u_mux_p_to_b3/m40_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/ZREGISTER_RNI994D\[0\]/A  COREABC_0/ZREGISTER_RNI994D\[0\]/Y  COREABC_0/un17_ZREGISTER_m1_0/A  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2/A  CoreAPB3_0/u_mux_p_to_b3/m68_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/A  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/Count_RNO_0\[1\]/A  CoreTimer_0/Count_RNO_0\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/A  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/B  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/Count_RNO\[21\]/C  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m29/S  CoreAPB3_0/u_mux_p_to_b3/m29/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/A  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNO_0\[22\]/B  CoreTimer_0/Count_RNO_0\[22\]/Y  CoreTimer_0/Count_RNO\[22\]/A  CoreTimer_0/Count_RNO\[22\]/Y  CoreTimer_0/Count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/B  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIPGFB\[3\]/B  CORESPI_0/USPI/URF/control2_RNIPGFB\[3\]/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/B  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNO_2\[21\]/B  CoreTimer_0/Count_RNO_2\[21\]/Y  CoreTimer_0/Count_RNO_0\[21\]/B  CoreTimer_0/Count_RNO_0\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/A  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/B  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un17_ZREGISTER_m3_3_tz_tz/B  COREABC_0/un17_ZREGISTER_m3_3_tz_tz/Y  COREABC_0/un17_ZREGISTER_m3_0/B  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/tx_m1_e_1/B  CORESPI_0/USPI/URF/tx_m1_e_1/Y  CORESPI_0/USPI/URF/tx_m1_e_2/B  CORESPI_0/USPI/URF/tx_m1_e_2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m66/B  CoreAPB3_0/u_mux_p_to_b3/m66/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/B  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNIIBU51\[24\]/C  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/ACCUMULATOR_RNIIV39\[0\]/A  COREABC_0/ACCUMULATOR_RNIIV39\[0\]/Y  COREABC_0/un17_ZREGISTER_m1_0/B  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m13/B  CoreAPB3_0/u_mux_p_to_b3/m13/Y  CoreAPB3_0/u_mux_p_to_b3/m15/A  CoreAPB3_0/u_mux_p_to_b3/m15/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/A  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB1  CoreAPB3_0/u_mux_p_to_b3/m52/A  CoreAPB3_0/u_mux_p_to_b3/m52/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/B  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m14/B  CoreAPB3_0/u_mux_p_to_b3/m14/Y  CoreAPB3_0/u_mux_p_to_b3/m15/B  CoreAPB3_0/u_mux_p_to_b3/m15/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/A  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/B  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/S  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3/A  CoreAPB3_0/u_mux_p_to_b3/m68_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/un17_ZREGISTER_m1_m4/B  COREABC_0/un17_ZREGISTER_m1_m4/Y  COREABC_0/un17_ZREGISTER_m1_0/S  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/ZREGISTER_RNI994D\[0\]/B  COREABC_0/ZREGISTER_RNI994D\[0\]/Y  COREABC_0/un17_ZREGISTER_m1_0/A  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m4/B  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNIIBU51\[24\]/B  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/Count_RNO_0\[13\]/B  CoreTimer_0/Count_RNO_0\[13\]/Y  CoreTimer_0/Count_RNO\[13\]/A  CoreTimer_0/Count_RNO\[13\]/Y  CoreTimer_0/Count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB3  CoreAPB3_0/u_mux_p_to_b3/m40_a2/B  CoreAPB3_0/u_mux_p_to_b3/m40_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/B  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_5/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/A  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/Count_m6_e_0_1/A  CoreTimer_0/Count_m6_e_0_1/Y  CoreTimer_0/Count_m6_e_0_3/A  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/B  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_3\[0\]/B  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/B  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/C  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/A  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/S  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/C  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/A  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNO_1\[21\]/A  CoreTimer_0/Count_RNO_1\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/B  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/Count_RNO_0\[1\]/C  CoreTimer_0/Count_RNO_0\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/A  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/B  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/A  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/C  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_m3_3_tz_tz/A  COREABC_0/un17_ZREGISTER_m3_3_tz_tz/Y  COREABC_0/un17_ZREGISTER_m3_0/B  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/B  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/Count_RNO_1\[1\]/B  CoreTimer_0/Count_RNO_1\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/B  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIEQM73\[19\]/C  CoreTimer_0/Count_RNIEQM73\[19\]/Y  CoreTimer_0/Count_RNI49976\[19\]/A  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/C  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/CountPulse_RNO_12/B  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNI2SU51\[27\]/B  CoreTimer_0/Count_RNI2SU51\[27\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/A  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/A  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/C  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/B  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3/A  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m54_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/C  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/B  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_14/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_1\[3\]/A  CoreTimer_0/iPRDATA_RNO_1\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/B  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_1\[1\]/A  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_1\[2\]/A  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/C  CORESPI_0/USPI/UTXF/full_out_RNI8D7S1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/full_out_RNO_2/B  CORESPI_0/USPI/UTXF/full_out_RNO_2/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m31/B  CoreAPB3_0/u_mux_p_to_b3/m31/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/B  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_3/B  CORESPI_0/USPI/UCON/tx_m2_e_0_3/Y  CORESPI_0/USPI/UCON/tx_m2_e_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreTimer_0/Count_m6_e_0_1/C  CoreTimer_0/Count_m6_e_0_1/Y  CoreTimer_0/Count_m6_e_0_3/A  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_6/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3/A  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[7\]/A  CoreTimer_0/iPRDATA_RNO_0\[7\]/Y  CoreTimer_0/iPRDATA_RNO\[7\]/C  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[6\]/A  CoreTimer_0/iPRDATA_RNO_0\[6\]/Y  CoreTimer_0/iPRDATA_RNO\[6\]/C  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[5\]/A  CoreTimer_0/iPRDATA_RNO_0\[5\]/Y  CoreTimer_0/iPRDATA_RNO\[5\]/C  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[4\]/A  CoreTimer_0/iPRDATA_RNO_0\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/C  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m16/C  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[27\]/CLK  CoreTimer_0/Count\[27\]/Q  CoreTimer_0/Count_RNI2SU51\[27\]/C  CoreTimer_0/Count_RNI2SU51\[27\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/A  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_fiforead/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/control2_RNIRIFB\[6\]/B  CORESPI_0/USPI/URF/control2_RNIRIFB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/A  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/B  CORESPI_0/USPI/URF/control2_RNIMR6H\[2\]/Y  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/A  CORESPI_0/USPI/URF/control2_RNIPCUM\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/A  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/B  CoreTimer_0/un2_CtrlEn_0_a2/Y  CoreTimer_0/CtrlEn_0/B  CoreTimer_0/CtrlEn_0/Y  CoreTimer_0/Count_m6_e_0_3/C  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1_1/C  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/Count_m6_e_0_1/B  CoreTimer_0/Count_m6_e_0_1/Y  CoreTimer_0/Count_m6_e_0_3/A  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3/A  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB0  CoreAPB3_0/u_mux_p_to_b3/m45/A  CoreAPB3_0/u_mux_p_to_b3/m45/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/B  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_0/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/C  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/B  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIKF061\[31\]/B  CoreTimer_0/Count_RNIKF061\[31\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/B  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0/Y  CORESPI_0/USPI/UCON/tx_m2_e_0_1/A  CORESPI_0/USPI/UCON/tx_m2_e_0_1/Y  CoreTimer_0/PrdataNextEn_0_a2/A  CoreTimer_0/PrdataNextEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/A  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_9/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/B  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNO_0\[20\]/A  CoreTimer_0/Count_RNO_0\[20\]/Y  CoreTimer_0/Count_RNO\[20\]/A  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CORESPI_0/USPI/URF/prdata_1_i_o2_0/B  CORESPI_0/USPI/URF/prdata_1_i_o2_0/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/C  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/C  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/B  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/B  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/rdata15_0_a2_0/A  CORESPI_0/USPI/URF/rdata15_0_a2_0/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/A  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/B  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_11/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_30/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m15/S  CoreAPB3_0/u_mux_p_to_b3/m15/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/A  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_10/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_0/A  CoreTimer_0/CtrlEn_0/Y  CoreTimer_0/Count_m6_e_0_3/C  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m7/C  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m24/C  COREABC_0/un17_ZREGISTER_m24/Y  COREABC_0/ZREGISTER\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/A  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/C  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/CountPulse_RNO_4/A  CoreTimer_0/CountPulse_RNO_4/Y  CoreTimer_0/CountPulse_RNO_1/A  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CORESPI_0/USPI/URF/control19_0_a2/C  CORESPI_0/USPI/URF/control19_0_a2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/A  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/A  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNIKF061\[31\]/C  CoreTimer_0/Count_RNIKF061\[31\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/B  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/A  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/B  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/A  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/CountPulse_RNO_12/B  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/C  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/A  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/B  CORESPI_0/USPI/URF/control1_RNIN8RL\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/B  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB0  CoreAPB3_0/u_mux_p_to_b3/m18_a2/A  CoreAPB3_0/u_mux_p_to_b3/m18_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CoreTimer_0/PrescaleEn_0_a2/A  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/B  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/C  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/A  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNIPJTU\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIPJTU\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/B  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/C  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNIPJTU\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIPJTU\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIP1L41\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/A  CORESPI_0/USPI/URF/sticky_RNINDCA1\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/B  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/A  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/A  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/B  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/B  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/B  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/Count_RNO_0\[21\]/A  CoreTimer_0/Count_RNO_0\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/A  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_1\[1\]/B  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_1\[2\]/B  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m59/B  CoreAPB3_0/u_mux_p_to_b3/m59/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/B  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/un3_busy/A  CORESPI_0/USPI/UCC/un3_busy/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/d_m1_e_0/C  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/B  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/C  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3/A  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/C  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/A  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/A  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_0\[7\]/B  CoreTimer_0/iPRDATA_RNO_0\[7\]/Y  CoreTimer_0/iPRDATA_RNO\[7\]/C  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_0\[6\]/B  CoreTimer_0/iPRDATA_RNO_0\[6\]/Y  CoreTimer_0/iPRDATA_RNO\[6\]/C  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_0\[5\]/B  CoreTimer_0/iPRDATA_RNO_0\[5\]/Y  CoreTimer_0/iPRDATA_RNO\[5\]/C  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_0\[4\]/B  CoreTimer_0/iPRDATA_RNO_0\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/C  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/A  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a1/B  CoreAPB3_0/u_mux_p_to_b3/m40_a1/Y  d_m1_0_a2_0/B  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CoreTimer_0/PrescaleEn_0_a2/A  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_3\[2\]/B  CoreTimer_0/iPRDATA_RNO_3\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/C  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CoreTimer_0/PrescaleEn_0_a2/A  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_3\[1\]/B  CoreTimer_0/iPRDATA_RNO_3\[1\]/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/C  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m2_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/DataOut_1_sqmuxa_0/A  CoreTimer_0/DataOut_1_sqmuxa_0/Y  CoreTimer_0/iPRDATA_RNO_0\[3\]/B  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB3  CoreAPB3_0/u_mux_p_to_b3/m66/A  CoreAPB3_0/u_mux_p_to_b3/m66/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/B  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/S  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/A  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/A  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/S  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/A  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO_0\[7\]/B  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/A  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/C  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/B  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m14/C  CoreUARTapb_0/m14/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/A  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/A  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/A  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[1\]/CLK  CoreUARTapb_0/CUARTOOII\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/C  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m18_a2/B  CoreAPB3_0/u_mux_p_to_b3/m18_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m18_0_0/Y  d_m2_0_a2/A  d_m2_0_a2/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/B  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m54_d/S  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/URXF/un1_m6_0/A  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/control17_0_o2/A  CORESPI_0/USPI/URF/control17_0_o2/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/C  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/S  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m11/A  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[5\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/B  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreTimer_0/Count_m6_e_0_3/B  CoreTimer_0/Count_m6_e_0_3/Y  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O_1/B  CoreTimer_0/LoadEnReg_RNI7TF1O_1/Y  CoreTimer_0/Count_RNO_1\[7\]/S  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI2I0V\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI2I0V\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIS7UI\[20\]/A  CoreTimer_0/Count_RNIS7UI\[20\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/A  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/d_m1_e_0/C  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[1\]/CLK  CoreTimer_0/iPRDATA\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m26_1/A  CoreAPB3_0/u_mux_p_to_b3/m26_1/Y  CoreAPB3_0/u_mux_p_to_b3/m26_2/C  CoreAPB3_0/u_mux_p_to_b3/m26_2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/A  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNI1T46\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNI1T46\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNI0ASB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/B  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/B  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/A  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/A  CoreAPB3_0/u_mux_p_to_b3/m18_a0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/A  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/PreScale_RNO\[9\]/B  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[5\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIJPTN\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/B  CoreAPB3_0/u_mux_p_to_b3/m54_1_tz_tz/Y  CoreAPB3_0/u_mux_p_to_b3/m54_1/B  CoreAPB3_0/u_mux_p_to_b3/m54_1/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/UROM.UROM/ACCUM_NEG/S  COREABC_0/UROM.UROM/ACCUM_NEG/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/A  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/Y  COREABC_0/ACCUMULATOR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/Y  COREABC_0/ACCUMULATOR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD3  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[1\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[1\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI2I0V\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI2I0V\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/A  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/A  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/CountPulse_RNO_0/B  CoreTimer_0/CountPulse_RNO_0/Y  CoreTimer_0/CountPulse_RNO/A  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNO_1\[20\]/B  CoreTimer_0/Count_RNO_1\[20\]/Y  CoreTimer_0/Count_RNO_0\[20\]/B  CoreTimer_0/Count_RNO_0\[20\]/Y  CoreTimer_0/Count_RNO\[20\]/A  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/B  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_0\[17\]/B  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/B  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/B  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[30\]/B  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[1\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[1\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIBHTN\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI5RAQ1\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m26/B  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[5\]/CLK  CoreTimer_0/iPRDATA\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/m48/A  CoreAPB3_0/u_mux_p_to_b3/m48/Y  CoreAPB3_0/u_mux_p_to_b3/m50/A  CoreAPB3_0/u_mux_p_to_b3/m50/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/A  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[5\]/CLK  CoreUARTapb_0/CUARTOOII\[5\]/Q  CoreAPB3_0/u_mux_p_to_b3/m49/A  CoreAPB3_0/u_mux_p_to_b3/m49/Y  CoreAPB3_0/u_mux_p_to_b3/m50/B  CoreAPB3_0/u_mux_p_to_b3/m50/Y  CoreAPB3_0/u_mux_p_to_b3/m54_d/A  CoreAPB3_0/u_mux_p_to_b3/m54_d/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/A  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/B  CORESPI_0/USPI/URF/control1_RNILOPA\[5\]/Y  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/A  CORESPI_0/USPI/URF/control1_RNIML8M\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/B  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[31\]/A  CoreTimer_0/Count_RNO_0\[31\]/Y  CoreTimer_0/Count_RNO\[31\]/A  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/B  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[28\]/B  CoreTimer_0/Count_RNO_0\[28\]/Y  CoreTimer_0/Count_RNO\[28\]/A  CoreTimer_0/Count_RNO\[28\]/Y  CoreTimer_0/Count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/un3_busy/B  CORESPI_0/USPI/UCC/un3_busy/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/d_m1_e_0/C  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNIS7UI\[20\]/B  CoreTimer_0/Count_RNIS7UI\[20\]/Y  CoreTimer_0/Count_RNIEPOG6\[20\]/A  CoreTimer_0/Count_RNIEPOG6\[20\]/Y  CoreTimer_0/Count_RNI5TN37\[22\]/B  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/B  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNIP3TI_0\[13\]/B  CoreTimer_0/Count_RNIP3TI_0\[13\]/Y  CoreTimer_0/Count_RNIPEQ51\[15\]/A  CoreTimer_0/Count_RNIPEQ51\[15\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/A  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/B  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/B  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/B  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/B  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[6\]/CLK  COREABC_0/ZREGISTER\[6\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNIV9TI\[17\]/B  CoreTimer_0/Count_RNIV9TI\[17\]/Y  CoreTimer_0/Count_RNI82361\[18\]/A  CoreTimer_0/Count_RNI82361\[18\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/B  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DOUTB2  CoreAPB3_0/u_mux_p_to_b3/m31/A  CoreAPB3_0/u_mux_p_to_b3/m31/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/B  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2/A  CoreAPB3_0/u_mux_p_to_b3/m68_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/C  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/un17_ZREGISTER_m26/C  COREABC_0/un17_ZREGISTER_m26/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/A  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/A  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/A  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREABC_0/un17_ZREGISTER_m10/C  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3_1\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/B  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/B  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNIRP254\[12\]/B  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[3\]/CLK  CoreTimer_0/iPRDATA\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/B  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_m4/A  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m7/B  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNO_0\[12\]/B  CoreTimer_0/Count_RNO_0\[12\]/Y  CoreTimer_0/Count_RNO\[12\]/A  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/C  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNIP3TI_0\[13\]/A  CoreTimer_0/Count_RNIP3TI_0\[13\]/Y  CoreTimer_0/Count_RNIPEQ51\[15\]/A  CoreTimer_0/Count_RNIPEQ51\[15\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/A  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m61/S  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CoreTimer_0/PrescaleEn_0_a2/A  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_1\[3\]/B  CoreTimer_0/iPRDATA_RNO_1\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/B  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CORESPI_0/USPI/URF/prdata_1_i_o2_0/B  CORESPI_0/USPI/URF/prdata_1_i_o2_0/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/C  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNIP3TI_0\[13\]/B  CoreTimer_0/Count_RNIP3TI_0\[13\]/Y  CoreTimer_0/Count_RNIPEQ51\[15\]/A  CoreTimer_0/Count_RNIPEQ51\[15\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/A  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/B  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/A  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/B  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m6/B  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/LoadEn_0_a3/B  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/LoadEnReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPT83\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIPT83\[2\]/Y  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/B  CORESPI_0/USPI/URF/rdata15_0_a2_0_RNIN53B/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/B  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m64/S  CoreAPB3_0/u_mux_p_to_b3/m64/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/A  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/C  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/C  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CountPulse/CLK  CoreTimer_0/CountPulse/Q  CoreTimer_0/CountPulse_RNIRNFE/A  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/A  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/A  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/A  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m47_d/S  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/B  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_0\[16\]/A  CoreTimer_0/Count_RNO_0\[16\]/Y  CoreTimer_0/Count_RNO\[16\]/A  CoreTimer_0/Count_RNO\[16\]/Y  CoreTimer_0/Count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/URF/tx_m1_e_2/A  CORESPI_0/USPI/URF/tx_m1_e_2/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[17\]/CLK  CoreTimer_0/Count\[17\]/Q  CoreTimer_0/Count_RNIV9TI\[17\]/A  CoreTimer_0/Count_RNIV9TI\[17\]/Y  CoreTimer_0/Count_RNI82361\[18\]/A  CoreTimer_0/Count_RNI82361\[18\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/B  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/A  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3/A  CoreAPB3_0/u_mux_p_to_b3/m68_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/CtrlEn_m1_e_0/A  CoreTimer_0/CtrlEn_m1_e_0/Y  CoreTimer_0/PrescaleEn_0_a2/A  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/PrescaleEn_0_a3/C  CoreTimer_0/PrescaleEn_0_a3/Y  CoreTimer_0/TimerPre\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/C  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/C  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/LoadEnReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/B  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/Y  COREABC_0/ISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_30/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/B  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/A  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/LoadEn_0_a3_1_s/B  CoreTimer_0/LoadEn_0_a3_1_s/Y  CoreTimer_0/LoadEn_0_a3_1/A  CoreTimer_0/LoadEn_0_a3_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/LoadEn_0_a3/B  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/LoadEn_0_a3/B  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/Load\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[3\]/CLK  CoreUARTapb_0/CUARTOOII\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1_1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/A  CoreAPB3_0/u_mux_p_to_b3/m40_a3_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/A  CoreAPB3_0/u_mux_p_to_b3/m40_0_1_1/Y  d_m1_0_a2_0/A  d_m1_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40/A  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m9/B  CoreUARTapb_0/m9/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_10/B  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/RawTimInt_RNO_0/C  CoreTimer_0/RawTimInt_RNO_0/Y  CoreTimer_0/RawTimInt_RNO/B  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m17/A  CoreUARTapb_0/m17/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m12/A  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/m14/C  CoreUARTapb_0/m14/Y  CoreUARTapb_0/m17/C  CoreUARTapb_0/m17/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m12/A  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0_PADDR_M_RNIF7EE\[12\]/A  COREABC_0_PADDR_M_RNIF7EE\[12\]/Y  CoreAPB3_0/u_mux_p_to_b3/m11/B  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/m12/A  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/B  COREABC_0/ACCUMULATOR_RNIOGQC\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_d_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_27/A  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/A  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI6Q5I3\[10\]/A  CoreTimer_0/Count_RNI6Q5I3\[10\]/Y  CoreTimer_0/Count_RNO_0\[11\]/B  CoreTimer_0/Count_RNO_0\[11\]/Y  CoreTimer_0/Count_RNO\[11\]/A  CoreTimer_0/Count_RNO\[11\]/Y  CoreTimer_0/Count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1_tz_tz\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/A  CORESPI_0/USPI/URF/int_raw_RNITTNE\[5\]/Y  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/C  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/control2_RNIQHFB\[4\]/A  CORESPI_0/USPI/URF/control2_RNIQHFB\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/A  CoreTimer_0/CtrlReg_RNIOEDD\[2\]/Y  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/A  CoreTimer_0/CtrlReg_RNIOLNE3\[2\]/Y  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/A  CoreTimer_0/CtrlReg_RNI4MU7D_0\[2\]/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/B  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_18/A  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/control2_RNO\[3\]/A  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/B  COREABC_0/un1_ACCUMULATOR_ACCUM_m1_e/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/rd_m3_e_0_1/B  CORESPI_0/USPI/URXF/rd_m3_e_0_1/Y  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/B  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/B  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[4\]/CLK  CoreTimer_0/iPRDATA\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/m41/A  CoreAPB3_0/u_mux_p_to_b3/m41/Y  CoreAPB3_0/u_mux_p_to_b3/m43/A  CoreAPB3_0/u_mux_p_to_b3/m43/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/A  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[4\]/CLK  CoreUARTapb_0/CUARTOOII\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/m42/A  CoreAPB3_0/u_mux_p_to_b3/m42/Y  CoreAPB3_0/u_mux_p_to_b3/m43/B  CoreAPB3_0/u_mux_p_to_b3/m43/Y  CoreAPB3_0/u_mux_p_to_b3/m47_d/A  CoreAPB3_0/u_mux_p_to_b3/m47_d/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/C  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_10/A  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5_0/A  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/B  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/C  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_30/A  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/A  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO\[6\]/A  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD6  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNO_0\[19\]/B  CoreTimer_0/Count_RNO_0\[19\]/Y  CoreTimer_0/Count_RNO\[19\]/A  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/m14/B  CoreUARTapb_0/m14/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/A  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_m3/A  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD4  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  COREABC_0/un17_ZREGISTER_m28/C  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/URXF/un1_m6_0/B  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_1/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_3/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_3/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/A  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/C  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/CtrlEn_m1_e/B  CoreTimer_0/CtrlEn_m1_e/Y  CoreTimer_0/CtrlReg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[2\]/CLK  CoreTimer_0/PreScale\[2\]/Q  CoreTimer_0/PreScale_RNIT4U1\[2\]/A  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/CountPulse_RNO_12/B  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/B  CoreTimer_0/un2_CtrlEn_0_a2/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/B  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/CLKB  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DOUTB2  CoreAPB3_0/u_mux_p_to_b3/m59/A  CoreAPB3_0/u_mux_p_to_b3/m59/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/B  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/URXF/un1_m6_0_o3_0/B  CORESPI_0/USPI/URXF/un1_m6_0_o3_0/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/B  CORESPI_0/USPI/URXF/un1_m6_0_o3_2/Y  CORESPI_0/USPI/URXF/un1_m6_0_o3/C  CORESPI_0/USPI/URXF/un1_m6_0_o3/Y  CORESPI_0/USPI/URXF/un1_m6_0/S  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_18/A  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_30/B  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/un17_ZREGISTER_m29/B  COREABC_0/un17_ZREGISTER_m29/Y  COREABC_0/ZREGISTER\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/URXF/rd_m3_e_0_1/A  CORESPI_0/USPI/URXF/rd_m3_e_0_1/Y  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/B  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/B  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_0/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/control2_RNIRIFB\[6\]/A  CORESPI_0/USPI/URF/control2_RNIRIFB\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/A  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/STD_ACCUM_NEG/CLK  COREABC_0/STD_ACCUM_NEG/Q  COREABC_0/UROM.UROM/ACCUM_NEG/A  COREABC_0/UROM.UROM/ACCUM_NEG/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ISR_ACCUM_NEG/CLK  COREABC_0/ISR_ACCUM_NEG/Q  COREABC_0/UROM.UROM/ACCUM_NEG/B  COREABC_0/UROM.UROM/ACCUM_NEG/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNIIHQT5\[10\]/A  CoreTimer_0/Count_RNIIHQT5\[10\]/Y  CoreTimer_0/Count_RNO_0\[18\]/C  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNIC07P9\[19\]/B  CoreTimer_0/Count_RNIC07P9\[19\]/Y  CoreTimer_0/CountIsZeroReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/B  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO\[15\]/B  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIHTT7\[3\]/A  CORESPI_0/USPI/URF/control1_RNIHTT7\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/A  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNI5L91\[5\]/B  CoreTimer_0/PreScale_RNI5L91\[5\]/Y  CoreTimer_0/CountPulse_RNO_13/C  CoreTimer_0/CountPulse_RNO_13/Y  CoreTimer_0/CountPulse_RNO_9/A  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD5  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/S  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_24/A  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_27/A  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/C  CORESPI_0/USPI/URF/int_raw_27_i_a2_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[5\]/CLK  COREABC_0/ZREGISTER\[5\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/ACCUMULATOR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/B  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNO\[8\]/B  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/PrescaleEn_0_a3/B  CoreTimer_0/PrescaleEn_0_a3/Y  CoreTimer_0/TimerPre\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/A  CORESPI_0/USPI/URF/control1_RNISDRL\[6\]/Y  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/C  CORESPI_0/USPI/URF/control1_RNINA7D1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIO2TI\[15\]/B  CoreTimer_0/Count_RNIO2TI\[15\]/Y  CoreTimer_0/Count_RNINCQ51\[17\]/C  CoreTimer_0/Count_RNINCQ51\[17\]/Y  CoreTimer_0/Count_RNIMEIV2\[10\]/C  CoreTimer_0/Count_RNIMEIV2\[10\]/Y  CoreTimer_0/Count_RNI49976\[19\]/B  CoreTimer_0/Count_RNI49976\[19\]/Y  CoreTimer_0/Count_RNO_0\[19\]/C  CoreTimer_0/Count_RNO_0\[19\]/Y  CoreTimer_0/Count_RNO\[19\]/A  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNI5L91\[5\]/B  CoreTimer_0/PreScale_RNI5L91\[5\]/Y  CoreTimer_0/PreScale_RNIEEJ2\[7\]/C  CoreTimer_0/PreScale_RNIEEJ2\[7\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/A  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/CountPulse_RNO_5/A  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_30/A  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[6\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[6\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIG1LT\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/A  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN_a0_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/A  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/A  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/C  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_8/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/C  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/A  CORESPI_0/USPI/URF/control1_RNIRCRL\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_d/S  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/A  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/C  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/B  CoreTimer_0/CtrlReg_RNIV4JM\[2\]/Y  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/A  CoreTimer_0/CtrlReg_RNI7SG84\[2\]/Y  CoreTimer_0/LoadEnReg_RNI37HPA/A  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO_6\[0\]/B  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_4\[0\]/C  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/A  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/C  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNIN519\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/A  CORESPI_0/USPI/URF/int_raw_RNINOBN\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD0  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[3\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[3\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIDUKT\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNID0UE1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/control2_RNO\[1\]/A  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/control2_RNO\[2\]/A  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNIPEQ51\[15\]/C  CoreTimer_0/Count_RNIPEQ51\[15\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/A  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[1\]/CLK  CORESPI_0/USPI/URF/int_raw\[1\]/Q  CORESPI_0/USPI/URF/int_raw_RNIPPNE\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNIPPNE\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/A  CoreAPB3_0/u_mux_p_to_b3/m26_0_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m26/C  CoreAPB3_0/u_mux_p_to_b3/m26/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/DataOut_0_sqmuxa_0_a2/C  CoreTimer_0/DataOut_0_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_2\[3\]/B  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/rx_fifo_empty_m/A  CORESPI_0/USPI/URF/rx_fifo_empty_m/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/C  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_13/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD7  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNIKQR41\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/A  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/C  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a3\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/control1_RNIHTT7\[3\]/B  CORESPI_0/USPI/URF/control1_RNIHTT7\[3\]/Y  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/A  CORESPI_0/USPI/URF/control1_RNIHG8M\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/A  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m40_m2_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m40/S  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/m9/C  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIM8J41\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a2/B  CoreAPB3_0/u_mux_p_to_b3/m54_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/B  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[3\]/CLK  COREABC_0/UROM.INSTR_DATA\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_1\[3\]/Y  COREABC_0/d_m1_e_0/B  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[7\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[7\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI7B2K\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[7\]/B  COREABC_0/UROM.UROM/RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[6\]/B  COREABC_0/UROM.UROM/RAMADDR\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR6  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[1\]/B  COREABC_0/UROM.UROM/RAMADDR\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[0\]/A  COREABC_0/UROM.UROM/RAMADDR\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[7\]/CLK  CoreTimer_0/iPRDATA\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/m62/A  CoreAPB3_0/u_mux_p_to_b3/m62/Y  CoreAPB3_0/u_mux_p_to_b3/m64/A  CoreAPB3_0/u_mux_p_to_b3/m64/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/A  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[7\]/CLK  CoreUARTapb_0/CUARTOOII\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/m63/A  CoreAPB3_0/u_mux_p_to_b3/m63/Y  CoreAPB3_0/u_mux_p_to_b3/m64/B  CoreAPB3_0/u_mux_p_to_b3/m64/Y  CoreAPB3_0/u_mux_p_to_b3/m68_d/A  CoreAPB3_0/u_mux_p_to_b3/m68_d/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_3/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_3/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNIP5VI\[22\]/B  CoreTimer_0/Count_RNIP5VI\[22\]/Y  CoreTimer_0/Count_RNIMFU51\[24\]/A  CoreTimer_0/Count_RNIMFU51\[24\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/B  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_11/B  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[3\]/S  COREABC_0/UROM.UROM/RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[4\]/S  COREABC_0/UROM.UROM/RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[2\]/S  COREABC_0/UROM.UROM/RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/S  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[3\]/S  COREABC_0/UROM.UROM/RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[4\]/S  COREABC_0/UROM.UROM/RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[2\]/S  COREABC_0/UROM.UROM/RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/S  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_0\[7\]/A  CoreTimer_0/Count_RNO_0\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/A  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/A  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_rxbusy/CLK  CORESPI_0/USPI/UCC/mtx_rxbusy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREABC_0/un17_ZREGISTER_m24/A  COREABC_0/un17_ZREGISTER_m24/Y  COREABC_0/ZREGISTER\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_2_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreUARTapb_0/m6_0/B  CoreUARTapb_0/m6_0/Y  CoreUARTapb_0/m6/A  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNIP5VI\[22\]/A  CoreTimer_0/Count_RNIP5VI\[22\]/Y  CoreTimer_0/Count_RNIMFU51\[24\]/A  CoreTimer_0/Count_RNIMFU51\[24\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/B  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREABC_0/un17_ZREGISTER_m22/B  COREABC_0/un17_ZREGISTER_m22/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m20/B  COREABC_0/un17_ZREGISTER_m20/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[4\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[4\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI482K\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_3/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/B  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_0\[8\]/B  CoreTimer_0/Count_RNO_0\[8\]/Y  CoreTimer_0/Count_RNO\[8\]/A  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREABC_0/un17_ZREGISTER_m13/C  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_0/A  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_0/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIPEQ51\[15\]/B  CoreTimer_0/Count_RNIPEQ51\[15\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/A  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5_0/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/B  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[5\]/CLK  CoreTimer_0/PreScale\[5\]/Q  CoreTimer_0/PreScale_RNI5L91\[5\]/A  CoreTimer_0/PreScale_RNI5L91\[5\]/Y  CoreTimer_0/CountPulse_RNO_13/C  CoreTimer_0/CountPulse_RNO_13/Y  CoreTimer_0/CountPulse_RNO_9/A  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/A  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/A  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/B  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/B  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/A  CORESPI_0/USPI/URF/control1_RNIQBRL\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/A  CoreAPB3_0/u_mux_p_to_b3/m47_a0_4/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/B  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/Count_RNI82361\[18\]/B  CoreTimer_0/Count_RNI82361\[18\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/B  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CORESPI_0/USPI/URF/control2_RNO\[4\]/A  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CORESPI_0/USPI/URF/control2_RNO\[5\]/A  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/A  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m57/S  CoreAPB3_0/u_mux_p_to_b3/m57/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/A  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/S  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/S  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/S  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[7\]/S  COREABC_0/UROM.UROM/RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMWDATA\[4\]/S  COREABC_0/UROM.UROM/RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_18/B  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_19/A  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_22/A  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_16/A  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_16/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNIGDN01/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a1_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a1/A  CoreAPB3_0/u_mux_p_to_b3/m68_a1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_1/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[7\]/A  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/A  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_m3/B  COREABC_0/un1_ACCUMULATOR_m3/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[1\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreUARTapb_0/m12_e_0/A  CoreUARTapb_0/m12_e_0/Y  CoreUARTapb_0/m12/B  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[3\]/CLK  COREABC_0/ACCUMULATOR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[3\]/Y  COREABC_0/d_m1_e_0/A  COREABC_0/d_m1_e_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_15/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[4\]/CLK  COREABC_0/ACCUMULATOR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_a2_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/A  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/A  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[7\]/CLK  COREABC_0/ZREGISTER\[7\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_4/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/A  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREABC_0/un17_ZREGISTER_m18/A  COREABC_0/un17_ZREGISTER_m18/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a4_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a4_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_busy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m33_d/S  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/A  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CORESPI_0/USPI/URF/control1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/CtrlReg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/TimerPre\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreTimer_0/Load\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreUARTapb_0/CUARTl0OI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreUARTapb_0/CUARTO1OI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_18/C  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_24/B  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_18/A  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_22/B  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_18/A  COREABC_0/un37_SMADDR_I_18/Y  COREABC_0/un37_SMADDR_I_19/B  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNI4KBS\[15\]/C  CoreTimer_0/Count_RNI4KBS\[15\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/B  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNI82361\[18\]/C  CoreTimer_0/Count_RNI82361\[18\]/Y  CoreTimer_0/Count_RNI0MG23\[15\]/B  CoreTimer_0/Count_RNI0MG23\[15\]/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/A  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNI0O73\[4\]/B  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNO\[5\]/A  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/A  CORESPI_0/USPI/URF/control2_RNIPDM51\[5\]/Y  CoreAPB3_0/u_mux_p_to_b3/m54_a3/B  CoreAPB3_0/u_mux_p_to_b3/m54_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m54_0/C  CoreAPB3_0/u_mux_p_to_b3/m54_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_18/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNIO2TI\[12\]/B  CoreTimer_0/Count_RNIO2TI\[12\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/A  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_11/B  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[4\]/B  COREABC_0/UROM.UROM/RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9CPT3\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/B  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/B  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/Y  COREABC_0/UROM.INSTR_CMD_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreTimer_0/un4_m1_e_0_2/A  CoreTimer_0/un4_m1_e_0_2/Y  CoreTimer_0/IntClr_RNO/B  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNI4KBS\[15\]/B  CoreTimer_0/Count_RNI4KBS\[15\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/B  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_0/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l_0/Y  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/B  CoreUARTapb_0/CUARTlOlI/un1_CUARTO1l/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_19/A  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[7\]/B  COREABC_0/UROM.UROM/RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_16/A  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreTimer_0/IntClr_RNO_0/C  CoreTimer_0/IntClr_RNO_0/Y  CoreTimer_0/IntClr_RNO/C  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[4\]/A  COREABC_0/UROM.UROM/RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[2\]/CLK  CoreTimer_0/iPRDATA\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/m27/A  CoreAPB3_0/u_mux_p_to_b3/m27/Y  CoreAPB3_0/u_mux_p_to_b3/m29/A  CoreAPB3_0/u_mux_p_to_b3/m29/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/A  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[2\]/CLK  CoreUARTapb_0/CUARTOOII\[2\]/Q  CoreAPB3_0/u_mux_p_to_b3/m28/A  CoreAPB3_0/u_mux_p_to_b3/m28/Y  CoreAPB3_0/u_mux_p_to_b3/m29/B  CoreAPB3_0/u_mux_p_to_b3/m29/Y  CoreAPB3_0/u_mux_p_to_b3/m33_d/A  CoreAPB3_0/u_mux_p_to_b3/m33_d/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR33OA\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/A  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNITL0P/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_re/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STD_ACCUM_ZERO/CLK  COREABC_0/STD_ACCUM_ZERO/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/A  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ISR_ACCUM_ZERO/CLK  COREABC_0/ISR_ACCUM_ZERO/Q  COREABC_0/UROM.UROM/ACCUM_ZERO_1/B  COREABC_0/UROM.UROM/ACCUM_ZERO_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/B  COREABC_0/UROM.UROM/ISR_1_sqmuxa_3/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/B  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreUARTapb_0/m12_e_0/B  CoreUARTapb_0/m12_e_0/Y  CoreUARTapb_0/m12/B  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_13/A  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[7\]/A  COREABC_0/UROM.UROM/RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control110_0_a2_0/A  CORESPI_0/USPI/URF/control110_0_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNI4KBS\[15\]/A  CoreTimer_0/Count_RNI4KBS\[15\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/B  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_0/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/un2_CtrlEn_0_a2/B  CoreTimer_0/un2_CtrlEn_0_a2/Y  CoreTimer_0/DataOut_2_sqmuxa_0_a2/B  CoreTimer_0/DataOut_2_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/URF/control2_RNIPGFB\[3\]/A  CORESPI_0/USPI/URF/control2_RNIPGFB\[3\]/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/B  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_22/A  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_15/A  CoreTimer_0/CountPulse_RNO_15/Y  CoreTimer_0/CountPulse_RNO_11/B  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/B  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/C  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNIO2TI\[12\]/A  CoreTimer_0/Count_RNIO2TI\[12\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/A  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/A  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_a0_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a0/A  CoreAPB3_0/u_mux_p_to_b3/m68_a0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/C  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNO_0\[10\]/B  CoreTimer_0/Count_RNO_0\[10\]/Y  CoreTimer_0/Count_RNO\[10\]/A  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/A  CORESPI_0/USPI/URF/control1_RNIM7RL\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2_1/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/B  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/B  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/C  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNICVES\[27\]/C  CoreTimer_0/Count_RNICVES\[27\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/A  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNIN3VI\[22\]/B  CoreTimer_0/Count_RNIN3VI\[22\]/Y  CoreTimer_0/Count_RNIIBU51\[24\]/A  CoreTimer_0/Count_RNIIBU51\[24\]/Y  CoreTimer_0/Count_RNI8NTH3\[24\]/C  CoreTimer_0/Count_RNI8NTH3\[24\]/Y  CoreTimer_0/RawTimInt_RNO_0/A  CoreTimer_0/RawTimInt_RNO_0/Y  CoreTimer_0/RawTimInt_RNO/B  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_10/C  COREABC_0/un37_SMADDR_I_10/Y  COREABC_0/un37_SMADDR_I_13/A  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/A  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/B  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/PrescaleEn_0_a2/B  CoreTimer_0/PrescaleEn_0_a2/Y  CoreTimer_0/iPRDATA_RNO_5\[0\]/B  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/C  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/C  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/Y  COREABC_0/UROM.INSTR_DATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doinsw10_0_0_a4/C  COREABC_0/UROM.UROM/doinsw10_0_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNIO7UK\[3\]/B  CoreTimer_0/Count_RNIO7UK\[3\]/Y  CoreTimer_0/Count_RNIEDS91\[2\]/A  CoreTimer_0/Count_RNIEDS91\[2\]/Y  CoreTimer_0/Count_RNIS28U2\[1\]/B  CoreTimer_0/Count_RNIS28U2\[1\]/Y  CoreTimer_0/Count_RNO_0\[9\]/B  CoreTimer_0/Count_RNO_0\[9\]/Y  CoreTimer_0/Count_RNO\[9\]/A  CoreTimer_0/Count_RNO\[9\]/Y  CoreTimer_0/Count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_ssel_pos/CLK  CORESPI_0/USPI/UCC/spi_ssel_pos/Q  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/B  CORESPI_0/USPI/URF/control1_RNIKCRP\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/B  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e_1/Y  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/A  CoreAPB3_0/u_mux_p_to_b3/m33_m3_e/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/S  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/DataOut_2_sqmuxa_0_a2/C  CoreTimer_0/DataOut_2_sqmuxa_0_a2/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/B  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/A  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[6\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[6\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIMBNH1\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI13QO3\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/B  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/A  CORESPI_0/USPI/URF/clr_txfifo_5_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreUARTapb_0/m12_e_0/B  CoreUARTapb_0/m12_e_0/Y  CoreUARTapb_0/m17/B  CoreUARTapb_0/m17/Y  CoreUARTapb_0/CUARTl0OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNITB19\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNIANTJ\[10\]/A  CoreTimer_0/Count_RNIANTJ\[10\]/Y  CoreTimer_0/Count_RNI6E632\[12\]/C  CoreTimer_0/Count_RNI6E632\[12\]/Y  CoreTimer_0/Count_RNI2HE15\[12\]/A  CoreTimer_0/Count_RNI2HE15\[12\]/Y  CoreTimer_0/Count_RNO_1\[18\]/A  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a4_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a4_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/LoadEnReg_RNIJP6O/A  CoreTimer_0/LoadEnReg_RNIJP6O/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/C  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m7/A  COREABC_0/un17_ZREGISTER_m7/Y  COREABC_0/un17_ZREGISTER_m10/B  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/A  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBFLAG_5/A  COREABC_0/un1_ACCUMULATOR_STBFLAG_5/Y  COREABC_0/STBFLAG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a5_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a5_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/B  CORESPI_0/USPI/URF/control2_RNIOBUM\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a3_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a3/A  CoreAPB3_0/u_mux_p_to_b3/m68_a3/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/A  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/control1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreTimer_0/CtrlReg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreTimer_0/TimerPre\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreTimer_0/Load\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreUARTapb_0/CUARTl0OI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreUARTapb_0/CUARTO1OI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/control1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreTimer_0/CtrlReg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreTimer_0/TimerPre\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreTimer_0/Load\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreUARTapb_0/CUARTl0OI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreUARTapb_0/CUARTO1OI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/B  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_12/A  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m11/C  CoreAPB3_0/u_mux_p_to_b3/m11/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/C  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m61_d/S  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/C  CORESPI_0/USPI/URXF/empty_out_RNI4K8T1/Y  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/B  CORESPI_0/USPI/URXF/empty_out_RNI8C6T3/Y  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/A  CORESPI_0/USPI/URXF/empty_out_RNIC21J4/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/A  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_16/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/B  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/B  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/URF/control1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CoreTimer_0/TimerPre\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CoreTimer_0/Load\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CoreUARTapb_0/CUARTl0OI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CoreUARTapb_0/CUARTO1OI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[3\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIPSAA1\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/C  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/CountPulse_RNO_10/A  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/C  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CoreUARTapb_0/m4_e/B  CoreUARTapb_0/m4_e/Y  CoreUARTapb_0/m6/C  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[3\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/C  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[3\]/CLK  CoreTimer_0/PreScale\[3\]/Q  CoreTimer_0/PreScale_RNIUTI2\[3\]/A  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/CountPulse_RNO_12/B  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/S  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_0/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_1/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/STBRAM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/A  CORESPI_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_1_0_a3_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/C  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/RawTimInt/CLK  CoreTimer_0/RawTimInt/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/A  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNIMFU51\[24\]/C  CoreTimer_0/Count_RNIMFU51\[24\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/B  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/B  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_10/C  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[0\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a3_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/A  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_sqmuxa_0_a3/A  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/A  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/C  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/C  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/A  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/B  CORESPI_0/USPI/URF/control1_RNIJMPA\[4\]/Y  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/A  CORESPI_0/USPI/URF/control1_RNID4O11\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[4\]/CLK  COREABC_0/UROM.INSTR_DATA\[4\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a5_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a5_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[7\]/CLK  CORESPI_0/USPI/URF/control1\[7\]/Q  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/B  CoreAPB3_0/u_mux_p_to_b3/m68_a2_0/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a2/A  CoreAPB3_0/u_mux_p_to_b3/m68_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/B  CoreAPB3_0/u_mux_p_to_b3/m68_0_2/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/A  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_21/A  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_24/C  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/C  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CORESPI_0/USPI/URF/control1\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CoreTimer_0/Load\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CoreUARTapb_0/CUARTl0OI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CoreUARTapb_0/CUARTO1OI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CORESPI_0/USPI/URF/control1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CoreTimer_0/Load\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CoreUARTapb_0/CUARTl0OI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CoreUARTapb_0/CUARTO1OI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CORESPI_0/USPI/URF/control1\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CoreTimer_0/Load\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CoreUARTapb_0/CUARTl0OI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CoreUARTapb_0/CUARTO1OI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un17_ZREGISTER_m3_0/A  COREABC_0/un17_ZREGISTER_m3_0/Y  COREABC_0/un17_ZREGISTER_m4/S  COREABC_0/un17_ZREGISTER_m4/Y  COREABC_0/un17_ZREGISTER_m26/A  COREABC_0/un17_ZREGISTER_m26/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/B  CORESPI_0/USPI/UTXF/full_out_RNI3V5G/Y  CORESPI_0/USPI/UTXF/full_out_RNIUK704/B  CORESPI_0/USPI/UTXF/full_out_RNIUK704/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[6\]/CLK  CoreTimer_0/iPRDATA\[6\]/Q  CoreAPB3_0/u_mux_p_to_b3/m55/A  CoreAPB3_0/u_mux_p_to_b3/m55/Y  CoreAPB3_0/u_mux_p_to_b3/m57/A  CoreAPB3_0/u_mux_p_to_b3/m57/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/A  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[7\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[7\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIODNH1\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNILC392\[7\]/Y  CoreAPB3_0/u_mux_p_to_b3/m68_a4/B  CoreAPB3_0/u_mux_p_to_b3/m68_a4/Y  CoreAPB3_0/u_mux_p_to_b3/m68_0/C  CoreAPB3_0/u_mux_p_to_b3/m68_0/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[6\]/CLK  CoreUARTapb_0/CUARTOOII\[6\]/Q  CoreAPB3_0/u_mux_p_to_b3/m56/A  CoreAPB3_0/u_mux_p_to_b3/m56/Y  CoreAPB3_0/u_mux_p_to_b3/m57/B  CoreAPB3_0/u_mux_p_to_b3/m57/Y  CoreAPB3_0/u_mux_p_to_b3/m61_d/A  CoreAPB3_0/u_mux_p_to_b3/m61_d/Y  CoreAPB3_0/u_mux_p_to_b3/m61/A  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_13/A  CoreTimer_0/CountPulse_RNO_13/Y  CoreTimer_0/CountPulse_RNO_9/A  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/A  CORESPI_0/USPI/URF/control2_6_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control2_RNO\[6\]/S  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_21/B  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_24/C  COREABC_0/un37_SMADDR_I_24/Y  COREABC_0/un37_SMADDR_I_25/B  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNIRP254\[12\]/C  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/A  CORESPI_0/USPI/URF/control1_RNIPARL\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIV74F3\[3\]/Y  CoreAPB3_0/u_mux_p_to_b3/m40/B  CoreAPB3_0/u_mux_p_to_b3/m40/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[3\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/control1\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CoreTimer_0/Load\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CoreUARTapb_0/CUARTl0OI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CoreUARTapb_0/CUARTO1OI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNILK1L\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/A  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/CountPulse_RNO_13/B  CoreTimer_0/CountPulse_RNO_13/Y  CoreTimer_0/CountPulse_RNO_9/A  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  COREABC_0_PADDR_M_RNIT269D\[13\]/S  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[4\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[4\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIEVKT\[4\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIEVKT\[4\]/Y  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/C  CoreAPB3_0/u_mux_p_to_b3/m47_a0_5/Y  CoreAPB3_0/u_mux_p_to_b3/m47_0/A  CoreAPB3_0/u_mux_p_to_b3/m47_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[4\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[4\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNICVES\[27\]/A  CoreTimer_0/Count_RNICVES\[27\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/A  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/DINA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_ISR4/B  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/B  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/B  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNIMFU51\[24\]/B  CoreTimer_0/Count_RNIMFU51\[24\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/B  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_15/A  COREABC_0/un37_SMADDR_I_15/Y  COREABC_0/un37_SMADDR_I_16/B  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_15/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/A  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_29/C  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNIS7UI\[20\]/A  CoreTimer_0/Count_RNIS7UI\[20\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/C  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/CountPulse_RNO_15/C  CoreTimer_0/CountPulse_RNO_15/Y  CoreTimer_0/CountPulse_RNO_11/B  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_14/B  CoreTimer_0/CountPulse_RNO_14/Y  CoreTimer_0/CountPulse_RNO_10/B  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_18/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a0_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/A  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNIRP254\[12\]/A  CoreTimer_0/Count_RNIRP254\[12\]/Y  CoreTimer_0/CountPulse_RNIHO70C/A  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/LoadEnReg_RNIJP6O/B  CoreTimer_0/LoadEnReg_RNIJP6O/Y  CoreTimer_0/LoadEnReg_RNIR6LC7/C  CoreTimer_0/LoadEnReg_RNIR6LC7/Y  CoreTimer_0/CountPulse_RNIHO70C/C  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[2\]/CLK  CORESPI_0/USPI/URF/control1\[2\]/Q  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/A  CORESPI_0/USPI/URF/control1_RNIO9RL\[2\]/Y  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/A  CORESPI_0/USPI/URF/control1_RNI9A1U1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNI5TN37\[22\]/C  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a0_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/LoadEnReg_RNI37HPA/C  CoreTimer_0/LoadEnReg_RNI37HPA/Y  CoreTimer_0/LoadEnReg_RNI7TF1O/A  CoreTimer_0/LoadEnReg_RNI7TF1O/Y  CoreTimer_0/Count_RNO\[7\]/B  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[27\]/CLK  CoreTimer_0/Count\[27\]/Q  CoreTimer_0/Count_RNICVES\[27\]/B  CoreTimer_0/Count_RNICVES\[27\]/Y  CoreTimer_0/Count_RNIUMBL2\[24\]/A  CoreTimer_0/Count_RNIUMBL2\[24\]/Y  CoreTimer_0/Count_RNIG86J8\[24\]/A  CoreTimer_0/Count_RNIG86J8\[24\]/Y  CoreTimer_0/Count_RNO_0\[29\]/B  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[7\]/CLK  COREABC_0/UROM.INSTR_DATA\[7\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_10/B  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/ACCUMULATOR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNI5TN37\[22\]/A  CoreTimer_0/Count_RNI5TN37\[22\]/Y  CoreTimer_0/Count_RNI05NM7\[24\]/B  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_16/A  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/Count\[4\]/CLK  CoreTimer_0/Count\[4\]/Q  CoreTimer_0/Count_RNI29BK1\[4\]/C  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[2\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[2\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI262K\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/C  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/A  COREABC_0/un1_ACCUMULATOR_to_logic_4.un4_READRAM_0_a3/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/B  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNIUTI2\[3\]/B  CoreTimer_0/PreScale_RNIUTI2\[3\]/Y  CoreTimer_0/PreScale_RNO\[4\]/A  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[6\]/CLK  CoreTimer_0/PreScale\[6\]/Q  CoreTimer_0/PreScale_RNIEEJ2\[7\]/A  CoreTimer_0/PreScale_RNIEEJ2\[7\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/A  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI4OIC\[7\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI4OIC\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQ298\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQ298\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_20/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un17_ZREGISTER_m3_3_0/B  COREABC_0/un17_ZREGISTER_m3_3_0/Y  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/S  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/DINA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/control2_RNITGUM\[6\]/A  CORESPI_0/USPI/URF/control2_RNITGUM\[6\]/Y  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/A  CORESPI_0/USPI/URF/control2_RNITLV07\[6\]/Y  CoreAPB3_0/u_mux_p_to_b3/m61/B  CoreAPB3_0/u_mux_p_to_b3/m61/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/CountPulse_RNO_15/B  CoreTimer_0/CountPulse_RNO_15/Y  CoreTimer_0/CountPulse_RNO_11/B  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/iPRDATA\[0\]/CLK  CoreTimer_0/iPRDATA\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m13/A  CoreAPB3_0/u_mux_p_to_b3/m13/Y  CoreAPB3_0/u_mux_p_to_b3/m15/A  CoreAPB3_0/u_mux_p_to_b3/m15/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/A  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTOOII\[0\]/CLK  CoreUARTapb_0/CUARTOOII\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m14/A  CoreAPB3_0/u_mux_p_to_b3/m14/Y  CoreAPB3_0/u_mux_p_to_b3/m15/B  CoreAPB3_0/u_mux_p_to_b3/m15/Y  COREABC_0_PADDR_M_RNIT269D\[13\]/A  COREABC_0_PADDR_M_RNIT269D\[13\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/A  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/LoadEn_0_a3/A  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/LoadEnReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/TimerPre_RNIHKUR\[1\]/B  CoreTimer_0/TimerPre_RNIHKUR\[1\]/Y  CoreTimer_0/CountPulse_RNO_11/A  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_29/A  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_29/B  COREABC_0/un37_SMADDR_I_29/Y  COREABC_0/un37_SMADDR_I_30/C  COREABC_0/un37_SMADDR_I_30/Y  COREABC_0/un37_SMADDR_I_31/A  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[2\]/CLK  COREABC_0/UROM.INSTR_DATA\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/B  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI4OIC\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI4OIC\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNI29BK1\[4\]/A  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNITJ992\[6\]/B  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/B  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_2/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/A  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue_5/Y  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/C  COREABC_0/un1_ACCUMULATOR_xhdl_41.xhdl_40_l3.un13_flagvalue/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQ298\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQ298\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_10/C  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/C  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[2\]/CLK  CoreTimer_0/TimerPre\[2\]/Q  CoreTimer_0/TimerPre_RNIHKUR\[1\]/A  CoreTimer_0/TimerPre_RNIHKUR\[1\]/Y  CoreTimer_0/CountPulse_RNO_11/A  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_2/A  CORESPI_0/USPI/URXF/empty_out_RNO_2/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/C  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m71_1/C  CoreAPB3_0/u_mux_p_to_b3/m71_1/Y  CoreAPB3_0/u_mux_p_to_b3/m71/C  CoreAPB3_0/u_mux_p_to_b3/m71/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNO_0\[6\]/B  CoreTimer_0/Count_RNO_0\[6\]/Y  CoreTimer_0/Count_RNO\[6\]/A  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/C  CoreAPB3_0/u_mux_p_to_b3/m19_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/C  CoreAPB3_0/u_mux_p_to_b3/m19_m5_0_a2/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/S  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control15_0_o2/B  CORESPI_0/USPI/URF/control15_0_o2/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/ACCUMULATOR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNI5L91\[5\]/B  CoreTimer_0/PreScale_RNI5L91\[5\]/Y  CoreTimer_0/CountPulse_RNO_6/B  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[2\]/CLK  CoreTimer_0/PreScale\[2\]/Q  CoreTimer_0/CountPulse_RNO_14/A  CoreTimer_0/CountPulse_RNO_14/Y  CoreTimer_0/CountPulse_RNO_10/B  CoreTimer_0/CountPulse_RNO_10/Y  CoreTimer_0/CountPulse_RNO_7/A  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/A  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[7\]/Y  COREABC_0/ISR_ACCUM_NEG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/A  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[6\]/CLK  COREABC_0/UROM.INSTR_DATA\[6\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNILF5O\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[2\]/CLK  CoreTimer_0/TimerPre\[2\]/Q  CoreTimer_0/TimerPre_RNIJMUR\[2\]/A  CoreTimer_0/TimerPre_RNIJMUR\[2\]/Y  CoreTimer_0/CountPulse_RNO_12/A  CoreTimer_0/CountPulse_RNO_12/Y  CoreTimer_0/CountPulse_RNO_7/C  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[0\]/CLK  COREABC_0/ACCUMULATOR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[1\]/CLK  COREABC_0/UROM.INSTR_DATA\[1\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/B  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_0/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[7\]/CLK  COREABC_0/UROM.INSTR_DATA\[7\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[5\]/CLK  COREABC_0/UROM.INSTR_DATA\[5\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m16/C  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/C  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[1\]/CLK  COREABC_0/ACCUMULATOR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[5\]/Y  COREABC_0/un17_ZREGISTER_m16/C  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/Y  COREABC_0/ACCUMULATOR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/Y  COREABC_0/ACCUMULATOR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/A  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/B  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/B  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/A  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/UROM.UROM/PSELI_7_0/B  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/B  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTRlde/A  COREABC_0/un1_ACCUMULATOR_STKPTRlde/Y  COREABC_0/STKPTR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/iPRDATA_RNO_6\[0\]/C  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_4\[0\]/C  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/B  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_8/C  CoreTimer_0/CountPulse_RNO_8/Y  CoreTimer_0/CountPulse_RNO_6/A  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un17_ZREGISTER_m10/A  COREABC_0/un17_ZREGISTER_m10/Y  COREABC_0/un17_ZREGISTER_m13/B  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIG4M51\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_1/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_11/C  CoreTimer_0/CountPulse_RNO_11/Y  CoreTimer_0/CountPulse_RNO_7/B  CoreTimer_0/CountPulse_RNO_7/Y  CoreTimer_0/CountPulse_RNO_5/C  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[5\]/CLK  COREABC_0/UROM.INSTR_DATA\[5\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_IN\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/A  COREABC_0/UROM.INSTR_SCMD_RNIG2F\[1\]/Y  CoreAPB3_0/u_mux_p_to_b3/m7_1/A  CoreAPB3_0/u_mux_p_to_b3/m7_1/Y  CoreAPB3_0/u_mux_p_to_b3/m7/A  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/C  COREABC_0/un1_ACCUMULATOR_ISR_1_sqmuxa_2/Y  COREABC_0/UROM.UROM/un1_ICYCLE_4/A  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[4\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/A  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_9/B  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/A  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/A  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/C  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIVQ551/A  CORESPI_0/USPI/URXF/empty_out_RNIVQ551/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/C  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/PrescaleEn_0_a3/A  CoreTimer_0/PrescaleEn_0_a3/Y  CoreTimer_0/TimerPre\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNI29BK1\[4\]/B  CoreTimer_0/Count_RNI29BK1\[4\]/Y  CoreTimer_0/Count_RNO_0\[5\]/A  CoreTimer_0/Count_RNO_0\[5\]/Y  CoreTimer_0/Count_RNO\[5\]/A  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_10/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIC3SP\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[7\]/CLK  CoreTimer_0/PreScale\[7\]/Q  CoreTimer_0/PreScale_RNIEEJ2\[7\]/B  CoreTimer_0/PreScale_RNIEEJ2\[7\]/Y  CoreTimer_0/PreScale_RNICC65\[7\]/A  CoreTimer_0/PreScale_RNICC65\[7\]/Y  CoreTimer_0/PreScale_RNIIAR5\[8\]/B  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/C  CoreTimer_0/CtrlReg_RNICQHS6\[2\]/Y  CoreTimer_0/CtrlReg_RNI0363A\[2\]/A  CoreTimer_0/CtrlReg_RNI0363A\[2\]/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/B  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFDDC4\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/B  COREABC_0/UROM.UROM/doins_i_a2_0_m4\[12\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[0\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[0\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI042K\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI042K\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[0\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[0\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIRBTJ1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNIBKLD3\[0\]/Y  CoreAPB3_0/u_mux_p_to_b3/m19_0/B  CoreAPB3_0/u_mux_p_to_b3/m19_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_2\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQT0L\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_24/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreUARTapb_0/m14/A  CoreUARTapb_0/m14/Y  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/A  CoreUARTapb_0/CUARTlOlI/CUARTl10.CUARTO1I5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_18/A  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreTimer_0/IntClr_RNO_0/B  CoreTimer_0/IntClr_RNO_0/Y  CoreTimer_0/IntClr_RNO/C  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/URXF/un1_m6_0/B  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[2\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/B  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_17/Y  CORESPI_0/USPI/URXF/un1_m6_0/A  CORESPI_0/USPI/URXF/un1_m6_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO_1/C  CORESPI_0/USPI/URXF/empty_out_RNO_1/Y  CORESPI_0/USPI/URXF/empty_out_RNO_0/A  CORESPI_0/USPI/URXF/empty_out_RNO_0/Y  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_15/B  COREABC_0/un37_SMADDR_I_15/Y  COREABC_0/un37_SMADDR_I_16/B  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_21/A  COREABC_0/un37_SMADDR_I_21/Y  COREABC_0/un37_SMADDR_I_22/C  COREABC_0/un37_SMADDR_I_22/Y  COREABC_0/un37_SMADDR_I_23/A  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_15/A  COREABC_0/un1_STKPTRP1_I_15/Y  COREABC_0/un1_STKPTRP1_I_16/B  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[6\]/Y  COREABC_0/ACCUMULATOR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STBRAM_7_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_sn_m13/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[5\]/Y  COREABC_0/ACCUMULATOR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_18/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_19/Y  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_13/A  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control17_0_o2_0/B  CORESPI_0/USPI/URF/control17_0_o2_0/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/C  CORESPI_0/USPI/URF/clr_txfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/B  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/URF/control17_0_o2_0/B  CORESPI_0/USPI/URF/control17_0_o2_0/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/C  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/B  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_11/A  COREABC_0/un37_SMADDR_I_11/Y  COREABC_0/un37_SMADDR_I_12/A  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_11/B  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/UROM.UROM/RAMADDR\[4\]/B  COREABC_0/UROM.UROM/RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_18/B  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_29/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_30/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/A  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_0/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0_x2/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIAEO38\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/B  COREABC_0/UROM.UROM/STBACCUM_4_sqmuxa_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/A  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/A  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/C  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/A  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/B  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_15/B  COREABC_0/un1_STKPTRP1_I_15/Y  COREABC_0/un1_STKPTRP1_I_16/B  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_8/B  CoreTimer_0/CountPulse_RNO_8/Y  CoreTimer_0/CountPulse_RNO_6/A  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI4K0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a1\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIFR9T\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/B  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0_a2\[27\]/B  COREABC_0/UROM.UROM/doins_0_a2\[27\]/Y  COREABC_0/UROM.UROM/doins_0\[27\]/C  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[6\]/CLK  CoreTimer_0/PreScale\[6\]/Q  CoreTimer_0/CountPulse_RNO_8/A  CoreTimer_0/CountPulse_RNO_8/Y  CoreTimer_0/CountPulse_RNO_6/A  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_13/A  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_8/C  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_18/C  COREABC_0/un1_STKPTRP1_I_18/Y  COREABC_0/un1_STKPTRP1_I_19/B  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_6/B  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[11\]/CLK  COREABC_0/SMADDR\[11\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/A  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_8/B  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/B  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.INSTR_SLOT\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/Y  COREABC_0/UROM.INSTR_CMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/A  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/B  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0_a2\[27\]/B  COREABC_0/UROM.UROM/doins_0_a2\[27\]/Y  COREABC_0/UROM.UROM/doins_0\[32\]/B  COREABC_0/UROM.UROM/doins_0\[32\]/Y  COREABC_0/UROM.INSTR_DATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/B  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0_a2\[27\]/B  COREABC_0/UROM.UROM/doins_0_a2\[27\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/B  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[7\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0_0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_19/A  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/UROM.UROM/RAMADDR\[7\]/A  COREABC_0/UROM.UROM/RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_10/A  COREABC_0/un1_STKPTRP1_I_10/Y  COREABC_0/un1_STKPTRP1_I_16/A  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/UROM.UROM/RAMADDR\[6\]/A  COREABC_0/UROM.UROM/RAMADDR\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR6  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/C  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/C  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/C  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_20/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_3/B  CORESPI_0/USPI/UTXF/empty_out_RNO_3/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_1/B  CORESPI_0/USPI/UTXF/empty_out_RNO_1/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_3/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_5/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/B  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_6/A  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CountPulse_RNIHO70C/B  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CountPulse_RNIHO70C/B  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/CountPulse_RNIRNFE/B  CoreTimer_0/CountPulse_RNIRNFE/Y  CoreTimer_0/CountPulse_RNIHO70C/B  CoreTimer_0/CountPulse_RNIHO70C/Y  CoreTimer_0/Count_RNICLG8Q_0\[12\]/C  CoreTimer_0/Count_RNICLG8Q_0\[12\]/Y  CoreTimer_0/Count\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/A  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0_a2\[27\]/B  COREABC_0/UROM.UROM/doins_0_a2\[27\]/Y  COREABC_0/UROM.UROM/doins_0\[27\]/C  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_13/B  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/C  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[7\]/B  COREABC_0/UROM.UROM/RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreTimer_0/LoadEn_0_a3_1/B  CoreTimer_0/LoadEn_0_a3_1/Y  CoreTimer_0/LoadEn_0_a3/C  CoreTimer_0/LoadEn_0_a3/Y  CoreTimer_0/LoadEnReg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_22/Y  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/B  CORESPI_0/USPI/UTXF/empty_out_2_0_a1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/A  COREABC_0/un1_ACCUMULATOR_RAMADDR_1_sqmuxa_i_o3/Y  COREABC_0/UROM.UROM/RAMADDR\[7\]/B  COREABC_0/UROM.UROM/RAMADDR\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR7  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_8/A  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[2\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[2\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIE3NH1\[2\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI4IGH4\[2\]/Y  CoreAPB3_0/u_mux_p_to_b3/m33_0/B  CoreAPB3_0/u_mux_p_to_b3/m33_0/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/B  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNITI1T\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI71Q09\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/CountPulse_RNO_9/C  CoreTimer_0/CountPulse_RNO_9/Y  CoreTimer_0/CountPulse_RNO_6/C  CoreTimer_0/CountPulse_RNO_6/Y  CoreTimer_0/CountPulse_RNO_5/B  CoreTimer_0/CountPulse_RNO_5/Y  CoreTimer_0/CountPulse_RNO_1/B  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/S  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/A  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VKJ_0/Y  CORESPI_0/USPI/UCC/stxs_first_RNO/B  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/B  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNINJRK\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIBSHG\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIHBN22\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/C  CORESPI_0/USPI/UTXF/full_out_RNIIRPK3/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI4QSQ1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/S  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/B  COREABC_0/un1_ACCUMULATOR_SMADDR_0_sqmuxa_1_i/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_8/C  COREABC_0/un37_SMADDR_I_8/Y  COREABC_0/un37_SMADDR_I_9/A  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/AFULL  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNI0CDE/A  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNI0CDE/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTOl0l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNI1LGP/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un37_SMADDR_I_9/B  COREABC_0/un37_SMADDR_I_9/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/B  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI3RGE1\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_6/B  COREABC_0/un37_SMADDR_I_6/Y  COREABC_0/un37_SMADDR_I_7/A  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/B  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/A  COREABC_0/UROM.UROM/PSELI_7_0_a3_0/Y  COREABC_0/UROM.UROM/PSELI_7_0/A  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/B  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/URXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/C  CORESPI_0/USPI/URXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/URXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/URXF/full_out_RNO_1/C  CORESPI_0/USPI/URXF/full_out_RNO_1/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreUARTapb_0/m9/A  CoreUARTapb_0/m9/Y  CoreUARTapb_0/m12/C  CoreUARTapb_0/m12/Y  CoreUARTapb_0/CUARTO1OI\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/Y  COREABC_0/UROM.INSTR_CMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_o2\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_o2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNILF0A1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_o4_4/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/B  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreTimer_0/PrdataNextEn_0_a2_0_0/B  CoreTimer_0/PrdataNextEn_0_a2_0_0/Y  CoreTimer_0/IntClr_RNO/A  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/Y  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[0\]/CLK  COREABC_0/UROM.INSTR_DATA\[0\]/Q  COREABC_0/un17_ZREGISTER_m1_m1/B  COREABC_0/un17_ZREGISTER_m1_m1/Y  COREABC_0/un17_ZREGISTER_m1_m4/A  COREABC_0/un17_ZREGISTER_m1_m4/Y  COREABC_0/un17_ZREGISTER_m1_0/S  COREABC_0/un17_ZREGISTER_m1_0/Y  COREABC_0/un17_ZREGISTER_m28/A  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6_0/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6_0/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/C  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD5  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_0\[7\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[7\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0_0\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/C  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/un37_SMADDR_I_7/B  COREABC_0/un37_SMADDR_I_7/Y  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_5/B  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNI05NM7\[24\]/C  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[6\]/CLK  COREABC_0/UROM.INSTR_DATA\[6\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[6\]/Y  COREABC_0/un17_ZREGISTER_m32/C  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/Y  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0_a4_0\[2\]/Y  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/A  COREABC_0/UROM.UROM/doins_i_a12_0_a4\[1\]/Y  COREABC_0/UROM.INSTR_CMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIJM28\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNITJ992\[6\]/C  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/A  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i_o4_0\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/C  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/C  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0_0\[30\]/C  COREABC_0/UROM.UROM/doins_0_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/C  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRA0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRB0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0_PADDR_M_RNIUKR2\[2\]/A  COREABC_0_PADDR_M_RNIUKR2\[2\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRB0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/A  COREABC_0_PADDR_M_RNIVLR2_0\[3\]/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/A  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CORESPI_0/USPI/URF/clr_txfifo_RNO/A  CORESPI_0/USPI/URF/clr_txfifo_RNO/Y  CORESPI_0/USPI/URF/clr_txfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/Y  COREABC_0/ISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNID7QC2_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/C  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/B  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[4\]/Y  CORESPI_0/USPI/UCC/mtx_midbit_RNO/C  CORESPI_0/USPI/UCC/mtx_midbit_RNO/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNI0O73\[4\]/A  CoreTimer_0/PreScale_RNI0O73\[4\]/Y  CoreTimer_0/PreScale_RNI3JS3\[5\]/A  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO_0\[7\]/B  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/A  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/A  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0_0\[30\]/C  COREABC_0/UROM.UROM/doins_0_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/C  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreUARTapb_0/m4_e/A  CoreUARTapb_0/m4_e/Y  CoreUARTapb_0/m6/C  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_19/C  COREABC_0/un37_SMADDR_I_19/Y  COREABC_0/un37_SMADDR_I_20/A  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNI05NM7\[24\]/A  CoreTimer_0/Count_RNI05NM7\[24\]/Y  CoreTimer_0/Count_RNIFQ608\[25\]/A  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/B  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6_0/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6_0/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/C  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_6/Y  COREABC_0/SMADDR\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_x2\[29\]/B  COREABC_0/UROM.UROM/doins_i_x2\[29\]/Y  COREABC_0/UROM.UROM/doins_0\[27\]/B  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_DATA\[7\]/CLK  COREABC_0/UROM.INSTR_DATA\[7\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreUARTapb_0/m6_0/A  CoreUARTapb_0/m6_0/Y  CoreUARTapb_0/m6/A  CoreUARTapb_0/m6/Y  CoreUARTapb_0/CUARTOOII\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_27/B  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNITJ992\[6\]/A  CoreTimer_0/Count_RNITJ992\[6\]/Y  CoreTimer_0/Count_RNO_2\[7\]/B  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNI44LR\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_21/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_22/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC6QC2_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNI5E6N5\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_15/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_x2\[29\]/B  COREABC_0/UROM.UROM/doins_i_x2\[29\]/Y  COREABC_0/UROM.UROM/doins_i\[29\]/A  COREABC_0/UROM.UROM/doins_i\[29\]/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_x2\[29\]/B  COREABC_0/UROM.UROM/doins_i_x2\[29\]/Y  COREABC_0/UROM.UROM/doins_0_a4\[31\]/A  COREABC_0/UROM.UROM/doins_0_a4\[31\]/Y  COREABC_0/UROM.INSTR_DATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI9RJ9\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI10C22\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/B  COREABC_0/UROM.UROM/doins_i_a2_0_o2\[13\]/Y  COREABC_0/UROM.UROM/doins_0_0\[30\]/A  COREABC_0/UROM.UROM/doins_0_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/C  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/C  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_0/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/S  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/S  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/S  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/S  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/S  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/S  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/S  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/S  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBBR33/Y  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI693O5\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/A  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/B  CORESPI_0/USPI/UCC/stxs_direct_RNI2UCT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/B  CORESPI_0/USPI/UCC/stxs_state_RNIBT1H1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/un37_SMADDR_I_5/B  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/B  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNO_0\[4\]/B  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_m13/A  COREABC_0/un17_ZREGISTER_m13/Y  COREABC_0/un17_ZREGISTER_m16/B  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/B  COREABC_0/UROM.UROM/doins_0_a4_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0_0\[30\]/C  COREABC_0/UROM.UROM/doins_0_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/C  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_25/A  COREABC_0/un37_SMADDR_I_25/Y  COREABC_0/un37_SMADDR_I_26/A  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIM4EM/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/A  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIFI28\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_16/C  COREABC_0/un37_SMADDR_I_16/Y  COREABC_0/un37_SMADDR_I_17/A  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_27/C  COREABC_0/un37_SMADDR_I_27/Y  COREABC_0/un37_SMADDR_I_28/A  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il_RNIC0IT\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/A  CORESPI_0/USPI/UCON/tx_m2_e_0_0_0/Y  CoreAPB3_0/u_mux_p_to_b3/m71/A  CoreAPB3_0/u_mux_p_to_b3/m71/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/C  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_31/B  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[6\]/CLK  COREABC_0/ACCUMULATOR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[6\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q2/CLK  CORESPI_0/USPI/UCC/mtx_re_q2/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_STKPTRP1_I_19/C  COREABC_0/un1_STKPTRP1_I_19/Y  COREABC_0/un1_STKPTRP1_I_20/A  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/B  COREABC_0/un1_ACCUMULATOR_STBFLAG_5k_0_a2_0_a2/Y  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/A  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/C  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/B  COREABC_0/un1_ACCUMULATOR_un1_UROM.INSTR_CMD_3_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_sqmuxa_0_a3/B  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_sqmuxa_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/A  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/iPRDATA_RNO_4\[0\]/A  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/iPRDATA_RNO_6\[0\]/A  CoreTimer_0/iPRDATA_RNO_6\[0\]/Y  CoreTimer_0/iPRDATA_RNO_4\[0\]/C  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[4\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un37_SMADDR_I_5/A  COREABC_0/un37_SMADDR_I_5/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_a2\[27\]/A  COREABC_0/UROM.UROM/doins_0_a2\[27\]/Y  COREABC_0/UROM.UROM/doins_0\[27\]/C  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIO159\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNIQAAP\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIO3R71\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/un37_SMADDR_I_31/C  COREABC_0/un37_SMADDR_I_31/Y  COREABC_0/un37_SMADDR_I_32/A  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD1  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[1\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[2\]/CLK  COREABC_0/ACCUMULATOR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6\[2\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT\[2\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/C  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_16/C  COREABC_0/un1_STKPTRP1_I_16/Y  COREABC_0/un1_STKPTRP1_I_17/A  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o2_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0_x2/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNIT4U1\[2\]/B  CoreTimer_0/PreScale_RNIT4U1\[2\]/Y  CoreTimer_0/PreScale_RNO\[3\]/A  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/B  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0\[26\]/B  COREABC_0/UROM.UROM/doins_0\[26\]/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNO_1/C  CORESPI_0/USPI/UTXF/full_out_RNO_1/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/A  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/mtx_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/A  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_next/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNITD621\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNITC91\[1\]/B  CoreTimer_0/PreScale_RNITC91\[1\]/Y  CoreTimer_0/PreScale_RNO_0\[2\]/B  CoreTimer_0/PreScale_RNO_0\[2\]/Y  CoreTimer_0/PreScale_RNO\[2\]/A  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_13/C  COREABC_0/un37_SMADDR_I_13/Y  COREABC_0/un37_SMADDR_I_14/A  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/A  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa_1/Y  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/C  COREABC_0/un1_ACCUMULATOR_DOJMP_1_sqmuxa/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/UROM.UROM/un1_ICYCLE_4/C  COREABC_0/UROM.UROM/un1_ICYCLE_4/Y  COREABC_0/ZREGISTER\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/UROM.UROM/PSELI_7_0/C  COREABC_0/UROM.UROM/PSELI_7_0/Y  COREABC_0/PSELI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m7/C  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[2\]/CLK  COREABC_0/UROM.INSTR_CMD\[2\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_19/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3_0\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PSELI/CLK  COREABC_0/PSELI/Q  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/B  CoreAPB3_0/u_mux_p_to_b3/m3_m1_e/Y  CoreAPB3_0/u_mux_p_to_b3/m7/C  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2_0_0\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2_0_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI661U1\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNIJI0L3\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0\[32\]/A  COREABC_0/UROM.UROM/doins_0_0\[32\]/Y  COREABC_0/UROM.UROM/doins_0\[32\]/C  COREABC_0/UROM.UROM/doins_0\[32\]/Y  COREABC_0/UROM.INSTR_DATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[7\]/CLK  COREABC_0/ACCUMULATOR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_PWDATA_M_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/B  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a2/Y  COREABC_0/UROM.UROM/doinsw10_0_0_a4/A  COREABC_0/UROM.UROM/doinsw10_0_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ACCUMULATOR\[5\]/CLK  COREABC_0/ACCUMULATOR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_6_d\[5\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6_4_a0\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/A  COREABC_0/UROM.UROM/to_logic_2.tmp_6_5\[0\]/Y  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/B  COREABC_0/UROM.UROM/to_logic_2.tmp_6\[0\]/Y  COREABC_0/ISR_ACCUM_ZERO/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNI7BHE4\[13\]/B  CoreTimer_0/Count_RNI7BHE4\[13\]/Y  CoreTimer_0/Count_RNO_0\[15\]/B  CoreTimer_0/Count_RNO_0\[15\]/Y  CoreTimer_0/Count_RNO\[15\]/A  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNIB2DV\[2\]/B  CoreTimer_0/Count_RNIB2DV\[2\]/Y  CoreTimer_0/Count_RNO_0\[3\]/A  CoreTimer_0/Count_RNO_0\[3\]/Y  CoreTimer_0/Count_RNO\[3\]/A  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/B  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNI5IVI\[29\]/B  CoreTimer_0/Count_RNI5IVI\[29\]/Y  CoreTimer_0/Count_RNO_0\[30\]/A  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/un37_SMADDR_I_12/B  COREABC_0/un37_SMADDR_I_12/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/un37_SMADDR_I_23/B  COREABC_0/un37_SMADDR_I_23/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un37_SMADDR_I_17/B  COREABC_0/un37_SMADDR_I_17/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRA2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRB2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0_PADDR_M_RNI0NR2\[4\]/A  COREABC_0_PADDR_M_RNI0NR2\[4\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRB2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_a4/B  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_a4/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/Y  COREABC_0/UROM.INSTR_CMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNI4VHC2\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/A  CORESPI_0/USPI/URF/clr_rxfifo_RNO_0/Y  CORESPI_0/USPI/URF/clr_rxfifo_RNO/B  CORESPI_0/USPI/URF/clr_rxfifo_RNO/Y  CORESPI_0/USPI/URF/clr_rxfifo/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD3  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD2  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD4  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI3MH21\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNI5IVI\[29\]/B  CoreTimer_0/Count_RNI5IVI\[29\]/Y  CoreTimer_0/Count_RNO_0\[31\]/B  CoreTimer_0/Count_RNO_0\[31\]/Y  CoreTimer_0/Count_RNO\[31\]/A  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_33/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_34/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_0\[32\]/B  COREABC_0/UROM.UROM/doins_0_0\[32\]/Y  COREABC_0/UROM.UROM/doins_0\[32\]/C  COREABC_0/UROM.UROM/doins_0\[32\]/Y  COREABC_0/UROM.INSTR_DATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/iPRDATA_RNO_5\[0\]/C  CoreTimer_0/iPRDATA_RNO_5\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/C  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_first_RNO/A  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/A  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD6  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD0  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ACCUM_NEXT_d_a3_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD7  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_6/B  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_0\[30\]/B  COREABC_0/UROM.UROM/doins_0_0\[30\]/Y  COREABC_0/UROM.UROM/doins_0\[30\]/C  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_i_x2\[29\]/A  COREABC_0/UROM.UROM/doins_i_x2\[29\]/Y  COREABC_0/UROM.UROM/doins_0\[27\]/B  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/LoadEnReg/CLK  CoreTimer_0/LoadEnReg/Q  CoreTimer_0/LoadEnReg_RNISNLHD/A  CoreTimer_0/LoadEnReg_RNISNLHD/Y  CoreTimer_0/PreScale_RNO\[0\]/B  CoreTimer_0/PreScale_RNO\[0\]/Y  CoreTimer_0/PreScale\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_o2\[31\]/B  COREABC_0/UROM.UROM/doins_0_o2\[31\]/Y  COREABC_0/UROM.UROM/doins_0_a4\[31\]/B  COREABC_0/UROM.UROM/doins_0_a4\[31\]/Y  COREABC_0/UROM.INSTR_DATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/un37_SMADDR_I_20/B  COREABC_0/un37_SMADDR_I_20/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/un37_SMADDR_I_26/B  COREABC_0/un37_SMADDR_I_26/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_a2\[12\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/B  COREABC_0/UROM.UROM/doins_i_a2_0\[12\]/Y  COREABC_0/UROM.INSTR_ADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_13/B  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD8  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD9  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD10  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WCLK  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RD11  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/S  CORESPI_0/USPI/UCC/stxs_state_RNIMPJH1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_o2\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_o2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_STKPTRP1_I_17/B  COREABC_0/un1_STKPTRP1_I_17/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNI1H0V\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_o4\[6\]/Y  COREABC_0/UROM.UROM/doins_0_0\[2\]/A  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/A  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_1/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/B  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/B  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/B  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/B  COREABC_0/UROM.UROM/doins_i_a2_0_0\[13\]/Y  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/C  COREABC_0/UROM.UROM/doins_i_a2_0\[13\]/Y  COREABC_0/UROM.INSTR_ADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/un37_SMADDR_I_28/B  COREABC_0/un37_SMADDR_I_28/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_11/A  COREABC_0/un1_STKPTRP1_I_11/Y  COREABC_0/un1_STKPTRP1_I_12/A  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastbit/CLK  CORESPI_0/USPI/UCC/mtx_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxs_txready/CLK  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNIFQ608\[25\]/B  CoreTimer_0/Count_RNIFQ608\[25\]/Y  CoreTimer_0/Count_RNO_0\[27\]/A  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNO_1\[18\]/B  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_8/B  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_8/A  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_6/B  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/UROM.UROM/RAMADDR\[2\]/B  COREABC_0/UROM.UROM/RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/C  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/C  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIVQ551/B  CORESPI_0/USPI/URXF/empty_out_RNIVQ551/Y  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/C  CORESPI_0/USPI/URXF/empty_out_RNI2J7C4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/Y  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/Y  COREABC_0/UROM.INSTR_DATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/iPRDATA_RNO_3\[0\]/C  CoreTimer_0/iPRDATA_RNO_3\[0\]/Y  CoreTimer_0/iPRDATA_RNO_0\[0\]/C  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_consecutive/CLK  CORESPI_0/USPI/UCC/mtx_consecutive/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/B  COREABC_0/UROM.UROM/doins_0_0_a4_0_1\[2\]/Y  COREABC_0/UROM.UROM/doins_0_a4\[28\]/C  COREABC_0/UROM.UROM/doins_0_a4\[28\]/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/A  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[17\]/CLK  CoreTimer_0/Count\[17\]/Q  CoreTimer_0/Count_RNO_1\[18\]/C  CoreTimer_0/Count_RNO_1\[18\]/Y  CoreTimer_0/Count_RNO_0\[18\]/B  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/C  CORESPI_0/USPI/URXF/counter_d_i_0\[2\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[1\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[1\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[1\]/CLK  COREABC_0/UROM.INSTR_CMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_13/C  COREABC_0/un1_STKPTRP1_I_13/Y  COREABC_0/un1_STKPTRP1_I_14/A  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_2\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  CoreTimer_0/IntClr_RNO_0/A  CoreTimer_0/IntClr_RNO_0/Y  CoreTimer_0/IntClr_RNO/C  CoreTimer_0/IntClr_RNO/Y  CoreTimer_0/IntClr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4_1/Y  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_8_0_a4/Y  COREABC_0/UROM.INSTR_SCMD\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_6/A  COREABC_0/un1_STKPTRP1_I_6/Y  COREABC_0/un1_STKPTRP1_I_7/A  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_25_0_a4/Y  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/C  COREABC_0/UROM.UROM/un1_ADDRESS_25_0/Y  COREABC_0/UROM.INSTR_CMD\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB4P81\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/A  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_8/A  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/UROM.UROM/RAMADDR\[3\]/B  COREABC_0/UROM.UROM/RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/B  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4_0/Y  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/A  COREABC_0/UROM.UROM/un1_ADDRESS_7_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m71_1/A  CoreAPB3_0/u_mux_p_to_b3/m71_1/Y  CoreAPB3_0/u_mux_p_to_b3/m71/C  CoreAPB3_0/u_mux_p_to_b3/m71/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_DOISR_0_sqmuxa/Y  COREABC_0/ISR/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNO_2\[21\]/A  CoreTimer_0/Count_RNO_2\[21\]/Y  CoreTimer_0/Count_RNO_0\[21\]/B  CoreTimer_0/Count_RNO_0\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/A  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_13/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_19/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i_a3_0\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/A  COREABC_0/UROM.UROM/doins_0_a2_i_a2\[6\]/Y  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/B  COREABC_0/UROM.UROM/doins_0_a2_i\[6\]/Y  COREABC_0/UROM.INSTR_SLOT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_6/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un37_SMADDR_I_14/B  COREABC_0/un37_SMADDR_I_14/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_2\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_27/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[1\]/CLK  COREABC_0/UROM.INSTR_SLOT\[1\]/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_0/B  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_0/Y  CoreAPB3_0/u_mux_p_to_b3/m7/B  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNIFQA32\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3_0/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/C  COREABC_0/un1_ACCUMULATOR_ICYCLE_1_sqmuxa_1_0_a3/Y  COREABC_0/PENABLEI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0\[32\]/C  COREABC_0/UROM.UROM/doins_0_0\[32\]/Y  COREABC_0/UROM.UROM/doins_0\[32\]/C  COREABC_0/UROM.UROM/doins_0\[32\]/Y  COREABC_0/UROM.INSTR_DATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_8/C  COREABC_0/un1_STKPTRP1_I_8/Y  COREABC_0/un1_STKPTRP1_I_9/A  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[29\]/CLK  CoreTimer_0/Count\[29\]/Q  CoreTimer_0/Count_RNI5IVI\[29\]/A  CoreTimer_0/Count_RNI5IVI\[29\]/Y  CoreTimer_0/Count_RNO_0\[30\]/A  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i_a3\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_i\[5\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/B  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1_0\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIM2VH3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[0\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_16/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_31/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_11/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/S  COREABC_0/UROM.UROM/SMADDR_21_0\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/A  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD_0\[1\]/CLK  COREABC_0/UROM.INSTR_CMD_0\[1\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/S  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_6/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_8/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/A  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNO_2\[7\]/A  CoreTimer_0/Count_RNO_2\[7\]/Y  CoreTimer_0/Count_RNO_1\[7\]/B  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[5\]/CLK  CoreTimer_0/PreScale\[5\]/Q  CoreTimer_0/PreScale_RNI3JS3\[5\]/B  CoreTimer_0/PreScale_RNI3JS3\[5\]/Y  CoreTimer_0/PreScale_RNO_0\[7\]/B  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/A  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[5\]/CLK  COREABC_0/ZREGISTER\[5\]/Q  COREABC_0/un17_ZREGISTER_m16/A  COREABC_0/un17_ZREGISTER_m16/Y  COREABC_0/un17_ZREGISTER_m32/B  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[11\]/CLK  COREABC_0/SMADDR\[11\]/Q  COREABC_0/un37_SMADDR_I_32/B  COREABC_0/un37_SMADDR_I_32/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_SUM2/A  CORESPI_0/USPI/UCC/tmp_1_SUM2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI4NH21\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[0\]/Y  COREABC_0/SMADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[7\]/CLK  COREABC_0/STKPTR\[7\]/Q  COREABC_0/un1_STKPTRP1_I_20/B  COREABC_0/un1_STKPTRP1_I_20/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/B  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i_a2_1\[0\]/Y  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_i\[0\]/Y  COREABC_0/ICYCLE\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/B  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0_x2/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_4/B  CoreTimer_0/CountPulse_RNO_4/Y  CoreTimer_0/CountPulse_RNO_1/A  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRA1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRB1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0_PADDR_M_RNIVLR2\[3\]/A  COREABC_0_PADDR_M_RNIVLR2\[3\]/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRB1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_6/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_25/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0_x2/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_4/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_1/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i_a3_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i_1\[5\]/Y  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/C  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[3\]/CLK  COREABC_0/STKPTR\[3\]/Q  COREABC_0/un1_STKPTRP1_I_9/B  COREABC_0/un1_STKPTRP1_I_9/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n3_0/Y  COREABC_0/STKPTR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNO_0\[15\]/A  CoreTimer_0/Count_RNO_0\[15\]/Y  CoreTimer_0/Count_RNO\[15\]/A  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/Y  COREABC_0/DOISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/B  CoreTimer_0/CtrlReg_RNI9LMM\[1\]/Y  COREABC_0/un1_ACCUMULATOR_ISR4/A  COREABC_0/un1_ACCUMULATOR_ISR4/Y  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/Y  COREABC_0/DOISR_0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNO_0\[22\]/A  CoreTimer_0/Count_RNO_0\[22\]/Y  CoreTimer_0/Count_RNO\[22\]/A  CoreTimer_0/Count_RNO\[22\]/Y  CoreTimer_0/Count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_CMD\[0\]/CLK  COREABC_0/UROM.INSTR_CMD\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/B  COREABC_0/un1_ACCUMULATOR_STBRAM_0_sqmuxa_m_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/C  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21_1\[2\]/Y  COREABC_0/UROM.UROM/SMADDR_21\[2\]/B  COREABC_0/UROM.UROM/SMADDR_21\[2\]/Y  COREABC_0/SMADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[8\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[8\]/Y  COREABC_0/SMADDR\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[10\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[10\]/Y  COREABC_0/SMADDR\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[11\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[11\]/Y  COREABC_0/SMADDR\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[1\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[1\]/Y  COREABC_0/SMADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[4\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[4\]/Y  COREABC_0/SMADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[6\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[6\]/Y  COREABC_0/SMADDR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[7\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[7\]/Y  COREABC_0/SMADDR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21_1\[9\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/B  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[9\]/Y  COREABC_0/SMADDR\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[8\]/CLK  CoreTimer_0/PreScale\[8\]/Q  CoreTimer_0/PreScale_RNIIAR5\[8\]/A  CoreTimer_0/PreScale_RNIIAR5\[8\]/Y  CoreTimer_0/CountPulse_RNO_1/C  CoreTimer_0/CountPulse_RNO_1/Y  CoreTimer_0/CountPulse_RNO/B  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[20\]/CLK  CoreTimer_0/Count\[20\]/Q  CoreTimer_0/Count_RNO_1\[20\]/A  CoreTimer_0/Count_RNO_1\[20\]/Y  CoreTimer_0/Count_RNO_0\[20\]/B  CoreTimer_0/Count_RNO_0\[20\]/Y  CoreTimer_0/Count_RNO\[20\]/A  CoreTimer_0/Count_RNO\[20\]/Y  CoreTimer_0/Count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIS7CT\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_5/B  COREABC_0/un1_STKPTRP1_I_5/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m7_1/B  CoreAPB3_0/u_mux_p_to_b3/m7_1/Y  CoreAPB3_0/u_mux_p_to_b3/m7/A  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/B  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/C  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNI734U\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_txzeros/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/RawTimInt/CLK  CoreTimer_0/RawTimInt/Q  CoreTimer_0/iPRDATA_RNO_4\[0\]/B  CoreTimer_0/iPRDATA_RNO_4\[0\]/Y  CoreTimer_0/iPRDATA_RNO_1\[0\]/A  CoreTimer_0/iPRDATA_RNO_1\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/B  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNO_0\[12\]/A  CoreTimer_0/Count_RNO_0\[12\]/Y  CoreTimer_0/Count_RNO\[12\]/A  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNO_0\[17\]/A  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNO_0\[24\]/A  CoreTimer_0/Count_RNO_0\[24\]/Y  CoreTimer_0/Count_RNO\[24\]/A  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNO_0\[2\]/A  CoreTimer_0/Count_RNO_0\[2\]/Y  CoreTimer_0/Count_RNO\[2\]/A  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/iPRDATA_RNO_3\[1\]/C  CoreTimer_0/iPRDATA_RNO_3\[1\]/Y  CoreTimer_0/iPRDATA_RNO_0\[1\]/C  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[2\]/CLK  CoreTimer_0/TimerPre\[2\]/Q  CoreTimer_0/iPRDATA_RNO_3\[2\]/C  CoreTimer_0/iPRDATA_RNO_3\[2\]/Y  CoreTimer_0/iPRDATA_RNO_0\[2\]/C  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOl0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOl0/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNIPF2P/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/B  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/B  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/iPRDATA_RNO_1\[3\]/C  CoreTimer_0/iPRDATA_RNO_1\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/B  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_STKPTRP1_I_12/B  COREABC_0/un1_STKPTRP1_I_12/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2_0_0\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2_0_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a2\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIFR42\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[8\]/CLK  CoreTimer_0/PreScale\[8\]/Q  CoreTimer_0/CountPulse_RNO_3/B  CoreTimer_0/CountPulse_RNO_3/Y  CoreTimer_0/CountPulse_RNO_0/A  CoreTimer_0/CountPulse_RNO_0/Y  CoreTimer_0/CountPulse_RNO/A  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[0\]/Y  CORESPI_0/USPI/UCC/spi_ssel_pos/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/m71_1/B  CoreAPB3_0/u_mux_p_to_b3/m71_1/Y  CoreAPB3_0/u_mux_p_to_b3/m71/C  CoreAPB3_0/u_mux_p_to_b3/m71/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_9/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/PENABLEI/CLK  COREABC_0/PENABLEI/Q  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_0/A  CoreAPB3_0/u_mux_p_to_b3/m26_a0_3_0/Y  CoreAPB3_0/u_mux_p_to_b3/m7/B  CoreAPB3_0/u_mux_p_to_b3/m7/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKA  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_0_a4\[28\]/B  COREABC_0/UROM.UROM/doins_0_a4\[28\]/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNIOA73\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNINAAE1\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNO_0\[10\]/A  CoreTimer_0/Count_RNO_0\[10\]/Y  CoreTimer_0/Count_RNO\[10\]/A  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNO_0\[29\]/A  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNO_1\[1\]/A  CoreTimer_0/Count_RNO_1\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/B  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_STKPTRP1_I_5/B  COREABC_0/un1_STKPTRP1_I_5/Y  COREABC_0/UROM.UROM/RAMADDR\[1\]/A  COREABC_0/UROM.UROM/RAMADDR\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNO_0\[3\]/B  CoreTimer_0/Count_RNO_0\[3\]/Y  CoreTimer_0/Count_RNO\[3\]/A  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNO_0\[5\]/B  CoreTimer_0/Count_RNO_0\[5\]/Y  CoreTimer_0/Count_RNO\[5\]/A  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0_x2/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR/CLK  COREABC_0/DOISR/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/A  COREABC_0/UROM.UROM/RAMWDATA_0\[0\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[0\]/B  COREABC_0/UROM.UROM/RAMWDATA\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_lastbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_midbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_checkorun/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_dataerr/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/Count_RNO_0\[4\]/A  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/Count_RNO_0\[6\]/A  CoreTimer_0/Count_RNO_0\[6\]/Y  CoreTimer_0/Count_RNO\[6\]/A  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_STKPTRP1_I_5/A  COREABC_0/un1_STKPTRP1_I_5/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNO_0\[2\]/B  CoreTimer_0/Count_RNO_0\[2\]/Y  CoreTimer_0/Count_RNO\[2\]/A  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/tmp_1_SUM2/B  CORESPI_0/USPI/UCC/tmp_1_SUM2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_SUM2/A  CORESPI_0/USPI/UCC/tmp_1_SUM2/Y  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[1\]/CLK  CoreTimer_0/TimerPre\[1\]/Q  CoreTimer_0/TimerPre_RNIHKUR\[1\]/B  CoreTimer_0/TimerPre_RNIHKUR\[1\]/Y  CoreTimer_0/CountPulse_RNO_2/B  CoreTimer_0/CountPulse_RNO_2/Y  CoreTimer_0/CountPulse_RNO/S  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_STKPTRP1_I_7/B  COREABC_0/un1_STKPTRP1_I_7/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[5\]/CLK  COREABC_0/STKPTR\[5\]/Q  COREABC_0/un1_STKPTRP1_I_14/B  COREABC_0/un1_STKPTRP1_I_14/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n5_0/Y  COREABC_0/STKPTR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_7/Y  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_10/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_12/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_23/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[8\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_17/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_26/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[9\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/B  COREABC_0/UROM.UROM/un1_ADDRESS_9_0_a4/Y  COREABC_0/UROM.INSTR_DATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doinsw10_0_0_a4/B  COREABC_0/UROM.UROM/doinsw10_0_0_a4/Y  COREABC_0/UROM.INSTR_ADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNO_0\[8\]/A  CoreTimer_0/Count_RNO_0\[8\]/Y  CoreTimer_0/Count_RNO\[8\]/A  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_busy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[1\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[1\]/B  COREABC_0/UROM.UROM/RAMWDATA\[1\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[7\]/B  COREABC_0/UROM.UROM/RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[4\]/B  COREABC_0/UROM.UROM/RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[2\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[2\]/B  COREABC_0/UROM.UROM/RAMWDATA\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNO_0\[27\]/B  CoreTimer_0/Count_RNO_0\[27\]/Y  CoreTimer_0/Count_RNO\[27\]/A  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/C  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/iPRDATA_RNO_1\[1\]/C  CoreTimer_0/iPRDATA_RNO_1\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/B  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[16\]/CLK  CoreTimer_0/Count\[16\]/Q  CoreTimer_0/Count_RNO_0\[16\]/B  CoreTimer_0/Count_RNO_0\[16\]/Y  CoreTimer_0/Count_RNO\[16\]/A  CoreTimer_0/Count_RNO\[16\]/Y  CoreTimer_0/Count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[14\]/CLK  CoreTimer_0/Count\[14\]/Q  CoreTimer_0/Count_RNO_0\[14\]/B  CoreTimer_0/Count_RNO_0\[14\]/Y  CoreTimer_0/Count_RNO\[14\]/A  CoreTimer_0/Count_RNO\[14\]/Y  CoreTimer_0/Count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[3\]/CLK  CoreTimer_0/TimerPre\[3\]/Q  CoreTimer_0/CountPulse_RNO_2/C  CoreTimer_0/CountPulse_RNO_2/Y  CoreTimer_0/CountPulse_RNO/S  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_7/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_14/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_28/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[10\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_20/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[7\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/B  CORESPI_0/USPI/UTXF/empty_out_RNI74MJ1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[1\]/CLK  COREABC_0/STKPTR\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0_x2/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n1_0/Y  COREABC_0/STKPTR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNI3P0L\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID5UV\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0\[26\]/C  COREABC_0/UROM.UROM/doins_0\[26\]/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNID4AD\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/S  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/DOISR_0/CLK  COREABC_0/DOISR_0/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/S  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/iPRDATA_RNO_0\[7\]/C  CoreTimer_0/iPRDATA_RNO_0\[7\]/Y  CoreTimer_0/iPRDATA_RNO\[7\]/C  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[5\]/CLK  CoreTimer_0/Count\[5\]/Q  CoreTimer_0/iPRDATA_RNO_0\[5\]/C  CoreTimer_0/iPRDATA_RNO_0\[5\]/Y  CoreTimer_0/iPRDATA_RNO\[5\]/C  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/iPRDATA_RNO_1\[2\]/C  CoreTimer_0/iPRDATA_RNO_1\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/B  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[3\]/CLK  COREABC_0/SMADDR\[3\]/Q  COREABC_0/UROM.UROM/doins_0_a4\[28\]/A  COREABC_0/UROM.UROM/doins_0_a4\[28\]/Y  COREABC_0/UROM.INSTR_DATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[15\]/CLK  CoreTimer_0/Count\[15\]/Q  CoreTimer_0/Count_RNO_0\[15\]/C  CoreTimer_0/Count_RNO_0\[15\]/Y  CoreTimer_0/Count_RNO\[15\]/A  CoreTimer_0/Count_RNO\[15\]/Y  CoreTimer_0/Count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[2\]/CLK  COREABC_0/UROM.INSTR_ADDR\[2\]/Q  COREABC_0/UROM.UROM/RAMADDR\[2\]/A  COREABC_0/UROM.UROM/RAMADDR\[2\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/B  COREABC_0/un1_ACCUMULATOR_STBACCUM_4_iv/Y  COREABC_0/STBACCUM/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[7\]/CLK  CoreTimer_0/Count\[7\]/Q  CoreTimer_0/Count_RNO_0\[7\]/B  CoreTimer_0/Count_RNO_0\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/A  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[6\]/CLK  CoreTimer_0/PreScale\[6\]/Q  CoreTimer_0/PreScale_RNO_0\[7\]/A  CoreTimer_0/PreScale_RNO_0\[7\]/Y  CoreTimer_0/PreScale_RNO\[7\]/A  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/C  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNO/C  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[4\]/CLK  COREABC_0/STKPTR\[4\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n4_0/Y  COREABC_0/STKPTR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/B  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0\[26\]/A  COREABC_0/UROM.UROM/doins_0\[26\]/Y  COREABC_0/UROM.INSTR_DATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[1\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[21\]/CLK  CoreTimer_0/Count\[21\]/Q  CoreTimer_0/Count_RNO_1\[21\]/B  CoreTimer_0/Count_RNO_1\[21\]/Y  CoreTimer_0/Count_RNO\[21\]/B  CoreTimer_0/Count_RNO\[21\]/Y  CoreTimer_0/Count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_STBFLAG_5/B  COREABC_0/un1_ACCUMULATOR_STBFLAG_5/Y  COREABC_0/STBFLAG/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_5/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/iPRDATA_RNO_0\[6\]/C  CoreTimer_0/iPRDATA_RNO_0\[6\]/Y  CoreTimer_0/iPRDATA_RNO\[6\]/C  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[4\]/CLK  CoreTimer_0/Count\[4\]/Q  CoreTimer_0/iPRDATA_RNO_0\[4\]/C  CoreTimer_0/iPRDATA_RNO_0\[4\]/Y  CoreTimer_0/iPRDATA_RNO\[4\]/C  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0_0\[2\]/B  COREABC_0/UROM.UROM/doins_0_0\[2\]/Y  COREABC_0/UROM.INSTR_CMD\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/S  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/B  CORESPI_0/USPI/UTXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/B  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[3\]/CLK  CoreTimer_0/Count\[3\]/Q  CoreTimer_0/iPRDATA_RNO_0\[3\]/C  CoreTimer_0/iPRDATA_RNO_0\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/A  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SCMD\[1\]/CLK  COREABC_0/UROM.INSTR_SCMD\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/A  COREABC_0/un1_ACCUMULATOR_un1_DOISR_0_sqmuxa/Y  COREABC_0/ISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_2/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0_o3/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/S  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/A  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/Y  CORESPI_0/USPI/UCC/stxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_3/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[30\]/CLK  CoreTimer_0/Count\[30\]/Q  CoreTimer_0/Count_RNO_0\[31\]/C  CoreTimer_0/Count_RNO_0\[31\]/Y  CoreTimer_0/Count_RNO\[31\]/A  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_0_x2\[1\]/B  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_0_x2\[1\]/Y  COREABC_0/ICYCLE\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk1.RXRDY/CLK  CoreUARTapb_0/CUARTlOlI/genblk1.RXRDY/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_3\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO10/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO10/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_3\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_3\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTOl0l/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTOl0l/Q  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_3\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/empty_out_RNO/C  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21_0\[3\]/Y  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/A  COREABC_0/un1_ACCUMULATOR_SMADDR_21\[3\]/Y  COREABC_0/SMADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[2\]/CLK  COREABC_0/STKPTR\[2\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/C  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0_x2/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n2_0/Y  COREABC_0/STKPTR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNIBUIS\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/A  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/Y  CORESPI_0/USPI/UCC/stxs_direct/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[11\]/CLK  CoreTimer_0/Count\[11\]/Q  CoreTimer_0/Count_RNO_0\[11\]/A  CoreTimer_0/Count_RNO_0\[11\]/Y  CoreTimer_0/Count_RNO\[11\]/A  CoreTimer_0/Count_RNO\[11\]/Y  CoreTimer_0/Count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[13\]/CLK  CoreTimer_0/Count\[13\]/Q  CoreTimer_0/Count_RNO_0\[13\]/A  CoreTimer_0/Count_RNO_0\[13\]/Y  CoreTimer_0/Count_RNO\[13\]/A  CoreTimer_0/Count_RNO\[13\]/Y  CoreTimer_0/Count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[9\]/CLK  CoreTimer_0/PreScale\[9\]/Q  CoreTimer_0/CountPulse_RNO_3/A  CoreTimer_0/CountPulse_RNO_3/Y  CoreTimer_0/CountPulse_RNO_0/A  CoreTimer_0/CountPulse_RNO_0/Y  CoreTimer_0/CountPulse_RNO/A  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[6\]/CLK  COREABC_0/STKPTR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0_a3_1/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n6_0/Y  COREABC_0/STKPTR\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/A  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[2\]/CLK  COREABC_0/SMADDR\[2\]/Q  COREABC_0/UROM.UROM/doins_0\[27\]/A  COREABC_0/UROM.UROM/doins_0\[27\]/Y  COREABC_0/UROM.INSTR_DATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0\[32\]/A  COREABC_0/UROM.UROM/doins_0\[32\]/Y  COREABC_0/UROM.INSTR_DATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[0\]/CLK  COREABC_0/SMADDR\[0\]/Q  COREABC_0/UROM.UROM/doins_0\[30\]/A  COREABC_0/UROM.UROM/doins_0\[30\]/Y  COREABC_0/UROM.INSTR_DATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/A  CORESPI_0/USPI/UCC/un1_stxs_bitsel_3_I_8/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[19\]/CLK  CoreTimer_0/Count\[19\]/Q  CoreTimer_0/Count_RNO_0\[19\]/A  CoreTimer_0/Count_RNO_0\[19\]/Y  CoreTimer_0/Count_RNO\[19\]/A  CoreTimer_0/Count_RNO\[19\]/Y  CoreTimer_0/Count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[2\]/CLK  CoreTimer_0/CtrlReg\[2\]/Q  CoreTimer_0/iPRDATA_RNO_0\[2\]/B  CoreTimer_0/iPRDATA_RNO_0\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/A  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/A  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[1\]/CLK  CoreTimer_0/Count\[1\]/Q  CoreTimer_0/Count_RNO_2\[1\]/B  CoreTimer_0/Count_RNO_2\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/C  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/TimerPre\[0\]/CLK  CoreTimer_0/TimerPre\[0\]/Q  CoreTimer_0/CountPulse_RNO_2/A  CoreTimer_0/CountPulse_RNO_2/Y  CoreTimer_0/CountPulse_RNO/S  CoreTimer_0/CountPulse_RNO/Y  CoreTimer_0/CountPulse/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/C  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/Y  COREABC_0/DOISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/Q  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_2\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/A  COREABC_0/un1_ACCUMULATOR_RAMADDR_i\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR5  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/Count\[6\]/CLK  CoreTimer_0/Count\[6\]/Q  CoreTimer_0/Count_RNO_0\[6\]/C  CoreTimer_0/Count_RNO_0\[6\]/Y  CoreTimer_0/Count_RNO\[6\]/A  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[2\]/CLK  CoreTimer_0/Count\[2\]/Q  CoreTimer_0/Count_RNO_0\[2\]/C  CoreTimer_0/Count_RNO_0\[2\]/Y  CoreTimer_0/Count_RNO\[2\]/A  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[4\]/CLK  CoreTimer_0/Count\[4\]/Q  CoreTimer_0/Count_RNO_0\[4\]/C  CoreTimer_0/Count_RNO_0\[4\]/Y  CoreTimer_0/Count_RNO\[4\]/A  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/S  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_32/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[11\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/B  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/Y  CORESPI_0/USPI/UCC/stx_async_reset_ok/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[1\]/CLK  COREABC_0/SMADDR\[1\]/Q  COREABC_0/UROM.UROM/doins_i\[29\]/B  COREABC_0/UROM.UROM/doins_i\[29\]/Y  COREABC_0/UROM.INSTR_DATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[9\]/CLK  CoreTimer_0/Count\[9\]/Q  CoreTimer_0/Count_RNO_0\[9\]/A  CoreTimer_0/Count_RNO_0\[9\]/Y  CoreTimer_0/Count_RNO\[9\]/A  CoreTimer_0/Count_RNO\[9\]/Y  CoreTimer_0/Count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[28\]/CLK  CoreTimer_0/Count\[28\]/Q  CoreTimer_0/Count_RNO_0\[28\]/A  CoreTimer_0/Count_RNO_0\[28\]/Y  CoreTimer_0/Count_RNO\[28\]/A  CoreTimer_0/Count_RNO\[28\]/Y  CoreTimer_0/Count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[12\]/CLK  CoreTimer_0/Count\[12\]/Q  CoreTimer_0/Count_RNO_0\[12\]/C  CoreTimer_0/Count_RNO_0\[12\]/Y  CoreTimer_0/Count_RNO\[12\]/A  CoreTimer_0/Count_RNO\[12\]/Y  CoreTimer_0/Count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[17\]/CLK  CoreTimer_0/Count\[17\]/Q  CoreTimer_0/Count_RNO_0\[17\]/C  CoreTimer_0/Count_RNO_0\[17\]/Y  CoreTimer_0/Count_RNO\[17\]/A  CoreTimer_0/Count_RNO\[17\]/Y  CoreTimer_0/Count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[22\]/CLK  CoreTimer_0/Count\[22\]/Q  CoreTimer_0/Count_RNO_0\[22\]/C  CoreTimer_0/Count_RNO_0\[22\]/Y  CoreTimer_0/Count_RNO\[22\]/A  CoreTimer_0/Count_RNO\[22\]/Y  CoreTimer_0/Count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[24\]/CLK  CoreTimer_0/Count\[24\]/Q  CoreTimer_0/Count_RNO_0\[24\]/C  CoreTimer_0/Count_RNO_0\[24\]/Y  CoreTimer_0/Count_RNO\[24\]/A  CoreTimer_0/Count_RNO\[24\]/Y  CoreTimer_0/Count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[6\]/CLK  COREABC_0/ZREGISTER\[6\]/Q  COREABC_0/un17_ZREGISTER_m32/A  COREABC_0/un17_ZREGISTER_m32/Y  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/C  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[4\]/CLK  COREABC_0/UROM.INSTR_ADDR\[4\]/Q  COREABC_0/UROM.UROM/RAMADDR\[4\]/A  COREABC_0/UROM.UROM/RAMADDR\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR4  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_SLOT\[0\]/CLK  COREABC_0/UROM.INSTR_SLOT\[0\]/Q  CoreAPB3_0/u_mux_p_to_b3/m71/B  CoreAPB3_0/u_mux_p_to_b3/m71/Y  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/BLKB  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/EMPTY  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_alldone/CLK  CORESPI_0/USPI/UCC/mtx_alldone/Q  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[4\]/CLK  COREABC_0/SMADDR\[4\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[4\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[4\]/B  COREABC_0/UROM.UROM/RAMWDATA\[4\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[6\]/CLK  COREABC_0/SMADDR\[6\]/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[6\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[6\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/C  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[8\]/CLK  COREABC_0/SMADDR\[8\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[8\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[8\]/A  COREABC_0/UROM.UROM/RAMWDATA\[8\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD8  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/C  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[5\]/CLK  COREABC_0/SMADDR\[5\]/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[5\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[5\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[7\]/CLK  COREABC_0/SMADDR\[7\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[7\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[7\]/B  COREABC_0/UROM.UROM/RAMWDATA\[7\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREABC_0/STBACCUM/CLK  COREABC_0/STBACCUM/Q  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/C  COREABC_0/un1_ACCUMULATOR_ACCUMULATOR4/Y  COREABC_0/ACCUMULATOR\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[7\]/CLK  COREABC_0/STKPTR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/A  COREABC_0/un1_ACCUMULATOR_STKPTR_52_i/Y  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/B  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI0BEN\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_midbit_RNO/B  CORESPI_0/USPI/UCC/mtx_midbit_RNO/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[18\]/CLK  CoreTimer_0/Count\[18\]/Q  CoreTimer_0/Count_RNO_0\[18\]/A  CoreTimer_0/Count_RNO_0\[18\]/Y  CoreTimer_0/Count_RNO\[18\]/A  CoreTimer_0/Count_RNO\[18\]/Y  CoreTimer_0/Count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[9\]/CLK  COREABC_0/SMADDR\[9\]/Q  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/B  COREABC_0/UROM.UROM/RAMWDATA_0\[9\]/Y  COREABC_0/UROM.UROM/RAMWDATA\[9\]/A  COREABC_0/UROM.UROM/RAMWDATA\[9\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/DOJMP_RNO/A  COREABC_0/DOJMP_RNO/Y  COREABC_0/DOJMP/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/C  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[1\]/A  CORESPI_0/USPI/URF/int_raw_RNO_1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[1\]/CLK  CoreTimer_0/CtrlReg\[1\]/Q  CoreTimer_0/iPRDATA_RNO_0\[1\]/B  CoreTimer_0/iPRDATA_RNO_0\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/A  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/ICYCLE_RNI1SLC\[0\]/A  COREABC_0/ICYCLE_RNI1SLC\[0\]/Y  COREABC_0/DOISR/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/ICYCLE_RNI1SLC\[0\]/A  COREABC_0/ICYCLE_RNI1SLC\[0\]/Y  COREABC_0/DOISR_0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/B  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_8/Y  COREABC_0/DOISR/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_alldone/CLK  CORESPI_0/USPI/UCC/mtx_alldone/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO_1\[0\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/C  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[2\]/CLK  CoreTimer_0/PreScale\[2\]/Q  CoreTimer_0/PreScale_RNO_0\[2\]/A  CoreTimer_0/PreScale_RNO_0\[2\]/Y  CoreTimer_0/PreScale_RNO\[2\]/A  CoreTimer_0/PreScale_RNO\[2\]/Y  CoreTimer_0/PreScale\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[10\]/CLK  CoreTimer_0/Count\[10\]/Q  CoreTimer_0/Count_RNO_0\[10\]/C  CoreTimer_0/Count_RNO_0\[10\]/Y  CoreTimer_0/Count_RNO\[10\]/A  CoreTimer_0/Count_RNO\[10\]/Y  CoreTimer_0/Count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[29\]/CLK  CoreTimer_0/Count\[29\]/Q  CoreTimer_0/Count_RNO_0\[29\]/C  CoreTimer_0/Count_RNO_0\[29\]/Y  CoreTimer_0/Count_RNO\[29\]/A  CoreTimer_0/Count_RNO\[29\]/Y  CoreTimer_0/Count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[30\]/CLK  CoreTimer_0/Count\[30\]/Q  CoreTimer_0/Count_RNO_0\[30\]/C  CoreTimer_0/Count_RNO_0\[30\]/Y  CoreTimer_0/Count_RNO\[30\]/A  CoreTimer_0/Count_RNO\[30\]/Y  CoreTimer_0/Count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[10\]/CLK  COREABC_0/SMADDR\[10\]/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[10\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[10\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD0  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD1  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD2  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD3  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD4  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD5  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD6  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD7  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD0  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD1  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD2  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD3  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD4  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD5  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD6  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WCLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/RD7  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/un3_CUARTO0_I_35/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[12\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[0\]/CLK  COREABC_0/ICYCLE\[0\]/Q  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_0_x2\[1\]/A  COREABC_0/un1_ACCUMULATOR_ICYCLE_ns_0_x2\[1\]/Y  COREABC_0/ICYCLE\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/A  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/Y  CORESPI_0/USPI/UCC/txfifo_davailable/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[2\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/Q  CORESPI_0/USPI/UCC/tmp_1_SUM2/C  CORESPI_0/USPI/UCC/tmp_1_SUM2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTll0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n0_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n0_0/Y  COREABC_0/STKPTR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/DOJMP/CLK  COREABC_0/DOJMP/Q  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/A  COREABC_0/UROM.UROM/SMADDR_21_i\[5\]/Y  COREABC_0/SMADDR\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_alldone/CLK  CORESPI_0/USPI/UCC/mtx_alldone/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ICYCLE\[1\]/CLK  COREABC_0/ICYCLE\[1\]/Q  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/A  COREABC_0/un1_ACCUMULATOR_un1_ICYCLE_11/Y  COREABC_0/DOJMP/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_to_logic18/B  COREABC_0/un1_ACCUMULATOR_to_logic18/Y  COREABC_0/ISR_ACCUM_NEG/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_to_logic18/B  COREABC_0/un1_ACCUMULATOR_to_logic18/Y  COREABC_0/ISR_ACCUM_ZERO/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/CountIsZeroReg/CLK  CoreTimer_0/CountIsZeroReg/Q  CoreTimer_0/RawTimInt_RNO_0/B  CoreTimer_0/RawTimInt_RNO_0/Y  CoreTimer_0/RawTimInt_RNO/B  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[0\]/CLK  CoreTimer_0/Load\[0\]/Q  CoreTimer_0/iPRDATA_RNO_2\[0\]/A  CoreTimer_0/iPRDATA_RNO_2\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/C  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[1\]/CLK  CoreTimer_0/Load\[1\]/Q  CoreTimer_0/iPRDATA_RNO_2\[1\]/A  CoreTimer_0/iPRDATA_RNO_2\[1\]/Y  CoreTimer_0/iPRDATA_RNO\[1\]/C  CoreTimer_0/iPRDATA_RNO\[1\]/Y  CoreTimer_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[2\]/CLK  CoreTimer_0/Load\[2\]/Q  CoreTimer_0/iPRDATA_RNO_2\[2\]/A  CoreTimer_0/iPRDATA_RNO_2\[2\]/Y  CoreTimer_0/iPRDATA_RNO\[2\]/C  CoreTimer_0/iPRDATA_RNO\[2\]/Y  CoreTimer_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[3\]/CLK  CoreTimer_0/Load\[3\]/Q  CoreTimer_0/iPRDATA_RNO_2\[3\]/A  CoreTimer_0/iPRDATA_RNO_2\[3\]/Y  CoreTimer_0/iPRDATA_RNO\[3\]/C  CoreTimer_0/iPRDATA_RNO\[3\]/Y  CoreTimer_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI752I\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI752I\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_midbit_RNO/A  CORESPI_0/USPI/UCC/mtx_midbit_RNO/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[0\]/CLK  CoreTimer_0/Count\[0\]/Q  CoreTimer_0/Count_RNO\[0\]/B  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/A  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/Y  CORESPI_0/USPI/UCC/stx_async_reset_ok/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[23\]/CLK  CoreTimer_0/Count\[23\]/Q  CoreTimer_0/Count_RNO\[23\]/B  CoreTimer_0/Count_RNO\[23\]/Y  CoreTimer_0/Count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[1\]/CLK  COREABC_0/ZREGISTER\[1\]/Q  COREABC_0/un17_ZREGISTER_m28/B  COREABC_0/un17_ZREGISTER_m28/Y  COREABC_0/ZREGISTER\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_midbit/CLK  CORESPI_0/USPI/UCC/mtx_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/B  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/Y  CORESPI_0/USPI/UCC/msrxp_pktend/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO_0\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/RAMADDR\[0\]/B  COREABC_0/UROM.UROM/RAMADDR\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[0\]/CLK  COREABC_0/STKPTR\[0\]/Q  COREABC_0/UROM.UROM/RAMADDR\[0\]/B  COREABC_0/UROM.UROM/RAMADDR\[0\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/data_rx_q2/CLK  CORESPI_0/USPI/UCC/data_rx_q2/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/A  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNO/C  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/C  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[25\]/CLK  CoreTimer_0/Count\[25\]/Q  CoreTimer_0/Count_RNO\[25\]/B  CoreTimer_0/Count_RNO\[25\]/Y  CoreTimer_0/Count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[26\]/CLK  CoreTimer_0/Count\[26\]/Q  CoreTimer_0/Count_RNO\[26\]/B  CoreTimer_0/Count_RNO\[26\]/Y  CoreTimer_0/Count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNO\[1\]/B  CoreTimer_0/PreScale_RNO\[1\]/Y  CoreTimer_0/PreScale\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[4\]/CLK  CoreTimer_0/PreScale\[4\]/Q  CoreTimer_0/PreScale_RNO\[4\]/B  CoreTimer_0/PreScale_RNO\[4\]/Y  CoreTimer_0/PreScale\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[6\]/CLK  CoreTimer_0/PreScale\[6\]/Q  CoreTimer_0/PreScale_RNO\[6\]/B  CoreTimer_0/PreScale_RNO\[6\]/Y  CoreTimer_0/PreScale\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI752I\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI752I\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIlIl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/SMADDR\[11\]/CLK  COREABC_0/SMADDR\[11\]/Q  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/B  COREABC_0/un1_ACCUMULATOR_RAMWDATA_0\[11\]/Y  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/A  COREABC_0/un1_ACCUMULATOR_RAMWDATA\[11\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[7\]/CLK  CoreTimer_0/Load\[7\]/Q  CoreTimer_0/Count_RNO_1\[7\]/A  CoreTimer_0/Count_RNO_1\[7\]/Y  CoreTimer_0/Count_RNO\[7\]/C  CoreTimer_0/Count_RNO\[7\]/Y  CoreTimer_0/Count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/A  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/RawTimInt/CLK  CoreTimer_0/RawTimInt/Q  CoreTimer_0/RawTimInt_RNO/A  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/B  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[1\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[0\]/CLK  CoreUARTapb_0/CUARTl0OI\[0\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[1\]/CLK  CoreUARTapb_0/CUARTl0OI\[1\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[2\]/CLK  CoreUARTapb_0/CUARTl0OI\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[3\]/CLK  CoreUARTapb_0/CUARTl0OI\[3\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[4\]/CLK  CoreUARTapb_0/CUARTl0OI\[4\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[5\]/CLK  CoreUARTapb_0/CUARTl0OI\[5\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[6\]/CLK  CoreUARTapb_0/CUARTl0OI\[6\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTl0OI\[7\]/CLK  CoreUARTapb_0/CUARTl0OI\[7\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[0\]/CLK  CoreUARTapb_0/CUARTO1OI\[0\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[0\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[0\]/B  CoreUARTapb_0/CUARTOOII_RNO\[0\]/Y  CoreUARTapb_0/CUARTOOII\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[1\]/CLK  CoreUARTapb_0/CUARTO1OI\[1\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[1\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[1\]/B  CoreUARTapb_0/CUARTOOII_RNO\[1\]/Y  CoreUARTapb_0/CUARTOOII\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[2\]/CLK  CoreUARTapb_0/CUARTO1OI\[2\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[2\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[2\]/B  CoreUARTapb_0/CUARTOOII_RNO\[2\]/Y  CoreUARTapb_0/CUARTOOII\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[3\]/CLK  CoreUARTapb_0/CUARTO1OI\[3\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[3\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[3\]/B  CoreUARTapb_0/CUARTOOII_RNO\[3\]/Y  CoreUARTapb_0/CUARTOOII\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[4\]/CLK  CoreUARTapb_0/CUARTO1OI\[4\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[4\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[4\]/B  CoreUARTapb_0/CUARTOOII_RNO\[4\]/Y  CoreUARTapb_0/CUARTOOII\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[5\]/CLK  CoreUARTapb_0/CUARTO1OI\[5\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/B  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[6\]/CLK  CoreUARTapb_0/CUARTO1OI\[6\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/B  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTO1OI\[7\]/CLK  CoreUARTapb_0/CUARTO1OI\[7\]/Q  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO_1\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/B  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[1\]/CLK  CoreTimer_0/Load\[1\]/Q  CoreTimer_0/Count_RNO_2\[1\]/A  CoreTimer_0/Count_RNO_2\[1\]/Y  CoreTimer_0/Count_RNO\[1\]/C  CoreTimer_0/Count_RNO\[1\]/Y  CoreTimer_0/Count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/Q  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[5\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[5\]/A  CoreUARTapb_0/CUARTOOII_RNO\[5\]/Y  CoreUARTapb_0/CUARTOOII\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/Q  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[6\]/A  CoreUARTapb_0/CUARTOOII_RNO\[6\]/Y  CoreUARTapb_0/CUARTOOII\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/Q  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO_0\[7\]/Y  CoreUARTapb_0/CUARTOOII_RNO\[7\]/A  CoreUARTapb_0/CUARTOOII_RNO\[7\]/Y  CoreUARTapb_0/CUARTOOII\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/CtrlReg\[0\]/CLK  CoreTimer_0/CtrlReg\[0\]/Q  CoreTimer_0/iPRDATA_RNO_0\[0\]/A  CoreTimer_0/iPRDATA_RNO_0\[0\]/Y  CoreTimer_0/iPRDATA_RNO\[0\]/A  CoreTimer_0/iPRDATA_RNO\[0\]/Y  CoreTimer_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[0\]/CLK  CoreTimer_0/PreScale\[0\]/Q  CoreTimer_0/PreScale_RNO\[0\]/A  CoreTimer_0/PreScale_RNO\[0\]/Y  CoreTimer_0/PreScale\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_out_RNO/A  CORESPI_0/USPI/UCC/spi_clk_out_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[0\]/CLK  COREABC_0/ZREGISTER\[0\]/Q  COREABC_0/un17_ZREGISTER_m29/A  COREABC_0/un17_ZREGISTER_m29/Y  COREABC_0/ZREGISTER\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_to_logic10/B  COREABC_0/un1_ACCUMULATOR_to_logic10/Y  COREABC_0/STD_ACCUM_NEG/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/ISR/CLK  COREABC_0/ISR/Q  COREABC_0/un1_ACCUMULATOR_to_logic10/B  COREABC_0/un1_ACCUMULATOR_to_logic10/Y  COREABC_0/STD_ACCUM_ZERO/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO_0\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[6\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/B  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/C  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[1\]/CLK  CORESPI_0/USPI/URF/int_raw\[1\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO_1\[1\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRA3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[1\]/CLK  CoreTimer_0/PreScale\[1\]/Q  CoreTimer_0/PreScale_RNO\[1\]/A  CoreTimer_0/PreScale_RNO\[1\]/Y  CoreTimer_0/PreScale\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[8\]/CLK  CoreTimer_0/PreScale\[8\]/Q  CoreTimer_0/PreScale_RNO\[8\]/A  CoreTimer_0/PreScale_RNO\[8\]/Y  CoreTimer_0/PreScale\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_IIOl/ADDRB3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[5\]/CLK  COREABC_0/UROM.INSTR_ADDR\[5\]/Q  COREAPBSRAM_0/genblk1.CoreApbSram_l0l/CoreApbSram_lIOl/ADDRB3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTOOll_RNISA1M/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Count\[8\]/CLK  CoreTimer_0/Count\[8\]/Q  CoreTimer_0/Count_RNO_0\[8\]/C  CoreTimer_0/Count_RNO_0\[8\]/Y  CoreTimer_0/Count_RNO\[8\]/A  CoreTimer_0/Count_RNO\[8\]/Y  CoreTimer_0/Count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/B  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I_RNIDS1N/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO10_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO10/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_midbit/CLK  CORESPI_0/USPI/UCC/stxs_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREABC_0/UROM.INSTR_ADDR\[3\]/CLK  COREABC_0/UROM.INSTR_ADDR\[3\]/Q  COREABC_0/UROM.UROM/RAMADDR\[3\]/A  COREABC_0/UROM.UROM/RAMADDR\[3\]/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTll0\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTll0_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTll0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[27\]/CLK  CoreTimer_0/Count\[27\]/Q  CoreTimer_0/Count_RNO\[27\]/B  CoreTimer_0/Count_RNO\[27\]/Y  CoreTimer_0/Count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[5\]/CLK  CoreTimer_0/PreScale\[5\]/Q  CoreTimer_0/PreScale_RNO\[5\]/B  CoreTimer_0/PreScale_RNO\[5\]/Y  CoreTimer_0/PreScale\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[3\]/CLK  COREABC_0/ZREGISTER\[3\]/Q  COREABC_0/un17_ZREGISTER_m24/B  COREABC_0/un17_ZREGISTER_m24/Y  COREABC_0/ZREGISTER\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[6\]/CLK  COREABC_0/ZREGISTER\[6\]/Q  COREABC_0/un17_ZREGISTER_m18/B  COREABC_0/un17_ZREGISTER_m18/Y  COREABC_0/ZREGISTER\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[2\]/CLK  COREABC_0/ZREGISTER\[2\]/Q  COREABC_0/un17_ZREGISTER_m26/B  COREABC_0/un17_ZREGISTER_m26/Y  COREABC_0/ZREGISTER\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/control2_RNO\[5\]/B  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/URF/control2_RNO\[2\]/B  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/control2_RNO\[4\]/B  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/control2_RNO\[6\]/B  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/URF/control2_RNO\[3\]/B  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/control2_RNO\[7\]/B  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/URF/control2_RNO\[1\]/B  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI0I/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_0/A  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl_RNO_0/Y  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREABC_0/STKPTR\[7\]/CLK  COREABC_0/STKPTR\[7\]/Q  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/A  COREABC_0/un1_ACCUMULATOR_STKPTR_n7_0/Y  COREABC_0/STKPTR\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[5\]/CLK  COREABC_0/ZREGISTER\[5\]/Q  COREABC_0/un17_ZREGISTER_m20/A  COREABC_0/un17_ZREGISTER_m20/Y  COREABC_0/ZREGISTER\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[4\]/CLK  COREABC_0/ZREGISTER\[4\]/Q  COREABC_0/un17_ZREGISTER_m22/A  COREABC_0/un17_ZREGISTER_m22/Y  COREABC_0/ZREGISTER\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTl0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/B  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI8PJK1\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTll1/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[9\]/CLK  CoreTimer_0/PreScale\[9\]/Q  CoreTimer_0/PreScale_RNO\[9\]/A  CoreTimer_0/PreScale_RNO\[9\]/Y  CoreTimer_0/PreScale\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTI00l/QN  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STBFLAG/CLK  COREABC_0/STBFLAG/Q  COREABC_0/un1_ACCUMULATOR_to_logic10/A  COREABC_0/un1_ACCUMULATOR_to_logic10/Y  COREABC_0/STD_ACCUM_NEG/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[0\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[4\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/B  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxp_lastframe/CLK  CORESPI_0/USPI/UCC/stxp_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/C  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[2\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/C  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Count\[31\]/CLK  CoreTimer_0/Count\[31\]/Q  CoreTimer_0/Count_RNO\[31\]/B  CoreTimer_0/Count_RNO\[31\]/Y  CoreTimer_0/Count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[3\]/CLK  CoreTimer_0/PreScale\[3\]/Q  CoreTimer_0/PreScale_RNO\[3\]/B  CoreTimer_0/PreScale_RNO\[3\]/Y  CoreTimer_0/PreScale\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/PreScale\[7\]/CLK  CoreTimer_0/PreScale\[7\]/Q  CoreTimer_0/PreScale_RNO\[7\]/B  CoreTimer_0/PreScale_RNO\[7\]/Y  CoreTimer_0/PreScale\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/ZREGISTER\[7\]/CLK  COREABC_0/ZREGISTER\[7\]/Q  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/B  COREABC_0/un17_ZREGISTER_ADD_8x8_fast_I43_Y/Y  COREABC_0/ZREGISTER\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STBFLAG/CLK  COREABC_0/STBFLAG/Q  COREABC_0/un1_ACCUMULATOR_to_logic18/A  COREABC_0/un1_ACCUMULATOR_to_logic18/Y  COREABC_0/ISR_ACCUM_NEG/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOI0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOI0/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/A  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI01/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreTimer_0/Load\[4\]/CLK  CoreTimer_0/Load\[4\]/Q  CoreTimer_0/Count_RNO\[4\]/B  CoreTimer_0/Count_RNO\[4\]/Y  CoreTimer_0/Count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[5\]/CLK  CoreTimer_0/Load\[5\]/Q  CoreTimer_0/Count_RNO\[5\]/B  CoreTimer_0/Count_RNO\[5\]/Y  CoreTimer_0/Count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[6\]/CLK  CoreTimer_0/Load\[6\]/Q  CoreTimer_0/Count_RNO\[6\]/B  CoreTimer_0/Count_RNO\[6\]/Y  CoreTimer_0/Count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[2\]/CLK  CoreTimer_0/Load\[2\]/Q  CoreTimer_0/Count_RNO\[2\]/B  CoreTimer_0/Count_RNO\[2\]/Y  CoreTimer_0/Count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[3\]/CLK  CoreTimer_0/Load\[3\]/Q  CoreTimer_0/Count_RNO\[3\]/B  CoreTimer_0/Count_RNO\[3\]/Y  CoreTimer_0/Count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/IntClr/CLK  CoreTimer_0/IntClr/Q  CoreTimer_0/RawTimInt_RNO/C  CoreTimer_0/RawTimInt_RNO/Y  CoreTimer_0/RawTimInt/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[0\]/CLK  CoreTimer_0/Load\[0\]/Q  CoreTimer_0/Count_RNO\[0\]/A  CoreTimer_0/Count_RNO\[0\]/Y  CoreTimer_0/Count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/A  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO\[5\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTI1Il\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_pktend/CLK  CORESPI_0/USPI/UCC/msrxp_pktend/Q  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_cmdsize/CLK  CORESPI_0/USPI/UCC/rx_cmdsize/Q  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/A  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/Y  CORESPI_0/USPI/UCC/msrxp_pktend/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/B  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0_RNO/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTl0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_out/CLK  CORESPI_0/USPI/UCC/spi_clk_out/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/A  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_firstrx/CLK  CORESPI_0/USPI/UCC/mtx_firstrx/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/C  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/Y  CORESPI_0/USPI/UCC/mtx_re_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/rx_alldone_RNO/A  CORESPI_0/USPI/UCC/rx_alldone_RNO/Y  CORESPI_0/USPI/UCC/rx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOl0/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOl0/Q  CoreUARTapb_0/CUARTlOlI/genblk1.RXRDY_RNO/A  CoreUARTapb_0/CUARTlOlI/genblk1.RXRDY_RNO/Y  CoreUARTapb_0/CUARTlOlI/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_first/CLK  CORESPI_0/USPI/UCC/stxs_first/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/B  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[7\]/CLK  CoreTimer_0/Load\[7\]/Q  CoreTimer_0/iPRDATA_RNO\[7\]/A  CoreTimer_0/iPRDATA_RNO\[7\]/Y  CoreTimer_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[4\]/CLK  CoreTimer_0/Load\[4\]/Q  CoreTimer_0/iPRDATA_RNO\[4\]/A  CoreTimer_0/iPRDATA_RNO\[4\]/Y  CoreTimer_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[5\]/CLK  CoreTimer_0/Load\[5\]/Q  CoreTimer_0/iPRDATA_RNO\[5\]/A  CoreTimer_0/iPRDATA_RNO\[5\]/Y  CoreTimer_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreTimer_0/Load\[6\]/CLK  CoreTimer_0/Load\[6\]/Q  CoreTimer_0/iPRDATA_RNO\[6\]/A  CoreTimer_0/iPRDATA_RNO\[6\]/Y  CoreTimer_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[1\]/A  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[1\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTOO1/CUARTO1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_pktsel/CLK  CORESPI_0/USPI/UCC/mtx_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/A  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/Q  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/C  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO\[3\]/Y  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIOll\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_next/CLK  CORESPI_0/USPI/UCC/spi_clk_next/Q  CORESPI_0/USPI/UCC/spi_clk_next_RNO/C  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIll/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIll/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREABC_0/genblk2.RSTSYNC1/CLK  COREABC_0/genblk2.RSTSYNC1/Q  COREABC_0/genblk2.RSTSYNC2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/genblk2.RSTSYNC1/CLK  COREABC_0/genblk2.RSTSYNC1/Q  COREABC_0/genblk2.RSTSYNC2_0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/genblk2.RSTSYNC1/CLK  COREABC_0/genblk2.RSTSYNC1/Q  COREABC_0/genblk2.RSTSYNC2_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STBRAM/CLK  COREABC_0/STBRAM/Q  COREABC_0/URAM.UR/UG3.UR_xhdl12/WEBUBBLEA/A  COREABC_0/URAM.UR/UG3.UR_xhdl12/WEBUBBLEA/Y  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/WEN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[1\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[2\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[0\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTlI0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTl1l/CLK  CoreUARTapb_0/CUARTlOlI/CUARTl1l/QN  CoreUARTapb_0/CUARTlOlI/CUARTOI0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/CUARTOOOI\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIOl\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/CUARTOOOI\[7\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTIO1/CUARTIl0l\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTIO0_1/Q  CoreUARTapb_0/CUARTlOlI/CUARTl1l/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q1/CLK  CORESPI_0/USPI/UCC/clock_rx_q1/Q  CORESPI_0/USPI/UCC/clock_rx_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/data_rx_q1/CLK  CORESPI_0/USPI/UCC/data_rx_q1/Q  CORESPI_0/USPI/UCC/data_rx_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/ssel_rx_q1/CLK  CORESPI_0/USPI/UCC/ssel_rx_q1/Q  CORESPI_0/USPI/UCC/ssel_rx_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re/CLK  CORESPI_0/USPI/UCC/mtx_re/Q  CORESPI_0/USPI/UCC/mtx_re_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_strobetx/CLK  CORESPI_0/USPI/UCC/stxs_strobetx/Q  CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_strobe/CLK  CORESPI_0/USPI/UCC/msrxs_strobe/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_first/CLK  CORESPI_0/USPI/UCC/mtx_first/Q  CORESPI_0/USPI/UCC/mtx_firstrx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/IO_OUT\[0\]/CLK  COREABC_0/IO_OUT\[0\]/Q  COREABC_0/IO_OUT\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[5\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[7\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[4\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[6\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[3\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[1\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[2\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[3\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[4\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[5\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[6\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTO0Il\[0\]/Q  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREABC_0/STBRAM/CLK  COREABC_0/STBRAM/Q  COREABC_0/URAM.UR/UG3.UR_xhdl12/Ram256x16_R0C0/REN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[0\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[1\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[2\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[3\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[4\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[5\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[6\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO1I\[7\]/Q  CoreUARTapb_0/CUARTlOlI/genblk2.CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[0\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[1\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[2\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[3\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[4\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[5\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/CLK  CoreUARTapb_0/CUARTlOlI/CUARTO01/CUARTlOl\[6\]/Q  CoreUARTapb_0/CUARTlOlI/genblk3.CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUARTIlOl/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/B  CORESPI_0/USPI/URF/control1_RNIDA1F\[0\]/Y  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/B  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNI7THB1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNI7THB1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxs_txzeros_RNIIPHN/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNIIPHN/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[0\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[0\]/Q  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/A  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNI1847\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNI1847\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_out/CLK  CORESPI_0/USPI/UCC/spi_clk_out/Q  SPISCLKO_pad/D  SPISCLKO_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_ssel_pos/CLK  CORESPI_0/USPI/UCC/spi_ssel_pos/Q  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/C  CORESPI_0/USPI/UCC/spi_ssel_pos_RNIKMB21/Y  	(10.0:10.0:10.0) )

  )
)
)
