\hypertarget{_configuration___header___file_8h_source}{}\doxysection{Configuration\+\_\+\+Header\+\_\+\+File.\+h}
\mbox{\hyperlink{_configuration___header___file_8h}{Ir a la documentaci√≥n de este archivo.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/* }}
\DoxyCodeLine{2 \textcolor{comment}{ * PIC18F4550 Configuration Bit Settings }}
\DoxyCodeLine{3 \textcolor{comment}{ * http://www.electronicwings.com}}
\DoxyCodeLine{4 \textcolor{comment}{ */}}
\DoxyCodeLine{12 \textcolor{comment}{/* 'C' source line config statements*/}}
\DoxyCodeLine{13 }
\DoxyCodeLine{14 \textcolor{preprocessor}{\#include <xc.h>}}
\DoxyCodeLine{15 }
\DoxyCodeLine{16 \textcolor{comment}{// \#pragma config statements should precede project file includes.}}
\DoxyCodeLine{17 \textcolor{comment}{// Use project enums instead of \#define for ON and OFF.}}
\DoxyCodeLine{22 \textcolor{comment}{}\textcolor{comment}{// CONFIG1L}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#pragma config PLLDIV = 1       }\textcolor{comment}{// PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))}}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#pragma config CPUDIV = OSC1\_PLL2}\textcolor{comment}{// System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2])}}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#pragma config USBDIV = 1       }\textcolor{comment}{// USB Clock Selection bit (used in Full-\/Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale)}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{// CONFIG1H}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#pragma config FOSC = INTOSC\_EC }\textcolor{comment}{// Oscillator Selection bits (Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO))}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#pragma config FCMEN = OFF      }\textcolor{comment}{// Fail-\/Safe Clock Monitor Enable bit (Fail-\/Safe Clock Monitor disabled)}}
\DoxyCodeLine{30 \textcolor{preprocessor}{\#pragma config IESO = OFF       }\textcolor{comment}{// Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)}}
\DoxyCodeLine{31 }
\DoxyCodeLine{32 \textcolor{comment}{// CONFIG2L}}
\DoxyCodeLine{33 \textcolor{preprocessor}{\#pragma config PWRT = OFF       }\textcolor{comment}{// Power-\/up Timer Enable bit (PWRT disabled)}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#pragma config BOR = ON         }\textcolor{comment}{// Brown-\/out Reset Enable bits (Brown-\/out Reset disabled in hardware and software)}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#pragma config BORV = 3         }\textcolor{comment}{// Brown-\/out Reset Voltage bits (Minimum setting 2.05V)}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#pragma config VREGEN = OFF     }\textcolor{comment}{// USB Voltage Regulator Enable bit (USB voltage regulator disabled)}}
\DoxyCodeLine{37 }
\DoxyCodeLine{38 \textcolor{comment}{// CONFIG2H}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#pragma config WDT = OFF        }\textcolor{comment}{// Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#pragma config WDTPS = 32768    }\textcolor{comment}{// Watchdog Timer Postscale Select bits (1:32768)}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{comment}{// CONFIG3H}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#pragma config CCP2MX = OFF      }\textcolor{comment}{// CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)}}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#pragma config PBADEN = OFF      }\textcolor{comment}{// PORTB A/D Enable bit (PORTB<4:0> pins are configured as analog input channels on Reset)}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#pragma config LPT1OSC = OFF    }\textcolor{comment}{// Low-\/Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#pragma config MCLRE = OFF      }\textcolor{comment}{// MCLR Pin Enable bit (RE3 input pin enabled; MCLR pin disabled)}}
\DoxyCodeLine{47 }
\DoxyCodeLine{48 \textcolor{comment}{// CONFIG4L}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#pragma config STVREN = ON      }\textcolor{comment}{// Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#pragma config LVP = OFF         }\textcolor{comment}{// Single-\/Supply ICSP Enable bit (Single-\/Supply ICSP enabled)}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#pragma config ICPRT = OFF      }\textcolor{comment}{// Dedicated In-\/Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#pragma config XINST = OFF      }\textcolor{comment}{// Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))}}
\DoxyCodeLine{53 }
\DoxyCodeLine{54 \textcolor{comment}{// CONFIG5L}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#pragma config CP0 = OFF        }\textcolor{comment}{// Code Protection bit (Block 0 (000800-\/001FFFh) is not code-\/protected)}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#pragma config CP1 = OFF        }\textcolor{comment}{// Code Protection bit (Block 1 (002000-\/003FFFh) is not code-\/protected)}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#pragma config CP2 = OFF        }\textcolor{comment}{// Code Protection bit (Block 2 (004000-\/005FFFh) is not code-\/protected)}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#pragma config CP3 = OFF        }\textcolor{comment}{// Code Protection bit (Block 3 (006000-\/007FFFh) is not code-\/protected)}}
\DoxyCodeLine{59 }
\DoxyCodeLine{60 \textcolor{comment}{// CONFIG5H}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#pragma config CPB = OFF        }\textcolor{comment}{// Boot Block Code Protection bit (Boot block (000000-\/0007FFh) is not code-\/protected)}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#pragma config CPD = OFF        }\textcolor{comment}{// Data EEPROM Code Protection bit (Data EEPROM is not code-\/protected)}}
\DoxyCodeLine{63 }
\DoxyCodeLine{64 \textcolor{comment}{// CONFIG6L}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#pragma config WRT0 = OFF       }\textcolor{comment}{// Write Protection bit (Block 0 (000800-\/001FFFh) is not write-\/protected)}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#pragma config WRT1 = OFF       }\textcolor{comment}{// Write Protection bit (Block 1 (002000-\/003FFFh) is not write-\/protected)}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#pragma config WRT2 = OFF       }\textcolor{comment}{// Write Protection bit (Block 2 (004000-\/005FFFh) is not write-\/protected)}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#pragma config WRT3 = OFF       }\textcolor{comment}{// Write Protection bit (Block 3 (006000-\/007FFFh) is not write-\/protected)}}
\DoxyCodeLine{69 }
\DoxyCodeLine{70 \textcolor{comment}{// CONFIG6H}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#pragma config WRTC = OFF       }\textcolor{comment}{// Configuration Register Write Protection bit (Configuration registers (300000-\/3000FFh) are not write-\/protected)}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#pragma config WRTB = OFF       }\textcolor{comment}{// Boot Block Write Protection bit (Boot block (000000-\/0007FFh) is not write-\/protected)}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#pragma config WRTD = OFF       }\textcolor{comment}{// Data EEPROM Write Protection bit (Data EEPROM is not write-\/protected)}}
\DoxyCodeLine{74 }
\DoxyCodeLine{75 \textcolor{comment}{// CONFIG7L}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#pragma config EBTR0 = OFF      }\textcolor{comment}{// Table Read Protection bit (Block 0 (000800-\/001FFFh) is not protected from table reads executed in other blocks)}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#pragma config EBTR1 = OFF      }\textcolor{comment}{// Table Read Protection bit (Block 1 (002000-\/003FFFh) is not protected from table reads executed in other blocks)}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#pragma config EBTR2 = OFF      }\textcolor{comment}{// Table Read Protection bit (Block 2 (004000-\/005FFFh) is not protected from table reads executed in other blocks)}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#pragma config EBTR3 = OFF      }\textcolor{comment}{// Table Read Protection bit (Block 3 (006000-\/007FFFh) is not protected from table reads executed in other blocks)}}
\DoxyCodeLine{80 }
\DoxyCodeLine{81 \textcolor{comment}{// CONFIG7H}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#pragma config EBTRB = OFF      }\textcolor{comment}{// Boot Block Table Read Protection bit (Boot block (000000-\/0007FFh) is not protected from table reads executed in other blocks)}}
\DoxyCodeLine{83 }

\end{DoxyCode}
