name: hdlconvertor_p790
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module gray2bin1 (
	bin,
	gray
);
	parameter SIZE = 8;
	output [(SIZE - 1):0] bin;
	input [(SIZE - 1):0] gray;
	genvar i;
	generate
		for (i = 0; (i < SIZE); i = (i + 1)) begin : bitnum
			assign bin[i] = (^ gray[(SIZE - 1):i]);
		end
	endgenerate
endmodule
module addergen1 (
	co,
	sum,
	a,
	b,
	ci
);
	parameter SIZE = 4;
	output [(SIZE - 1):0] sum;
	output co;
	input [(SIZE - 1):0] a;
	input [(SIZE - 1):0] b;
	input ci;
	wire [SIZE:0] c;
	wire [(((SIZE - 1) >= 0) ? ((3 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + ((((SIZE - 1) >= 0) ? SIZE : (2 - SIZE)) - 1)) : ((3 * ((0 >= (SIZE - 1)) ? (2 - SIZE) : SIZE)) + (((SIZE - 1) + ((0 >= (SIZE - 1)) ? (2 - SIZE) : SIZE)) - 1))):(((SIZE - 1) >= 0) ? (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE)) : ((SIZE - 1) + ((0 >= (SIZE - 1)) ? (2 - SIZE) : SIZE)))] t;
	genvar i;
	assign c[0] = ci;
	generate
		for (i = 0; (i < SIZE); i = (i + 1)) begin : bitnum
			xor g1 (t[((3 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], a[i], b[i]);
			xor g2 (sum[i], t[((3 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], c[i]);
			and g3 (t[((2 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], a[i], b[i]);
			and g4 (t[((((SIZE - 1) >= 0) ? SIZE : (2 - SIZE)) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], t[((3 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], c[i]);
			or g5 (c[(i + 1)], t[((2 * (((SIZE - 1) >= 0) ? SIZE : (2 - SIZE))) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))], t[((((SIZE - 1) >= 0) ? SIZE : (2 - SIZE)) + (((SIZE - 1) >= 0) ? i : (0 - (i - (SIZE - 1)))))]);
		end
	endgenerate
	assign co = c[SIZE];
endmodule
