-- This file is part of ariadne.
--
-- ariadne is free software: you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free Software
-- Foundation, either version 3 of the License, or (at your option) any later
-- version.
--
-- ariadne is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
-- PARTICULAR PURPOSE. See the GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License along with
-- ariadne. If not, see <https://www.gnu.org/licenses/>.

-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.18
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  component a
    generic (
          g_a : natural range 0 to 4
         );
    port (
          first : in std_logic_vector ( g_a - 1 downto 0 );
          second : out std_logic_vector ( g_a - 1 downto 0 )
         );
  end component;

  component b
    generic (
          g_a : natural range 0 to 4
         );
    port (
          data1 : in std_logic_vector ( g_a - 1 downto 0 );
          data2 : out std_logic_vector ( g_a - 1 downto 0 )
         );
  end component;


begin
  a_0 : a
    generic map (
      g_a => g_a)
    port map (
      first => first,
      second => second);
  b_0 : b
    generic map (
      g_a => g_a)
    port map (
      data1 => data1,
      data2 => data2);

end rtl;
