

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Thu May 29 18:19:09 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                              |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58  |axil_conv2D_Pipeline_loop_i_loop_j  |     7402|     7402|  74.020 us|  74.020 us|  7397|  7397|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_axil_conv2D_Pipeline_loop_n_fu_64         |axil_conv2D_Pipeline_loop_n         |        ?|        ?|          ?|          ?|     ?|     ?|                                             no|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       10|   1|    487|    665|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|      6|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       10|   1|    493|    746|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        8|   1|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                                  |BUS1_s_axi                          |       10|   0|  359|  324|    0|
    |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58  |axil_conv2D_Pipeline_loop_i_loop_j  |        0|   1|   52|  140|    0|
    |grp_axil_conv2D_Pipeline_loop_n_fu_64         |axil_conv2D_Pipeline_loop_n         |        0|   0|   76|  201|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |       10|   1|  487|  665|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          5|    1|          5|
    |image_out_address0  |  14|          3|   13|         39|
    |image_out_ce0       |  14|          3|    1|          3|
    |image_out_d0        |  14|          3|   16|         48|
    |image_out_we0       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  81|         17|   32|         98|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_axil_conv2D_Pipeline_loop_n_fu_64_ap_start_reg         |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  6|   0|    6|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   17|       s_axi|          BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   17|       s_axi|          BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

