   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_iwdg.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	IWDG_WriteAccessCmd
  20              		.thumb
  21              		.thumb_func
  23              	IWDG_WriteAccessCmd:
  24              	.LFB29:
  25              		.file 1 "../SPL/src/stm32f10x_iwdg.c"
   1:../SPL/src/stm32f10x_iwdg.c **** /**
   2:../SPL/src/stm32f10x_iwdg.c ****   ******************************************************************************
   3:../SPL/src/stm32f10x_iwdg.c ****   * @file    stm32f10x_iwdg.c
   4:../SPL/src/stm32f10x_iwdg.c ****   * @author  MCD Application Team
   5:../SPL/src/stm32f10x_iwdg.c ****   * @version V3.5.0
   6:../SPL/src/stm32f10x_iwdg.c ****   * @date    11-March-2011
   7:../SPL/src/stm32f10x_iwdg.c ****   * @brief   This file provides all the IWDG firmware functions.
   8:../SPL/src/stm32f10x_iwdg.c ****   ******************************************************************************
   9:../SPL/src/stm32f10x_iwdg.c ****   * @attention
  10:../SPL/src/stm32f10x_iwdg.c ****   *
  11:../SPL/src/stm32f10x_iwdg.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../SPL/src/stm32f10x_iwdg.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../SPL/src/stm32f10x_iwdg.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../SPL/src/stm32f10x_iwdg.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../SPL/src/stm32f10x_iwdg.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../SPL/src/stm32f10x_iwdg.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../SPL/src/stm32f10x_iwdg.c ****   *
  18:../SPL/src/stm32f10x_iwdg.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../SPL/src/stm32f10x_iwdg.c ****   ******************************************************************************
  20:../SPL/src/stm32f10x_iwdg.c ****   */
  21:../SPL/src/stm32f10x_iwdg.c **** 
  22:../SPL/src/stm32f10x_iwdg.c **** /* Includes ------------------------------------------------------------------*/
  23:../SPL/src/stm32f10x_iwdg.c **** #include "stm32f10x_iwdg.h"
  24:../SPL/src/stm32f10x_iwdg.c **** 
  25:../SPL/src/stm32f10x_iwdg.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../SPL/src/stm32f10x_iwdg.c ****   * @{
  27:../SPL/src/stm32f10x_iwdg.c ****   */
  28:../SPL/src/stm32f10x_iwdg.c **** 
  29:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG 
  30:../SPL/src/stm32f10x_iwdg.c ****   * @brief IWDG driver modules
  31:../SPL/src/stm32f10x_iwdg.c ****   * @{
  32:../SPL/src/stm32f10x_iwdg.c ****   */ 
  33:../SPL/src/stm32f10x_iwdg.c **** 
  34:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_TypesDefinitions
  35:../SPL/src/stm32f10x_iwdg.c ****   * @{
  36:../SPL/src/stm32f10x_iwdg.c ****   */
  37:../SPL/src/stm32f10x_iwdg.c **** 
  38:../SPL/src/stm32f10x_iwdg.c **** /**
  39:../SPL/src/stm32f10x_iwdg.c ****   * @}
  40:../SPL/src/stm32f10x_iwdg.c ****   */
  41:../SPL/src/stm32f10x_iwdg.c **** 
  42:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_Defines
  43:../SPL/src/stm32f10x_iwdg.c ****   * @{
  44:../SPL/src/stm32f10x_iwdg.c ****   */ 
  45:../SPL/src/stm32f10x_iwdg.c **** 
  46:../SPL/src/stm32f10x_iwdg.c **** /* ---------------------- IWDG registers bit mask ----------------------------*/
  47:../SPL/src/stm32f10x_iwdg.c **** 
  48:../SPL/src/stm32f10x_iwdg.c **** /* KR register bit mask */
  49:../SPL/src/stm32f10x_iwdg.c **** #define KR_KEY_Reload    ((uint16_t)0xAAAA)
  50:../SPL/src/stm32f10x_iwdg.c **** #define KR_KEY_Enable    ((uint16_t)0xCCCC)
  51:../SPL/src/stm32f10x_iwdg.c **** 
  52:../SPL/src/stm32f10x_iwdg.c **** /**
  53:../SPL/src/stm32f10x_iwdg.c ****   * @}
  54:../SPL/src/stm32f10x_iwdg.c ****   */ 
  55:../SPL/src/stm32f10x_iwdg.c **** 
  56:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_Macros
  57:../SPL/src/stm32f10x_iwdg.c ****   * @{
  58:../SPL/src/stm32f10x_iwdg.c ****   */
  59:../SPL/src/stm32f10x_iwdg.c **** 
  60:../SPL/src/stm32f10x_iwdg.c **** /**
  61:../SPL/src/stm32f10x_iwdg.c ****   * @}
  62:../SPL/src/stm32f10x_iwdg.c ****   */
  63:../SPL/src/stm32f10x_iwdg.c **** 
  64:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_Variables
  65:../SPL/src/stm32f10x_iwdg.c ****   * @{
  66:../SPL/src/stm32f10x_iwdg.c ****   */
  67:../SPL/src/stm32f10x_iwdg.c **** 
  68:../SPL/src/stm32f10x_iwdg.c **** /**
  69:../SPL/src/stm32f10x_iwdg.c ****   * @}
  70:../SPL/src/stm32f10x_iwdg.c ****   */
  71:../SPL/src/stm32f10x_iwdg.c **** 
  72:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_FunctionPrototypes
  73:../SPL/src/stm32f10x_iwdg.c ****   * @{
  74:../SPL/src/stm32f10x_iwdg.c ****   */
  75:../SPL/src/stm32f10x_iwdg.c **** 
  76:../SPL/src/stm32f10x_iwdg.c **** /**
  77:../SPL/src/stm32f10x_iwdg.c ****   * @}
  78:../SPL/src/stm32f10x_iwdg.c ****   */
  79:../SPL/src/stm32f10x_iwdg.c **** 
  80:../SPL/src/stm32f10x_iwdg.c **** /** @defgroup IWDG_Private_Functions
  81:../SPL/src/stm32f10x_iwdg.c ****   * @{
  82:../SPL/src/stm32f10x_iwdg.c ****   */
  83:../SPL/src/stm32f10x_iwdg.c **** 
  84:../SPL/src/stm32f10x_iwdg.c **** /**
  85:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Enables or disables write access to IWDG_PR and IWDG_RLR registers.
  86:../SPL/src/stm32f10x_iwdg.c ****   * @param  IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers.
  87:../SPL/src/stm32f10x_iwdg.c ****   *   This parameter can be one of the following values:
  88:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
  89:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
  90:../SPL/src/stm32f10x_iwdg.c ****   * @retval None
  91:../SPL/src/stm32f10x_iwdg.c ****   */
  92:../SPL/src/stm32f10x_iwdg.c **** void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
  93:../SPL/src/stm32f10x_iwdg.c **** {
  26              		.loc 1 93 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB80     		strh	r3, [r7, #6]	@ movhi
  94:../SPL/src/stm32f10x_iwdg.c ****   /* Check the parameters */
  95:../SPL/src/stm32f10x_iwdg.c ****   assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  96:../SPL/src/stm32f10x_iwdg.c ****   IWDG->KR = IWDG_WriteAccess;
  43              		.loc 1 96 0
  44 000a 044B     		ldr	r3, .L2
  45 000c FA88     		ldrh	r2, [r7, #6]
  46 000e 1A60     		str	r2, [r3, #0]
  97:../SPL/src/stm32f10x_iwdg.c **** }
  47              		.loc 1 97 0
  48 0010 07F10C07 		add	r7, r7, #12
  49 0014 BD46     		mov	sp, r7
  50 0016 80BC     		pop	{r7}
  51 0018 7047     		bx	lr
  52              	.L3:
  53 001a 00BF     		.align	2
  54              	.L2:
  55 001c 00300040 		.word	1073754112
  56              		.cfi_endproc
  57              	.LFE29:
  59              		.align	2
  60              		.global	IWDG_SetPrescaler
  61              		.thumb
  62              		.thumb_func
  64              	IWDG_SetPrescaler:
  65              	.LFB30:
  98:../SPL/src/stm32f10x_iwdg.c **** 
  99:../SPL/src/stm32f10x_iwdg.c **** /**
 100:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Sets IWDG Prescaler value.
 101:../SPL/src/stm32f10x_iwdg.c ****   * @param  IWDG_Prescaler: specifies the IWDG Prescaler value.
 102:../SPL/src/stm32f10x_iwdg.c ****   *   This parameter can be one of the following values:
 103:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_4: IWDG prescaler set to 4
 104:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_8: IWDG prescaler set to 8
 105:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_16: IWDG prescaler set to 16
 106:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_32: IWDG prescaler set to 32
 107:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_64: IWDG prescaler set to 64
 108:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_128: IWDG prescaler set to 128
 109:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_Prescaler_256: IWDG prescaler set to 256
 110:../SPL/src/stm32f10x_iwdg.c ****   * @retval None
 111:../SPL/src/stm32f10x_iwdg.c ****   */
 112:../SPL/src/stm32f10x_iwdg.c **** void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
 113:../SPL/src/stm32f10x_iwdg.c **** {
  66              		.loc 1 113 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0020 80B4     		push	{r7}
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 7, -4
  75 0022 83B0     		sub	sp, sp, #12
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 16
  78 0024 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  81 0026 0346     		mov	r3, r0
  82 0028 FB71     		strb	r3, [r7, #7]
 114:../SPL/src/stm32f10x_iwdg.c ****   /* Check the parameters */
 115:../SPL/src/stm32f10x_iwdg.c ****   assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
 116:../SPL/src/stm32f10x_iwdg.c ****   IWDG->PR = IWDG_Prescaler;
  83              		.loc 1 116 0
  84 002a 044B     		ldr	r3, .L5
  85 002c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  86 002e 5A60     		str	r2, [r3, #4]
 117:../SPL/src/stm32f10x_iwdg.c **** }
  87              		.loc 1 117 0
  88 0030 07F10C07 		add	r7, r7, #12
  89 0034 BD46     		mov	sp, r7
  90 0036 80BC     		pop	{r7}
  91 0038 7047     		bx	lr
  92              	.L6:
  93 003a 00BF     		.align	2
  94              	.L5:
  95 003c 00300040 		.word	1073754112
  96              		.cfi_endproc
  97              	.LFE30:
  99              		.align	2
 100              		.global	IWDG_SetReload
 101              		.thumb
 102              		.thumb_func
 104              	IWDG_SetReload:
 105              	.LFB31:
 118:../SPL/src/stm32f10x_iwdg.c **** 
 119:../SPL/src/stm32f10x_iwdg.c **** /**
 120:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Sets IWDG Reload value.
 121:../SPL/src/stm32f10x_iwdg.c ****   * @param  Reload: specifies the IWDG Reload value.
 122:../SPL/src/stm32f10x_iwdg.c ****   *   This parameter must be a number between 0 and 0x0FFF.
 123:../SPL/src/stm32f10x_iwdg.c ****   * @retval None
 124:../SPL/src/stm32f10x_iwdg.c ****   */
 125:../SPL/src/stm32f10x_iwdg.c **** void IWDG_SetReload(uint16_t Reload)
 126:../SPL/src/stm32f10x_iwdg.c **** {
 106              		.loc 1 126 0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 111 0040 80B4     		push	{r7}
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 7, -4
 115 0042 83B0     		sub	sp, sp, #12
 116              	.LCFI7:
 117              		.cfi_def_cfa_offset 16
 118 0044 00AF     		add	r7, sp, #0
 119              	.LCFI8:
 120              		.cfi_def_cfa_register 7
 121 0046 0346     		mov	r3, r0
 122 0048 FB80     		strh	r3, [r7, #6]	@ movhi
 127:../SPL/src/stm32f10x_iwdg.c ****   /* Check the parameters */
 128:../SPL/src/stm32f10x_iwdg.c ****   assert_param(IS_IWDG_RELOAD(Reload));
 129:../SPL/src/stm32f10x_iwdg.c ****   IWDG->RLR = Reload;
 123              		.loc 1 129 0
 124 004a 044B     		ldr	r3, .L8
 125 004c FA88     		ldrh	r2, [r7, #6]
 126 004e 9A60     		str	r2, [r3, #8]
 130:../SPL/src/stm32f10x_iwdg.c **** }
 127              		.loc 1 130 0
 128 0050 07F10C07 		add	r7, r7, #12
 129 0054 BD46     		mov	sp, r7
 130 0056 80BC     		pop	{r7}
 131 0058 7047     		bx	lr
 132              	.L9:
 133 005a 00BF     		.align	2
 134              	.L8:
 135 005c 00300040 		.word	1073754112
 136              		.cfi_endproc
 137              	.LFE31:
 139              		.align	2
 140              		.global	IWDG_ReloadCounter
 141              		.thumb
 142              		.thumb_func
 144              	IWDG_ReloadCounter:
 145              	.LFB32:
 131:../SPL/src/stm32f10x_iwdg.c **** 
 132:../SPL/src/stm32f10x_iwdg.c **** /**
 133:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Reloads IWDG counter with value defined in the reload register
 134:../SPL/src/stm32f10x_iwdg.c ****   *   (write access to IWDG_PR and IWDG_RLR registers disabled).
 135:../SPL/src/stm32f10x_iwdg.c ****   * @param  None
 136:../SPL/src/stm32f10x_iwdg.c ****   * @retval None
 137:../SPL/src/stm32f10x_iwdg.c ****   */
 138:../SPL/src/stm32f10x_iwdg.c **** void IWDG_ReloadCounter(void)
 139:../SPL/src/stm32f10x_iwdg.c **** {
 146              		.loc 1 139 0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 1, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 151 0060 80B4     		push	{r7}
 152              	.LCFI9:
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 7, -4
 155 0062 00AF     		add	r7, sp, #0
 156              	.LCFI10:
 157              		.cfi_def_cfa_register 7
 140:../SPL/src/stm32f10x_iwdg.c ****   IWDG->KR = KR_KEY_Reload;
 158              		.loc 1 140 0
 159 0064 034B     		ldr	r3, .L11
 160 0066 4AF6AA22 		movw	r2, #43690
 161 006a 1A60     		str	r2, [r3, #0]
 141:../SPL/src/stm32f10x_iwdg.c **** }
 162              		.loc 1 141 0
 163 006c BD46     		mov	sp, r7
 164 006e 80BC     		pop	{r7}
 165 0070 7047     		bx	lr
 166              	.L12:
 167 0072 00BF     		.align	2
 168              	.L11:
 169 0074 00300040 		.word	1073754112
 170              		.cfi_endproc
 171              	.LFE32:
 173              		.align	2
 174              		.global	IWDG_Enable
 175              		.thumb
 176              		.thumb_func
 178              	IWDG_Enable:
 179              	.LFB33:
 142:../SPL/src/stm32f10x_iwdg.c **** 
 143:../SPL/src/stm32f10x_iwdg.c **** /**
 144:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
 145:../SPL/src/stm32f10x_iwdg.c ****   * @param  None
 146:../SPL/src/stm32f10x_iwdg.c ****   * @retval None
 147:../SPL/src/stm32f10x_iwdg.c ****   */
 148:../SPL/src/stm32f10x_iwdg.c **** void IWDG_Enable(void)
 149:../SPL/src/stm32f10x_iwdg.c **** {
 180              		.loc 1 149 0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 1, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185 0078 80B4     		push	{r7}
 186              	.LCFI11:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 7, -4
 189 007a 00AF     		add	r7, sp, #0
 190              	.LCFI12:
 191              		.cfi_def_cfa_register 7
 150:../SPL/src/stm32f10x_iwdg.c ****   IWDG->KR = KR_KEY_Enable;
 192              		.loc 1 150 0
 193 007c 034B     		ldr	r3, .L14
 194 007e 4CF6CC42 		movw	r2, #52428
 195 0082 1A60     		str	r2, [r3, #0]
 151:../SPL/src/stm32f10x_iwdg.c **** }
 196              		.loc 1 151 0
 197 0084 BD46     		mov	sp, r7
 198 0086 80BC     		pop	{r7}
 199 0088 7047     		bx	lr
 200              	.L15:
 201 008a 00BF     		.align	2
 202              	.L14:
 203 008c 00300040 		.word	1073754112
 204              		.cfi_endproc
 205              	.LFE33:
 207              		.align	2
 208              		.global	IWDG_GetFlagStatus
 209              		.thumb
 210              		.thumb_func
 212              	IWDG_GetFlagStatus:
 213              	.LFB34:
 152:../SPL/src/stm32f10x_iwdg.c **** 
 153:../SPL/src/stm32f10x_iwdg.c **** /**
 154:../SPL/src/stm32f10x_iwdg.c ****   * @brief  Checks whether the specified IWDG flag is set or not.
 155:../SPL/src/stm32f10x_iwdg.c ****   * @param  IWDG_FLAG: specifies the flag to check.
 156:../SPL/src/stm32f10x_iwdg.c ****   *   This parameter can be one of the following values:
 157:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_FLAG_PVU: Prescaler Value Update on going
 158:../SPL/src/stm32f10x_iwdg.c ****   *     @arg IWDG_FLAG_RVU: Reload Value Update on going
 159:../SPL/src/stm32f10x_iwdg.c ****   * @retval The new state of IWDG_FLAG (SET or RESET).
 160:../SPL/src/stm32f10x_iwdg.c ****   */
 161:../SPL/src/stm32f10x_iwdg.c **** FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
 162:../SPL/src/stm32f10x_iwdg.c **** {
 214              		.loc 1 162 0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 16
 217              		@ frame_needed = 1, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 219 0090 80B4     		push	{r7}
 220              	.LCFI13:
 221              		.cfi_def_cfa_offset 4
 222              		.cfi_offset 7, -4
 223 0092 85B0     		sub	sp, sp, #20
 224              	.LCFI14:
 225              		.cfi_def_cfa_offset 24
 226 0094 00AF     		add	r7, sp, #0
 227              	.LCFI15:
 228              		.cfi_def_cfa_register 7
 229 0096 0346     		mov	r3, r0
 230 0098 FB80     		strh	r3, [r7, #6]	@ movhi
 163:../SPL/src/stm32f10x_iwdg.c ****   FlagStatus bitstatus = RESET;
 231              		.loc 1 163 0
 232 009a 4FF00003 		mov	r3, #0
 233 009e FB73     		strb	r3, [r7, #15]
 164:../SPL/src/stm32f10x_iwdg.c ****   /* Check the parameters */
 165:../SPL/src/stm32f10x_iwdg.c ****   assert_param(IS_IWDG_FLAG(IWDG_FLAG));
 166:../SPL/src/stm32f10x_iwdg.c ****   if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 234              		.loc 1 166 0
 235 00a0 094B     		ldr	r3, .L20
 236 00a2 DA68     		ldr	r2, [r3, #12]
 237 00a4 FB88     		ldrh	r3, [r7, #6]
 238 00a6 1340     		ands	r3, r3, r2
 239 00a8 002B     		cmp	r3, #0
 240 00aa 03D0     		beq	.L17
 167:../SPL/src/stm32f10x_iwdg.c ****   {
 168:../SPL/src/stm32f10x_iwdg.c ****     bitstatus = SET;
 241              		.loc 1 168 0
 242 00ac 4FF00103 		mov	r3, #1
 243 00b0 FB73     		strb	r3, [r7, #15]
 244 00b2 02E0     		b	.L18
 245              	.L17:
 169:../SPL/src/stm32f10x_iwdg.c ****   }
 170:../SPL/src/stm32f10x_iwdg.c ****   else
 171:../SPL/src/stm32f10x_iwdg.c ****   {
 172:../SPL/src/stm32f10x_iwdg.c ****     bitstatus = RESET;
 246              		.loc 1 172 0
 247 00b4 4FF00003 		mov	r3, #0
 248 00b8 FB73     		strb	r3, [r7, #15]
 249              	.L18:
 173:../SPL/src/stm32f10x_iwdg.c ****   }
 174:../SPL/src/stm32f10x_iwdg.c ****   /* Return the flag status */
 175:../SPL/src/stm32f10x_iwdg.c ****   return bitstatus;
 250              		.loc 1 175 0
 251 00ba FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 176:../SPL/src/stm32f10x_iwdg.c **** }
 252              		.loc 1 176 0
 253 00bc 1846     		mov	r0, r3
 254 00be 07F11407 		add	r7, r7, #20
 255 00c2 BD46     		mov	sp, r7
 256 00c4 80BC     		pop	{r7}
 257 00c6 7047     		bx	lr
 258              	.L21:
 259              		.align	2
 260              	.L20:
 261 00c8 00300040 		.word	1073754112
 262              		.cfi_endproc
 263              	.LFE34:
 265              	.Letext0:
 266              		.file 2 "/home/knik/CodeSourcery/Sourcery_CodeBench_Lite_for_ARM_EABI/bin/../lib/gcc/arm-none-eabi
 267              		.file 3 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/stm32f10x.h"
 268              		.file 4 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_iwdg.c
     /tmp/cc78SzV4.s:18     .text:00000000 $t
     /tmp/cc78SzV4.s:23     .text:00000000 IWDG_WriteAccessCmd
     /tmp/cc78SzV4.s:55     .text:0000001c $d
     /tmp/cc78SzV4.s:59     .text:00000020 $t
     /tmp/cc78SzV4.s:64     .text:00000020 IWDG_SetPrescaler
     /tmp/cc78SzV4.s:95     .text:0000003c $d
     /tmp/cc78SzV4.s:99     .text:00000040 $t
     /tmp/cc78SzV4.s:104    .text:00000040 IWDG_SetReload
     /tmp/cc78SzV4.s:135    .text:0000005c $d
     /tmp/cc78SzV4.s:139    .text:00000060 $t
     /tmp/cc78SzV4.s:144    .text:00000060 IWDG_ReloadCounter
     /tmp/cc78SzV4.s:169    .text:00000074 $d
     /tmp/cc78SzV4.s:173    .text:00000078 $t
     /tmp/cc78SzV4.s:178    .text:00000078 IWDG_Enable
     /tmp/cc78SzV4.s:203    .text:0000008c $d
     /tmp/cc78SzV4.s:207    .text:00000090 $t
     /tmp/cc78SzV4.s:212    .text:00000090 IWDG_GetFlagStatus
     /tmp/cc78SzV4.s:261    .text:000000c8 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.15d5e41296b380d25e233262bbc38056
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.115ebb8291fa96f8c9e0b9a9b670f703
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_iwdg.h.58.8c33ccd1cbd71674b543d304c0fe08ec

NO UNDEFINED SYMBOLS
