#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 24 09:33:12 2018
# Process ID: 12564
# Current directory: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1
# Command line: vivado.exe -log vis_circle.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vis_circle.tcl
# Log file: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/vis_circle.vds
# Journal file: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vis_circle.tcl -notrace
Command: synth_design -top vis_circle -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.969 ; gain = 99.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vis_circle' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/new/vis_circle.v:23]
	Parameter IMG_H bound to: 64 - type: integer 
	Parameter IMG_W bound to: 64 - type: integer 
	Parameter R2_MIN bound to: 121 - type: integer 
	Parameter R2_MAX bound to: 196 - type: integer 
INFO: [Synth 8-638] synthesizing module 'c_addsub_x' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_x_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_x' (1#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_x_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_addsub_y' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_y_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_y' (2#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_y_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mult_gen_xa' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/mult_gen_xa_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_xa' (3#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/mult_gen_xa_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mult_gen_xb' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/mult_gen_xb_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_xb' (4#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/mult_gen_xb_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_addsub_fin' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_fin_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_fin' (5#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/realtime/c_addsub_fin_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay_line' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter DELAY bound to: 7 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'register' (6#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (7#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter DELAY bound to: 7 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (7#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'vis_circle' (8#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.srcs/sources_1/new/vis_circle.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 421.887 ; gain = 152.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 421.887 ; gain = 152.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp5/c_addsub_x_in_context.xdc] for cell 'substract_xa'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp5/c_addsub_x_in_context.xdc] for cell 'substract_xa'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp6/c_addsub_y_in_context.xdc] for cell 'substract_yb'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp6/c_addsub_y_in_context.xdc] for cell 'substract_yb'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp7/mult_gen_xa_in_context.xdc] for cell 'multiply_xa'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp7/mult_gen_xa_in_context.xdc] for cell 'multiply_xa'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp8/mult_gen_xb_in_context.xdc] for cell 'multiply_yb'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp8/mult_gen_xb_in_context.xdc] for cell 'multiply_yb'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp9/c_addsub_fin_in_context.xdc] for cell 'final_sum'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/.Xil/Vivado-12564-asus/dcp9/c_addsub_fin_in_context.xdc] for cell 'final_sum'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 748.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 748.688 ; gain = 479.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 748.688 ; gain = 479.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for final_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for multiply_xa. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for multiply_yb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for substract_xa. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for substract_yb. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 748.688 ; gain = 479.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 748.688 ; gain = 479.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 189   
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vis_circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 748.688 ; gain = 479.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 751.879 ; gain = 482.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.953 ; gain = 482.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[10]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[9]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[8]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[7]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[6]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[9]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[8]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[7]) is unused and will be removed from module vis_circle.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[6]) is unused and will be removed from module vis_circle.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vis_circle  | delay_pixel/(null)[6].(null)[0].reg_i_j/val_reg       | 7      | 24    | NO           | YES                | YES               | 24     | 0       | 
|vis_circle  | delay_synchronize/(null)[6].(null)[0].reg_i_j/val_reg | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vis_circle  | delay_synchronize/(null)[6].(null)[1].reg_i_j/val_reg | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_x    |         1|
|2     |c_addsub_y    |         1|
|3     |mult_gen_xa   |         1|
|4     |mult_gen_xb   |         1|
|5     |c_addsub_fin  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |c_addsub_fin |     1|
|2     |c_addsub_x   |     1|
|3     |c_addsub_y   |     1|
|4     |mult_gen_xa  |     1|
|5     |mult_gen_xb  |     1|
|6     |BUFG         |     1|
|7     |LUT1         |     2|
|8     |LUT2         |     2|
|9     |LUT3         |     4|
|10    |LUT4         |     2|
|11    |LUT5         |    29|
|12    |LUT6         |     5|
|13    |SRL16E       |    27|
|14    |FDRE         |    64|
|15    |IBUF         |    49|
|16    |OBUF         |    27|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------+------+
|      |Instance                           |Module                     |Cells |
+------+-----------------------------------+---------------------------+------+
|1     |top                                |                           |   306|
|2     |  delay_pixel                      |delay_line__parameterized0 |    96|
|3     |    \(null)[0].(null)[0].reg_i_j   |register_6                 |     1|
|4     |    \(null)[0].(null)[10].reg_i_j  |register_7                 |     1|
|5     |    \(null)[0].(null)[11].reg_i_j  |register_8                 |     1|
|6     |    \(null)[0].(null)[12].reg_i_j  |register_9                 |     1|
|7     |    \(null)[0].(null)[13].reg_i_j  |register_10                |     1|
|8     |    \(null)[0].(null)[14].reg_i_j  |register_11                |     1|
|9     |    \(null)[0].(null)[15].reg_i_j  |register_12                |     1|
|10    |    \(null)[0].(null)[16].reg_i_j  |register_13                |     1|
|11    |    \(null)[0].(null)[17].reg_i_j  |register_14                |     1|
|12    |    \(null)[0].(null)[18].reg_i_j  |register_15                |     1|
|13    |    \(null)[0].(null)[19].reg_i_j  |register_16                |     1|
|14    |    \(null)[0].(null)[1].reg_i_j   |register_17                |     1|
|15    |    \(null)[0].(null)[20].reg_i_j  |register_18                |     1|
|16    |    \(null)[0].(null)[21].reg_i_j  |register_19                |     1|
|17    |    \(null)[0].(null)[22].reg_i_j  |register_20                |     1|
|18    |    \(null)[0].(null)[23].reg_i_j  |register_21                |     1|
|19    |    \(null)[0].(null)[2].reg_i_j   |register_22                |     1|
|20    |    \(null)[0].(null)[3].reg_i_j   |register_23                |     1|
|21    |    \(null)[0].(null)[4].reg_i_j   |register_24                |     1|
|22    |    \(null)[0].(null)[5].reg_i_j   |register_25                |     1|
|23    |    \(null)[0].(null)[6].reg_i_j   |register_26                |     1|
|24    |    \(null)[0].(null)[7].reg_i_j   |register_27                |     1|
|25    |    \(null)[0].(null)[8].reg_i_j   |register_28                |     1|
|26    |    \(null)[0].(null)[9].reg_i_j   |register_29                |     1|
|27    |    \(null)[5].(null)[0].reg_i_j   |register_30                |     1|
|28    |    \(null)[5].(null)[10].reg_i_j  |register_31                |     1|
|29    |    \(null)[5].(null)[11].reg_i_j  |register_32                |     1|
|30    |    \(null)[5].(null)[12].reg_i_j  |register_33                |     1|
|31    |    \(null)[5].(null)[13].reg_i_j  |register_34                |     1|
|32    |    \(null)[5].(null)[14].reg_i_j  |register_35                |     1|
|33    |    \(null)[5].(null)[15].reg_i_j  |register_36                |     1|
|34    |    \(null)[5].(null)[16].reg_i_j  |register_37                |     1|
|35    |    \(null)[5].(null)[17].reg_i_j  |register_38                |     1|
|36    |    \(null)[5].(null)[18].reg_i_j  |register_39                |     1|
|37    |    \(null)[5].(null)[19].reg_i_j  |register_40                |     1|
|38    |    \(null)[5].(null)[1].reg_i_j   |register_41                |     1|
|39    |    \(null)[5].(null)[20].reg_i_j  |register_42                |     1|
|40    |    \(null)[5].(null)[21].reg_i_j  |register_43                |     1|
|41    |    \(null)[5].(null)[22].reg_i_j  |register_44                |     1|
|42    |    \(null)[5].(null)[23].reg_i_j  |register_45                |     1|
|43    |    \(null)[5].(null)[2].reg_i_j   |register_46                |     1|
|44    |    \(null)[5].(null)[3].reg_i_j   |register_47                |     1|
|45    |    \(null)[5].(null)[4].reg_i_j   |register_48                |     1|
|46    |    \(null)[5].(null)[5].reg_i_j   |register_49                |     1|
|47    |    \(null)[5].(null)[6].reg_i_j   |register_50                |     1|
|48    |    \(null)[5].(null)[7].reg_i_j   |register_51                |     1|
|49    |    \(null)[5].(null)[8].reg_i_j   |register_52                |     1|
|50    |    \(null)[5].(null)[9].reg_i_j   |register_53                |     1|
|51    |    \(null)[6].(null)[0].reg_i_j   |register_54                |     2|
|52    |    \(null)[6].(null)[10].reg_i_j  |register_55                |     2|
|53    |    \(null)[6].(null)[11].reg_i_j  |register_56                |     2|
|54    |    \(null)[6].(null)[12].reg_i_j  |register_57                |     2|
|55    |    \(null)[6].(null)[13].reg_i_j  |register_58                |     2|
|56    |    \(null)[6].(null)[14].reg_i_j  |register_59                |     2|
|57    |    \(null)[6].(null)[15].reg_i_j  |register_60                |     2|
|58    |    \(null)[6].(null)[16].reg_i_j  |register_61                |     2|
|59    |    \(null)[6].(null)[17].reg_i_j  |register_62                |     2|
|60    |    \(null)[6].(null)[18].reg_i_j  |register_63                |     2|
|61    |    \(null)[6].(null)[19].reg_i_j  |register_64                |     2|
|62    |    \(null)[6].(null)[1].reg_i_j   |register_65                |     2|
|63    |    \(null)[6].(null)[20].reg_i_j  |register_66                |     2|
|64    |    \(null)[6].(null)[21].reg_i_j  |register_67                |     2|
|65    |    \(null)[6].(null)[22].reg_i_j  |register_68                |     2|
|66    |    \(null)[6].(null)[23].reg_i_j  |register_69                |     2|
|67    |    \(null)[6].(null)[2].reg_i_j   |register_70                |     2|
|68    |    \(null)[6].(null)[3].reg_i_j   |register_71                |     2|
|69    |    \(null)[6].(null)[4].reg_i_j   |register_72                |     2|
|70    |    \(null)[6].(null)[5].reg_i_j   |register_73                |     2|
|71    |    \(null)[6].(null)[6].reg_i_j   |register_74                |     2|
|72    |    \(null)[6].(null)[7].reg_i_j   |register_75                |     2|
|73    |    \(null)[6].(null)[8].reg_i_j   |register_76                |     2|
|74    |    \(null)[6].(null)[9].reg_i_j   |register_77                |     2|
|75    |  delay_synchronize                |delay_line                 |     7|
|76    |    \(null)[0].(null)[1].reg_i_j   |register                   |     1|
|77    |    \(null)[5].(null)[0].reg_i_j   |register_0                 |     1|
|78    |    \(null)[5].(null)[1].reg_i_j   |register_1                 |     1|
|79    |    \(null)[5].(null)[2].reg_i_j   |register_2                 |     1|
|80    |    \(null)[6].(null)[0].reg_i_j   |register_3                 |     1|
|81    |    \(null)[6].(null)[1].reg_i_j   |register_4                 |     1|
|82    |    \(null)[6].(null)[2].reg_i_j   |register_5                 |     1|
+------+-----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 771.719 ; gain = 175.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 771.719 ; gain = 502.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 776.012 ; gain = 518.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/Krasnal/Desktop/Wegrzyn/lab7/vis_circle/vis_circle.runs/synth_1/vis_circle.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vis_circle_utilization_synth.rpt -pb vis_circle_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 776.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 24 09:33:55 2018...
