
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `UART_rx'. Setting top module to UART_rx.

2.1. Analyzing design hierarchy..
Top module:  \UART_rx

2.2. Analyzing design hierarchy..
Top module:  \UART_rx
Removed 0 unused modules.
Module UART_rx directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== UART_rx ===

   Number of wires:                 75
   Number of wire bits:            404
   Number of public wires:          25
   Number of public wire bits:     173
   Number of ports:                  5
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $add                            3
     $anyinit                        3
     $anyseq                         5
     $assume                         1
     $cover                          1
     $eq                             8
     $ff                             3
     $logic_not                      1
     $mux                           38
     $not                            1
     $pmux                           5
     $reduce_or                      3

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module UART_rx.

End of script. Logfile hash: d2a4064c07, CPU: user 0.00s system 0.01s, MEM: 16.36 MB peak
Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 63% 2x write_smt2 (0 sec), 27% 2x read_rtlil (0 sec), ...
