<!DOCTYPE html>
<html lang="zh" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>【密码工程】硬件实现 Grain128 流密码算法 | Smera1d0&#39;s Blog</title>
<meta name="keywords" content="Crypto">
<meta name="description" content="遇到的问题：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想
解决方法：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。">
<meta name="author" content="Mi Yu">
<link rel="canonical" href="https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8B%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0-grain-128-%E6%B5%81%E5%AF%86%E7%A0%81%E7%AE%97%E6%B3%95/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.1177da16a1739f190e057514e064f8db2d8afc2d55d64e8039de8d7a026efe2c.css" integrity="sha256-EXfaFqFznxkOBXUU4GT42y2K/C1V1k6AOd6NegJu/iw=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://smera1d0.github.io/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://smera1d0.github.io/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://smera1d0.github.io/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://smera1d0.github.io/apple-touch-icon.png">
<link rel="mask-icon" href="https://smera1d0.github.io/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="zh" href="https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8B%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0-grain-128-%E6%B5%81%E5%AF%86%E7%A0%81%E7%AE%97%E6%B3%95/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
    <style>
        @media (prefers-color-scheme: dark) {
            :root {
                --theme: rgb(29, 30, 32);
                --entry: rgb(46, 46, 51);
                --primary: rgb(218, 218, 219);
                --secondary: rgb(155, 156, 157);
                --tertiary: rgb(65, 66, 68);
                --content: rgb(196, 196, 197);
                --code-block-bg: rgb(46, 46, 51);
                --code-bg: rgb(55, 56, 62);
                --border: rgb(51, 51, 51);
            }

            .list {
                background: var(--theme);
            }

            .list:not(.dark)::-webkit-scrollbar-track {
                background: 0 0;
            }

            .list:not(.dark)::-webkit-scrollbar-thumb {
                border-color: var(--theme);
            }
        }

    </style>
</noscript><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/katex.min.css" integrity="sha384-bYdxxUwYipFNohQlHt0bjN/LCpueqWz13HufFEV1SUatKs1cm4L6fFgCi1jT643X" crossorigin="anonymous">
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/katex.min.js" integrity="sha384-Qsn9KnoKISj6dI8g7p1HBlNpVx0I8p1SvlwOldgi3IorMle61nQy4zEahWYtljaz" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/contrib/auto-render.min.js" integrity="sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05" crossorigin="anonymous"></script>
<script>
    document.addEventListener("DOMContentLoaded", function() {
        renderMathInElement(document.body, {
          
          
          delimiters: [
              {left: '$$', right: '$$', display: true},
              {left: '$', right: '$', display: false}
          ],
          
          throwOnError : false
        });
    });
</script><meta property="og:title" content="【密码工程】硬件实现 Grain128 流密码算法" />
<meta property="og:description" content="遇到的问题：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想
解决方法：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8B%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0-grain-128-%E6%B5%81%E5%AF%86%E7%A0%81%E7%AE%97%E6%B3%95/" /><meta property="og:image" content="https://smera1d0.github.io/images/papermod-cover.png"/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2024-02-17T00:00:00+00:00" />
<meta property="article:modified_time" content="2024-02-17T00:00:00+00:00" />

<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content="https://smera1d0.github.io/images/papermod-cover.png"/>

<meta name="twitter:title" content="【密码工程】硬件实现 Grain128 流密码算法"/>
<meta name="twitter:description" content="遇到的问题：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想
解决方法：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。"/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://smera1d0.github.io/posts/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "【密码工程】硬件实现 Grain128 流密码算法",
      "item": "https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8B%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0-grain-128-%E6%B5%81%E5%AF%86%E7%A0%81%E7%AE%97%E6%B3%95/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【密码工程】硬件实现 Grain128 流密码算法",
  "name": "【密码工程】硬件实现 Grain128 流密码算法",
  "description": "遇到的问题：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想\n解决方法：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。\n",
  "keywords": [
    "Crypto"
  ],
  "articleBody": "遇到的问题：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想\n解决方法：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。\n实验报告亮点：在波形图中直观地展示出 Grain128 算法初始化和输出的过程，同时设计了很多标志位，来记录每个阶段的结束过程。\n实验环境 Ubuntu 22.04.4 LTS (wsl2) iverilog 11.0 (stable) GTKWave Analyzer v3.3.104 vscode 算法原理 Grain算法是一种基于寄存器的流密码算法，其设计思路主要包括三个部分：序列产生、密钥更新和密钥生成。在序列产生过程中，通过线性反馈移位寄存器（LFSR）和非线性反馈移位寄存器（NFSR）产生伪随机序列。密钥更新过程使用非线性函数对寄存器中的数据进行变换和混合。密钥生成过程使用产生的伪随机序列与明文进行异或运算，得到密文。\n算法流程 其中，$f(x)$，$g(x)$，$h(x)$，如下所示：\n线性反馈移位寄存器(LFSR)的反馈多项式$f(x)$ $$ f(x) = 1 + x^{32} + x^{47} + x^{58} + x^{90} + x^{121} + x^{128} $$\n非线性反馈移位寄存器 (NFSR) 的反馈多项式 $g(x)$ $$ g(x) = 1 + x^{32} + x^{37} + x^{72} + x^{102} + x^{128} + x^{44}x^{60} + x^{61}x^{125} + x^{63}x^{67} + x^{69}x^{101} + x^{80}x^{88} + x^{110}x^{111} + x^{115}x^{117} $$\n布尔函数 $h(x)$ $$ h(x) = x_0x_1 + x_2x_3 + x_4x_5 + x_6x_7 + x_0x_4x_8 $$\n输出$z_i$ $$ z_i = \\sum_{j \\in A} b_{i+j} + h(x) + s_{i+93}\\ 其中~A = {2, 15, 36, 45, 64, 73, 89} $$\n1. 密钥key和IV初始化 LFSR的前96位装载IV的96位，剩余的32位填充为1。 NFSR装载128位的密钥。 密钥和IV加载后，密码运行256次时钟周期，但不生成密钥流，而是反馈输出并与LFSR和NFSR的输入异或。 2. 移位寄存器的更新 LFSR使用一个128阶的原始多项式进行更新，确保密钥流的统计性质良好，并提供较长的周期。 NFSR通过一个非线性反馈函数更新，提供了额外的非线性来增强密码的安全性。 3. 输出函数 输出函数从LFSR和NFSR的多个位中获取输入，并通过布尔函数 $h(x)$ 生成一个输出位。这个输出位与从寄存器中选择的其他位相加，最终生成密钥流。 4. 密钥流生成 在完成初始化后，系统开始正常工作，LFSR和NFSR按固定步数更新，每个时钟周期输出1位密钥流。 算法实现 项目结构 ➜ Grain128 tree . ├── grain128.v ├── grain128.vcd ├── grain128.vvp └── grain128_tb.v grain128.v：Grain128 算法的 Verilog 源代码 grain128_tb.v：测试平台，用于验证算法的设计 grain128.vvp：由 Verilog 编译器生成的仿真可执行文件 grain128.vcd：仿真产生的波形文件，用于分析信号变化 Grain128 算法的verilog实现 Grain128模块声明 module grain128( input wire clk, input wire reset, input wire [127:0] key, input wire [95:0] iv, output reg keystream ); clk：时钟信号，携带时钟脉冲信号来驱动整个电路的同步操作。 reset：复位信号，用于算法的启动。 key：大小为128bit，用于输入算法的密钥。 iv：大小为96bit，用于输入初始向量。 keystream：输出信号，用于输入生成的密钥流。 其他变量说明 reg [127:0] LFSR; //LFSR寄存器 reg [127:0] NFSR; //NFSR寄存器 wire FEEDBACK_LFSR; //存储经过LFSR反馈多项式后的结果 wire FEEDBACK_NFSR; //存储经过NFSR反馈多项式后的结果 reg [7:0] init_counter; //用于算法初始化的计数器 reg [127:0] counter; //记录反馈总次数的计数器 reg init_done; //记录初始化是否完成的标志位 反馈多项式以及输出$z_i$实现 $h(x)$ function h; input [127:0] LFSR,NFSR; begin //h(x)=b12*S8+S13*S12+b95*S42+b60*S79+b12*b95*S94 h = NFSR[12] ^ LFSR[8] ^ (LFSR[13] \u0026 LFSR[12]) ^ (NFSR[95] \u0026 LFSR[42]) ^ (LFSR[60] \u0026 LFSR[79]) ^ (NFSR[12] \u0026 NFSR[95] \u0026 LFSR[94]); end endfunction $f(x)$ //f(x)=1+x^32+x^47+x^58+x^90+x^121+x^128 assign FEEDBACK_LFSR = LFSR[0] ^ LFSR[32] ^ LFSR[47] ^ LFSR[58] ^ LFSR[90] ^ LFSR[121] ^LFSR[127]; $g(x)$ //g(x)=1+x^32+x^37+x^72+x^102+x^128+x^44x^60+x^61x^125+x^63x^67x^69x^101+x^80x^88+x^110x^111+x^115x^117+x^40x^50x^58x^101+x^103x^104x^106+x^33x^35x^36x^40 assign FEEDBACK_NFSR = NFSR[0] ^ NFSR[32] ^ NFSR[37] ^ NFSR[72] ^ NFSR[102] ^ NFSR[127] ^ (NFSR[44] \u0026 NFSR[60]) ^ (NFSR[61] \u0026 NFSR[125]) ^ (NFSR[63] \u0026 NFSR[67] \u0026 NFSR[69] \u0026 NFSR[101]) ^ (NFSR[80] \u0026 NFSR[88]) ^ (NFSR[110] \u0026 NFSR[111]) ^ (NFSR[115] \u0026 NFSR[117]) ^ (NFSR[40] \u0026 NFSR[50] \u0026 NFSR[58] \u0026 NFSR[101]) ^ (NFSR[103] \u0026 NFSR[104] \u0026 NFSR[106]) ^ (NFSR[33] \u0026 NFSR[35] \u0026 NFSR[36] \u0026 NFSR[40]); 输出$z_i$ $$ z_i = \\sum_{j \\in A} b_{i+j} + h(x) + s_{i+93}\\ 其中~A = {2, 15, 36, 45, 64, 73, 89} $$\nwire Output = NFSR[(2+counter)%128] ^ NFSR[(15+counter)%128] ^ NFSR[(36+counter)%128] ^ NFSR[(45+counter)%128] ^ NFSR[(64+counter)%128] ^ NFSR[(73+counter)%128] ^ NFSR[(89+counter)%128] ^ h(LFSR, NFSR) ^ LFSR[(93+counter)%128] 算法流程实现 always @(posedge clk or posedge reset) begin // 参数初始化 if (reset) begin LFSR \u003c= {iv, 32'hFFFF_FFFF}; NFSR \u003c= key; init_counter \u003c= 8'd0; init_done \u003c= 1'b0; counter \u003c= 128'h0; keystream \u003c= 1'b0; end // 256次初始化 else if(!init_done) begin LFSR \u003c= {LFSR[126:0], FEEDBACK_LFSR}; // LFSR移位并引入反馈 NFSR \u003c= {NFSR[126:0], FEEDBACK_NFSR}; // NFSR移位并引入反馈 init_counter \u003c= init_counter + 1; counter \u003c= counter + 1; if (init_counter == 8'd255) begin init_done \u003c= 1'b1; // 当初始化计数器为255时，将init_done设置为1 end end else begin LFSR \u003c= {LFSR[126:0], FEEDBACK_LFSR}; NFSR \u003c= {NFSR[126:0], FEEDBACK_NFSR}; counter \u003c= counter + 1; keystream \u003c= Output; // 生成密钥流 end end 编写testbench module testbench; reg clk; reg reset; reg [127:0] key; reg [95:0] iv; wire keystream; reg [8:0] init_counter; // 扩展为9位计数器以计数256次初始化时钟周期 reg init_done; // 标志位，标识初始化是否完成 grain128 uut( .clk(clk), .reset(reset), .key(key), .iv(iv), .keystream(keystream) ); always #5 clk = ~clk; initial begin // 指定生成的VCD文件 $dumpfile(\"grain128.vcd\"); // 开始记录波形数据 $dumpvars(0, testbench); clk = 0; reset = 1; init_counter = 0; init_done = 0; key = 128'h0123456789ABCDEF0123456789ABCDEF; iv = 96'hABCDEF0123456789ABCDEF; $display(\"Starting Grain128 Testbench\"); // 100时间单位时将复位信号置为0 #100 reset = 0; end always @(posedge clk) begin // 当reset解除后，开始计数 if (!reset \u0026\u0026 !init_done) begin if (init_counter \u003c 256) begin init_counter \u003c= init_counter + 1; // 初始化阶段递增计数 end else if (init_counter == 256) begin $display(\"Initialization complete at time %0t\", $time); init_done \u003c= 1; // 设置标志位，表示初始化完成 end end end always @(posedge clk) begin // 当初始化完成后，开始显示密钥流 if (init_done) begin $display(\"Keystream at time %0t: %b\", $time, keystream); end end initial begin // 运行一定时间后结束仿真 #5000; $display(\"Grain128 Testbench finished\"); $finish; end endmodule 编译运行 使用命令iverilog -o grain128.vvp grain128_tb.v grain128.v编译并生成可执行文件 使用命令vvp -n grain128.vvp来运行可执行文件 使用命令gtkwave grain128.vcd查看生成的波形文件 运行结果 在256轮初始化后，开始输出密钥流，如下图所示：\n波形图 使用 gtkwave 查看生成的波形文件，如下图所示：\nclk为时钟信号，reset为复位信号，当reset为低电平时，移位寄存器开始更新，同时初始化计数器开始计数，当初始化计数器为255时，初始化完成，init_done置为1，如下图：\n此时开始输出密钥流，可以发现与上面的运行结果相吻合。\n总结 我们使用硬件编程语言verilog实现了一个流密码算法——Grain128，并编写了testbench进行了测试，借助工具iverilog和gtkwave，实现了仿真并查看运行时的波形图，Grain128是一个轻量化的硬件高效的流密码算法，具有很低的门数消耗，同时通过LFSR提供的线性随机性和NFSR提供的非线性随机性组合生成密钥流，确保了安全性，同时保持了极小的硬件占用。通过本次实验，我进一步理解了轻量级密码算法在硬件上的实现方式，并对流密码算法有了更加深刻的理解。\n",
  "wordCount" : "2380",
  "inLanguage": "zh",
  "datePublished": "2024-02-17T00:00:00Z",
  "dateModified": "2024-02-17T00:00:00Z",
  "author":{
    "@type": "Person",
    "name": "Mi Yu"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8B%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0-grain-128-%E6%B5%81%E5%AF%86%E7%A0%81%E7%AE%97%E6%B3%95/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Smera1d0's Blog",
    "logo": {
      "@type": "ImageObject",
      "url": "https://smera1d0.github.io/favicon.ico"
    }
  }
}
</script>
</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    } else if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    } else if (window.matchMedia('(prefers-color-scheme: dark)').matches) {
        document.body.classList.add('dark');
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://smera1d0.github.io/" accesskey="h" title="Smera1d0&#39;s Blog (Alt + H)">Smera1d0&#39;s Blog</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
                <ul class="lang-switch"><li>|</li>
                    <li>
                        <a href="https://smera1d0.github.io/en/" title="English"
                            aria-label="English">English</a>
                    </li>
                </ul>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://smera1d0.github.io/archives" title="归档">
                    <span>归档</span>
                </a>
            </li>
            <li>
                <a href="https://smera1d0.github.io/search/" title="搜索">
                    <span>搜索</span>
                </a>
            </li>
            <li>
                <a href="https://smera1d0.github.io/tags/" title="标签">
                    <span>标签</span>
                </a>
            </li>
            <li>
                <a href="https://github.com/adityatelange/hugo-PaperMod/wiki/" title="WiKi">
                    <span>WiKi</span>&nbsp;
                    <svg fill="none" shape-rendering="geometricPrecision" stroke="currentColor" stroke-linecap="round"
                        stroke-linejoin="round" stroke-width="2.5" viewBox="0 0 24 24" height="12" width="12">
                        <path d="M18 13v6a2 2 0 01-2 2H5a2 2 0 01-2-2V8a2 2 0 012-2h6"></path>
                        <path d="M15 3h6v6"></path>
                        <path d="M10 14L21 3"></path>
                    </svg>
                </a>
            </li>
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    <div class="breadcrumbs"><a href="https://smera1d0.github.io/">主页</a>&nbsp;»&nbsp;<a href="https://smera1d0.github.io/posts/">Posts</a></div>
    <h1 class="post-title entry-hint-parent">
      【密码工程】硬件实现 Grain128 流密码算法
    </h1>
    <div class="post-meta"><span title='2024-02-17 00:00:00 +0000 UTC'>二月 17, 2024</span>&nbsp;·&nbsp;5 分钟&nbsp;·&nbsp;Mi Yu&nbsp;|&nbsp;<a href="https://github.com/smera1d0/smera1d0.github.io/tree/main/posts/posts/%e3%80%90%e5%af%86%e7%a0%81%e5%b7%a5%e7%a8%8b%e3%80%91%e7%a1%ac%e4%bb%b6%e5%ae%9e%e7%8e%b0%20Grain%20128%20%e6%b5%81%e5%af%86%e7%a0%81%e7%ae%97%e6%b3%95.md" rel="noopener noreferrer" target="_blank">Suggest Changes</a>

</div>
  </header> <div class="toc">
    <details  open>
        <summary accesskey="c" title="(Alt + C)">
            <span class="details">目录</span>
        </summary>

        <div class="inner"><ul>
                <li>
                    <a href="#%e5%ae%9e%e9%aa%8c%e7%8e%af%e5%a2%83" aria-label="实验环境">实验环境</a></li>
                <li>
                    <a href="#%e7%ae%97%e6%b3%95%e5%8e%9f%e7%90%86" aria-label="算法原理">算法原理</a></li>
                <li>
                    <a href="#%e7%ae%97%e6%b3%95%e6%b5%81%e7%a8%8b" aria-label="算法流程">算法流程</a><ul>
                        
                <li>
                    <a href="#1-%e5%af%86%e9%92%a5key%e5%92%8civ%e5%88%9d%e5%a7%8b%e5%8c%96" aria-label="1. 密钥key和IV初始化">1. 密钥key和IV初始化</a></li>
                <li>
                    <a href="#2-%e7%a7%bb%e4%bd%8d%e5%af%84%e5%ad%98%e5%99%a8%e7%9a%84%e6%9b%b4%e6%96%b0" aria-label="2. 移位寄存器的更新">2. 移位寄存器的更新</a></li>
                <li>
                    <a href="#3-%e8%be%93%e5%87%ba%e5%87%bd%e6%95%b0" aria-label="3. 输出函数">3. 输出函数</a></li>
                <li>
                    <a href="#4-%e5%af%86%e9%92%a5%e6%b5%81%e7%94%9f%e6%88%90" aria-label="4. 密钥流生成">4. 密钥流生成</a></li></ul>
                </li>
                <li>
                    <a href="#%e7%ae%97%e6%b3%95%e5%ae%9e%e7%8e%b0" aria-label="算法实现">算法实现</a><ul>
                        
                <li>
                    <a href="#%e9%a1%b9%e7%9b%ae%e7%bb%93%e6%9e%84" aria-label="项目结构">项目结构</a></li>
                <li>
                    <a href="#grain128-%e7%ae%97%e6%b3%95%e7%9a%84verilog%e5%ae%9e%e7%8e%b0" aria-label="Grain128 算法的verilog实现">Grain128 算法的verilog实现</a><ul>
                        
                <li>
                    <a href="#grain128%e6%a8%a1%e5%9d%97%e5%a3%b0%e6%98%8e" aria-label="Grain128模块声明">Grain128模块声明</a></li>
                <li>
                    <a href="#%e5%85%b6%e4%bb%96%e5%8f%98%e9%87%8f%e8%af%b4%e6%98%8e" aria-label="其他变量说明">其他变量说明</a></li>
                <li>
                    <a href="#%e5%8f%8d%e9%a6%88%e5%a4%9a%e9%a1%b9%e5%bc%8f%e4%bb%a5%e5%8f%8a%e8%be%93%e5%87%baz_i%e5%ae%9e%e7%8e%b0" aria-label="反馈多项式以及输出$z_i$实现">反馈多项式以及输出$z_i$实现</a></li>
                <li>
                    <a href="#%e7%ae%97%e6%b3%95%e6%b5%81%e7%a8%8b%e5%ae%9e%e7%8e%b0" aria-label="算法流程实现">算法流程实现</a></li></ul>
                </li>
                <li>
                    <a href="#%e7%bc%96%e5%86%99testbench" aria-label="编写testbench">编写testbench</a></li></ul>
                </li>
                <li>
                    <a href="#%e7%bc%96%e8%af%91%e8%bf%90%e8%a1%8c" aria-label="编译运行">编译运行</a><ul>
                        
                <li>
                    <a href="#%e8%bf%90%e8%a1%8c%e7%bb%93%e6%9e%9c" aria-label="运行结果">运行结果</a></li>
                <li>
                    <a href="#%e6%b3%a2%e5%bd%a2%e5%9b%be" aria-label="波形图">波形图</a></li></ul>
                </li>
                <li>
                    <a href="#%e6%80%bb%e7%bb%93" aria-label="总结">总结</a>
                </li>
            </ul>
        </div>
    </details>
</div>

  <div class="post-content"><p><strong>遇到的问题</strong>：verilog 语言在设计循环时不能采用类似 C 语言中的 for 循环的设计思想</p>
<p><strong>解决方法</strong>：通过设置计数器和标志位来解决，当计数器到达设定的值时，改变标志位，检测到标志位改变时，退出循环。</p>
<p><strong>实验报告亮点</strong>：在波形图中直观地展示出 Grain128 算法初始化和输出的过程，同时设计了很多标志位，来记录每个阶段的结束过程。</p>
<hr>
<h2 id="实验环境">实验环境<a hidden class="anchor" aria-hidden="true" href="#实验环境">#</a></h2>
<ul>
<li>Ubuntu 22.04.4 LTS (wsl2)</li>
<li>iverilog 11.0 (stable)</li>
<li>GTKWave Analyzer v3.3.104</li>
<li>vscode</li>
</ul>
<h2 id="算法原理">算法原理<a hidden class="anchor" aria-hidden="true" href="#算法原理">#</a></h2>
<p>Grain算法是一种基于寄存器的流密码算法，其设计思路主要包括三个部分：序列产生、密钥更新和密钥生成。在序列产生过程中，通过线性反馈移位寄存器（LFSR）和非线性反馈移位寄存器（NFSR）产生伪随机序列。密钥更新过程使用非线性函数对寄存器中的数据进行变换和混合。密钥生成过程使用产生的伪随机序列与明文进行异或运算，得到密文。</p>
<h2 id="算法流程">算法流程<a hidden class="anchor" aria-hidden="true" href="#算法流程">#</a></h2>
<img src="https://s2.loli.net/2025/02/17/hwkCoGy59R1ZHFf.png" alt="image-20240929172707732" style="zoom: 67%;" />
<p>其中，$f(x)$，$g(x)$，$h(x)$，如下所示：</p>
<ul>
<li>线性反馈移位寄存器(LFSR)的反馈多项式$f(x)$</li>
</ul>
<p>$$
f(x) = 1 + x^{32} + x^{47} + x^{58} + x^{90} + x^{121} + x^{128}
$$</p>
<ul>
<li>非线性反馈移位寄存器 (NFSR) 的反馈多项式 $g(x)$</li>
</ul>
<p>$$
g(x) = 1 + x^{32} + x^{37} + x^{72} + x^{102} + x^{128} + x^{44}x^{60} + x^{61}x^{125} + x^{63}x^{67} + x^{69}x^{101} + x^{80}x^{88} + x^{110}x^{111} + x^{115}x^{117}
$$</p>
<ul>
<li>布尔函数 $h(x)$</li>
</ul>
<p>$$
h(x) = x_0x_1 + x_2x_3 + x_4x_5 + x_6x_7 + x_0x_4x_8
$$</p>
<ul>
<li>输出$z_i$</li>
</ul>
<p>$$
z_i = \sum_{j \in A} b_{i+j} + h(x) + s_{i+93}\
其中~A = {2, 15, 36, 45, 64, 73, 89}
$$</p>
<h3 id="1-密钥key和iv初始化">1. 密钥key和IV初始化<a hidden class="anchor" aria-hidden="true" href="#1-密钥key和iv初始化">#</a></h3>
<ul>
<li>LFSR的前96位装载IV的96位，剩余的32位填充为1。</li>
<li>NFSR装载128位的密钥。</li>
<li>密钥和IV加载后，密码运行256次时钟周期，但不生成密钥流，而是反馈输出并与LFSR和NFSR的输入异或。</li>
</ul>
<h3 id="2-移位寄存器的更新">2. 移位寄存器的更新<a hidden class="anchor" aria-hidden="true" href="#2-移位寄存器的更新">#</a></h3>
<ul>
<li>LFSR使用一个128阶的原始多项式进行更新，确保密钥流的统计性质良好，并提供较长的周期。</li>
<li>NFSR通过一个非线性反馈函数更新，提供了额外的非线性来增强密码的安全性。</li>
</ul>
<h3 id="3-输出函数">3. 输出函数<a hidden class="anchor" aria-hidden="true" href="#3-输出函数">#</a></h3>
<ul>
<li>输出函数从LFSR和NFSR的多个位中获取输入，并通过布尔函数 $h(x)$ 生成一个输出位。这个输出位与从寄存器中选择的其他位相加，最终生成密钥流。</li>
</ul>
<h3 id="4-密钥流生成">4. 密钥流生成<a hidden class="anchor" aria-hidden="true" href="#4-密钥流生成">#</a></h3>
<ul>
<li>在完成初始化后，系统开始正常工作，LFSR和NFSR按固定步数更新，每个时钟周期输出1位密钥流。</li>
</ul>
<h2 id="算法实现">算法实现<a hidden class="anchor" aria-hidden="true" href="#算法实现">#</a></h2>
<h3 id="项目结构">项目结构<a hidden class="anchor" aria-hidden="true" href="#项目结构">#</a></h3>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-bash" data-lang="bash"><span class="line"><span class="cl">➜  Grain128 tree
</span></span><span class="line"><span class="cl">.
</span></span><span class="line"><span class="cl">├── grain128.v
</span></span><span class="line"><span class="cl">├── grain128.vcd
</span></span><span class="line"><span class="cl">├── grain128.vvp
</span></span><span class="line"><span class="cl">└── grain128_tb.v
</span></span></code></pre></div><ul>
<li><code>grain128.v</code>：Grain128 算法的 Verilog 源代码</li>
<li><code>grain128_tb.v</code>：测试平台，用于验证算法的设计</li>
<li><code>grain128.vvp</code>：由 Verilog 编译器生成的仿真可执行文件</li>
<li><code>grain128.vcd</code>：仿真产生的波形文件，用于分析信号变化</li>
</ul>
<h3 id="grain128-算法的verilog实现">Grain128 算法的verilog实现<a hidden class="anchor" aria-hidden="true" href="#grain128-算法的verilog实现">#</a></h3>
<h4 id="grain128模块声明">Grain128模块声明<a hidden class="anchor" aria-hidden="true" href="#grain128模块声明">#</a></h4>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">module</span> <span class="n">grain128</span><span class="p">(</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="kt">wire</span> <span class="n">clk</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="kt">wire</span> <span class="n">reset</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">key</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="kt">wire</span> <span class="p">[</span><span class="mh">95</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">iv</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">output</span> <span class="kt">reg</span> <span class="n">keystream</span>
</span></span><span class="line"><span class="cl"><span class="p">);</span>
</span></span></code></pre></div><ul>
<li><code>clk</code>：时钟信号，携带时钟脉冲信号来驱动整个电路的同步操作。</li>
<li><code>reset</code>：复位信号，用于算法的启动。</li>
<li><code>key</code>：大小为128bit，用于输入算法的密钥。</li>
<li><code>iv</code>：大小为96bit，用于输入初始向量。</li>
<li><code>keystream</code>：输出信号，用于输入生成的密钥流。</li>
</ul>
<h4 id="其他变量说明">其他变量说明<a hidden class="anchor" aria-hidden="true" href="#其他变量说明">#</a></h4>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="kt">reg</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">LFSR</span><span class="p">;</span> <span class="c1">//LFSR寄存器
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">reg</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">NFSR</span><span class="p">;</span> <span class="c1">//NFSR寄存器
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">wire</span> <span class="n">FEEDBACK_LFSR</span><span class="p">;</span> <span class="c1">//存储经过LFSR反馈多项式后的结果
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">wire</span> <span class="n">FEEDBACK_NFSR</span><span class="p">;</span> <span class="c1">//存储经过NFSR反馈多项式后的结果
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">init_counter</span><span class="p">;</span> <span class="c1">//用于算法初始化的计数器
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">reg</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span> <span class="c1">//记录反馈总次数的计数器
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">reg</span> <span class="n">init_done</span><span class="p">;</span> <span class="c1">//记录初始化是否完成的标志位
</span></span></span></code></pre></div><h4 id="反馈多项式以及输出z_i实现">反馈多项式以及输出$z_i$实现<a hidden class="anchor" aria-hidden="true" href="#反馈多项式以及输出z_i实现">#</a></h4>
<ul>
<li>$h(x)$</li>
</ul>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">function</span> <span class="n">h</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">LFSR</span><span class="p">,</span><span class="n">NFSR</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="c1">//h(x)=b12*S8+S13*S12+b95*S42+b60*S79+b12*b95*S94
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>         <span class="n">h</span> <span class="o">=</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">8</span><span class="p">]</span> <span class="o">^</span> <span class="p">(</span><span class="n">LFSR</span><span class="p">[</span><span class="mh">13</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">12</span><span class="p">])</span> <span class="o">^</span> <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">95</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">42</span><span class="p">])</span> <span class="o">^</span> <span class="p">(</span><span class="n">LFSR</span><span class="p">[</span><span class="mh">60</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">79</span><span class="p">])</span> <span class="o">^</span> <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">12</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">95</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">94</span><span class="p">]);</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>   
</span></span><span class="line"><span class="cl"><span class="k">endfunction</span>
</span></span></code></pre></div><ul>
<li>$f(x)$</li>
</ul>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="c1">//f(x)=1+x^32+x^47+x^58+x^90+x^121+x^128
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="k">assign</span> <span class="n">FEEDBACK_LFSR</span> <span class="o">=</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">47</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">58</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">90</span><span class="p">]</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[</span><span class="mh">121</span><span class="p">]</span> <span class="o">^</span><span class="n">LFSR</span><span class="p">[</span><span class="mh">127</span><span class="p">];</span>
</span></span></code></pre></div><ul>
<li>$g(x)$</li>
</ul>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="c1">//g(x)=1+x^32+x^37+x^72+x^102+x^128+x^44x^60+x^61x^125+x^63x^67x^69x^101+x^80x^88+x^110x^111+x^115x^117+x^40x^50x^58x^101+x^103x^104x^106+x^33x^35x^36x^40
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="k">assign</span> <span class="n">FEEDBACK_NFSR</span> <span class="o">=</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">37</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">72</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">102</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">127</span><span class="p">]</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">44</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">60</span><span class="p">])</span> <span class="o">^</span> <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">61</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">125</span><span class="p">])</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">63</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">67</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">69</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">101</span><span class="p">])</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">80</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">88</span><span class="p">])</span> <span class="o">^</span> <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">110</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">111</span><span class="p">])</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">115</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">117</span><span class="p">])</span> <span class="o">^</span> 
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">40</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">50</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">58</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">101</span><span class="p">])</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">103</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">104</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">106</span><span class="p">])</span> <span class="o">^</span>
</span></span><span class="line"><span class="cl">                       <span class="p">(</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">33</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">35</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">36</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">NFSR</span><span class="p">[</span><span class="mh">40</span><span class="p">]);</span>
</span></span></code></pre></div><ul>
<li>输出$z_i$</li>
</ul>
<p>$$
z_i = \sum_{j \in A} b_{i+j} + h(x) + s_{i+93}\
其中~A = {2, 15, 36, 45, 64, 73, 89}
$$</p>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">Output</span> <span class="o">=</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">2</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">15</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">36</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">45</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">64</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">73</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">NFSR</span><span class="p">[(</span><span class="mh">89</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span> <span class="o">^</span> <span class="n">h</span><span class="p">(</span><span class="n">LFSR</span><span class="p">,</span> <span class="n">NFSR</span><span class="p">)</span> <span class="o">^</span> <span class="n">LFSR</span><span class="p">[(</span><span class="mh">93</span><span class="o">+</span><span class="n">counter</span><span class="p">)</span><span class="o">%</span><span class="mh">128</span><span class="p">]</span>
</span></span></code></pre></div><h4 id="算法流程实现">算法流程实现<a hidden class="anchor" aria-hidden="true" href="#算法流程实现">#</a></h4>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">    <span class="c1">// 参数初始化
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="n">LFSR</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">iv</span><span class="p">,</span> <span class="mh">32&#39;hFFFF</span><span class="n">_FFFF</span><span class="p">};</span>  
</span></span><span class="line"><span class="cl">        <span class="n">NFSR</span> <span class="o">&lt;=</span> <span class="n">key</span><span class="p">;</span>                  
</span></span><span class="line"><span class="cl">        <span class="n">init_counter</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>         
</span></span><span class="line"><span class="cl">        <span class="n">init_done</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>            
</span></span><span class="line"><span class="cl">        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="mh">128&#39;h0</span><span class="p">;</span>             
</span></span><span class="line"><span class="cl">        <span class="n">keystream</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>             
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">    <span class="c1">// 256次初始化
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">init_done</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="n">LFSR</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">LFSR</span><span class="p">[</span><span class="mh">126</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">FEEDBACK_LFSR</span><span class="p">};</span>  <span class="c1">// LFSR移位并引入反馈
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="n">NFSR</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">126</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">FEEDBACK_NFSR</span><span class="p">};</span>  <span class="c1">// NFSR移位并引入反馈
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="n">init_counter</span> <span class="o">&lt;=</span> <span class="n">init_counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="k">if</span> <span class="p">(</span><span class="n">init_counter</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d255</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">            <span class="n">init_done</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>  <span class="c1">// 当初始化计数器为255时，将init_done设置为1
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="k">end</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">    <span class="k">else</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="n">LFSR</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">LFSR</span><span class="p">[</span><span class="mh">126</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">FEEDBACK_LFSR</span><span class="p">};</span>  
</span></span><span class="line"><span class="cl">        <span class="n">NFSR</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">NFSR</span><span class="p">[</span><span class="mh">126</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">FEEDBACK_NFSR</span><span class="p">};</span>  
</span></span><span class="line"><span class="cl">        <span class="n">counter</span> <span class="o">&lt;=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">keystream</span> <span class="o">&lt;=</span> <span class="n">Output</span><span class="p">;</span>  <span class="c1">// 生成密钥流
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="k">end</span>
</span></span><span class="line"><span class="cl"><span class="k">end</span>
</span></span></code></pre></div><h3 id="编写testbench">编写testbench<a hidden class="anchor" aria-hidden="true" href="#编写testbench">#</a></h3>
<div class="highlight"><pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">module</span> <span class="n">testbench</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">reg</span> <span class="n">clk</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">reg</span> <span class="n">reset</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">reg</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">key</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">reg</span> <span class="p">[</span><span class="mh">95</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">iv</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">wire</span> <span class="n">keystream</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="kt">reg</span> <span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">init_counter</span><span class="p">;</span>  <span class="c1">// 扩展为9位计数器以计数256次初始化时钟周期
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>    <span class="kt">reg</span> <span class="n">init_done</span><span class="p">;</span>           <span class="c1">// 标志位，标识初始化是否完成
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>
</span></span><span class="line"><span class="cl">    <span class="n">grain128</span> <span class="n">uut</span><span class="p">(</span>
</span></span><span class="line"><span class="cl">        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
</span></span><span class="line"><span class="cl">        <span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset</span><span class="p">),</span>
</span></span><span class="line"><span class="cl">        <span class="p">.</span><span class="n">key</span><span class="p">(</span><span class="n">key</span><span class="p">),</span>
</span></span><span class="line"><span class="cl">        <span class="p">.</span><span class="n">iv</span><span class="p">(</span><span class="n">iv</span><span class="p">),</span>
</span></span><span class="line"><span class="cl">        <span class="p">.</span><span class="n">keystream</span><span class="p">(</span><span class="n">keystream</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="k">always</span> <span class="p">#</span><span class="mh">5</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">~</span><span class="n">clk</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="k">initial</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="c1">// 指定生成的VCD文件
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="n">$dumpfile</span><span class="p">(</span><span class="s">&#34;grain128.vcd&#34;</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">        <span class="c1">// 开始记录波形数据
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="n">$dumpvars</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span> <span class="n">testbench</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">        <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">init_counter</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">init_done</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>  
</span></span><span class="line"><span class="cl">        <span class="n">key</span> <span class="o">=</span> <span class="mh">128&#39;h0123456789ABCDEF0123456789ABCDEF</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="n">iv</span> <span class="o">=</span> <span class="mh">96&#39;hABCDEF0123456789ABCDEF</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">        <span class="nb">$display</span><span class="p">(</span><span class="s">&#34;Starting Grain128 Testbench&#34;</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">        <span class="c1">// 100时间单位时将复位信号置为0
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="p">#</span><span class="mh">100</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="c1">// 当reset解除后，开始计数
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">init_done</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">            <span class="k">if</span> <span class="p">(</span><span class="n">init_counter</span> <span class="o">&lt;</span> <span class="mh">256</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">                <span class="n">init_counter</span> <span class="o">&lt;=</span> <span class="n">init_counter</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>  <span class="c1">// 初始化阶段递增计数
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">init_counter</span> <span class="o">==</span> <span class="mh">256</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">                <span class="nb">$display</span><span class="p">(</span><span class="s">&#34;Initialization complete at time %0t&#34;</span><span class="p">,</span> <span class="nb">$time</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">                <span class="n">init_done</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>  <span class="c1">// 设置标志位，表示初始化完成
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>            <span class="k">end</span>
</span></span><span class="line"><span class="cl">        <span class="k">end</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="c1">// 当初始化完成后，开始显示密钥流
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="k">if</span> <span class="p">(</span><span class="n">init_done</span><span class="p">)</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">            <span class="nb">$display</span><span class="p">(</span><span class="s">&#34;Keystream at time %0t: %b&#34;</span><span class="p">,</span> <span class="nb">$time</span><span class="p">,</span> <span class="n">keystream</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">        <span class="k">end</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="k">initial</span> <span class="k">begin</span>
</span></span><span class="line"><span class="cl">        <span class="c1">// 运行一定时间后结束仿真
</span></span></span><span class="line"><span class="cl"><span class="c1"></span>        <span class="p">#</span><span class="mh">5000</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="nb">$display</span><span class="p">(</span><span class="s">&#34;Grain128 Testbench finished&#34;</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">        <span class="nb">$finish</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="k">end</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">endmodule</span>
</span></span></code></pre></div><h2 id="编译运行">编译运行<a hidden class="anchor" aria-hidden="true" href="#编译运行">#</a></h2>
<ul>
<li>使用命令<code>iverilog -o grain128.vvp grain128_tb.v grain128.v</code>编译并生成可执行文件</li>
<li>使用命令<code>vvp -n grain128.vvp</code>来运行可执行文件</li>
<li>使用命令<code>gtkwave grain128.vcd</code>查看生成的波形文件</li>
</ul>
<h3 id="运行结果">运行结果<a hidden class="anchor" aria-hidden="true" href="#运行结果">#</a></h3>
<p>在256轮初始化后，开始输出密钥流，如下图所示：</p>
<img src="https://s2.loli.net/2025/02/17/8HkmueLwUj6d2TQ.png" alt="image-20241007173126092" style="zoom: 67%;" />
<h3 id="波形图">波形图<a hidden class="anchor" aria-hidden="true" href="#波形图">#</a></h3>
<p>使用 gtkwave 查看生成的波形文件，如下图所示：</p>
<p><img loading="lazy" src="https://s2.loli.net/2025/02/17/o1awhH5CQ2KMBTZ.png" alt="image-20241008170020122"  />
</p>
<p>clk为时钟信号，reset为复位信号，当reset为低电平时，移位寄存器开始更新，同时初始化计数器开始计数，当初始化计数器为255时，初始化完成，init_done置为1，如下图：</p>
<p><img loading="lazy" src="https://s2.loli.net/2025/02/17/fUBm5YQvNbqsyLH.png" alt="image-20241008170438701"  />
</p>
<p>此时开始输出密钥流，可以发现与上面的运行结果相吻合。</p>
<h2 id="总结">总结<a hidden class="anchor" aria-hidden="true" href="#总结">#</a></h2>
<p>我们使用硬件编程语言verilog实现了一个流密码算法——Grain128，并编写了testbench进行了测试，借助工具<code>iverilog</code>和<code>gtkwave</code>，实现了仿真并查看运行时的波形图，Grain128是一个轻量化的硬件高效的流密码算法，具有很低的门数消耗，同时通过LFSR提供的线性随机性和NFSR提供的非线性随机性组合生成密钥流，确保了安全性，同时保持了极小的硬件占用。通过本次实验，我进一步理解了轻量级密码算法在硬件上的实现方式，并对流密码算法有了更加深刻的理解。</p>


  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://smera1d0.github.io/tags/crypto/">Crypto</a></li>
    </ul>
<nav class="paginav">
  <a class="prev" href="https://smera1d0.github.io/posts/%E5%AF%86%E7%A0%81%E5%B7%A5%E7%A8%8Baes-%E4%BE%A7%E4%BF%A1%E9%81%93%E6%94%BB%E5%87%BB/">
    <span class="title">« 上一页</span>
    <br>
    <span>【密码工程】AES 侧信道攻击</span>
  </a>
  <a class="next" href="https://smera1d0.github.io/posts/%E6%9C%BA%E5%99%A8%E5%AD%A6%E4%B9%A0%E5%AE%9E%E9%AA%8C2-%E9%A2%84%E6%B5%8B%E5%B9%B4%E6%94%B6%E5%85%A5/">
    <span class="title">下一页 »</span>
    <br>
    <span>【机器学习】使用 generative model 和 logistic regression 预测年收入</span>
  </a>
</nav>

  </footer><script src="https://giscus.app/client.js"
        data-repo="Smera1d0/Smera1d0.github.io"
        data-repo-id="R_kgDOIXSe_Q"
        data-category="Announcements"
        data-category-id="DIC_kwDOIXSe_c4CmMtR"
        data-mapping="pathname"
        data-strict="0"
        data-reactions-enabled="1"
        data-emit-metadata="0"
        data-input-position="bottom"
        data-theme="preferred_color_scheme"
        data-lang="zh-CN"
        crossorigin="anonymous"
        async>
</script>
</article>
    </main>
    
<footer class="footer">
    <span>© <a href="https://github.com/adityatelange/hugo-PaperMod/graphs/contributors">PaperMod Contributors</a></span>
    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = '复制';

        function copyingDone() {
            copybutton.innerHTML = '已复制！';
            setTimeout(() => {
                copybutton.innerHTML = '复制';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
