INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:4]
INFO: [VRFC 10-2458] undeclared symbol s0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:6]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:6]
INFO: [VRFC 10-2458] undeclared symbol s1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:7]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:7]
INFO: [VRFC 10-2458] undeclared symbol s2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:8]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:8]
INFO: [VRFC 10-2458] undeclared symbol s3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:9]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/comparator.v:9]
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Comparator/Comparator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
