# Design: Design yuyv_to_yuv already active.
# 
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v $dsn/src/tb_yuyv_to_yuv.v $dsn/src/sc_fifo.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 yuyv_to_yuv.v : (55, 46): Undeclared identifier: WIDTH.
# Error: VCP5103 yuyv_to_yuv.v : (56, 47): Undeclared identifier: HEIGHT.
# Error: VCP5103 yuyv_to_yuv.v : (117, 41): Undeclared identifier: IS_EOF.
# Error: VCP5103 yuyv_to_yuv.v : (118, 19): Undeclared identifier: IS_EOF.
# Warning: VCP2641 yuyv_to_yuv.v : (166, 51): Redundant digits given in number 8'h001.
# Error: VCP2000 yuyv_to_yuv.v : (284, 41): Syntax error. Unexpected token: 1[__1]. Expected tokens: '(' , '{'.
# Compile failure 5 Errors 1 Warnings  Analysis time: 1[s].
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 yuyv_to_yuv.v : (167, 51): Redundant digits given in number 8'h001.
# Error: VCP2000 yuyv_to_yuv.v : (285, 41): Syntax error. Unexpected token: 1[__1]. Expected tokens: '(' , '{'.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 95).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 134).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 234).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 246).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 267).
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: yuyv_to_yuv.
# $root top modules: yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/tb_yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module yuyv_to_yuv found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/sc_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 2.0 [s]
# SLP: Finished : 2.1 [s]
# SLP: 0 primitives and 19 (100.00%) other processes in SLP
# SLP: 53 (98.15%) signals in SLP and 1 (1.85%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=1280 elab2=4144 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  14:33, 06 April 2018
#  Simulation has been initialized
# add wave -noreg {/tb_yuyv_to_yuv/dut/c_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/n_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_col}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_x}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_row}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_y}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_lsb}
# add wave -noreg {/tb_yuyv_to_yuv/dut/last_blk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuyv}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_wr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_din}
# add wave -noreg {/tb_yuyv_to_yuv/dut/eof}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fifo_level}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fetch_memory}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/blk_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_pe}
# add wave -noreg {/tb_yuyv_to_yuv/dut/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/data}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_data}
# 31 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/fifo}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_in}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_out}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clear}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/cnt}
# 15 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module sc_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 95).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 134).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 234).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 246).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 267).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 19 (100.00%) other processes in SLP
# SLP: 53 (98.15%) signals in SLP and 1 (1.85%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=1280 elab2=4144 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  14:37, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/dut/c_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/n_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_col}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_x}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_row}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_y}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_lsb}
# add wave -noreg {/tb_yuyv_to_yuv/dut/last_blk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuyv}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_wr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_din}
# add wave -noreg {/tb_yuyv_to_yuv/dut/eof}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fifo_level}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fetch_memory}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/blk_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_pe}
# add wave -noreg {/tb_yuyv_to_yuv/dut/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/data}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_data}
# 31 signal(s) traced.
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/fifo}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_in}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_out}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clear}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/cnt}
# 15 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module sc_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 97).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 136).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 236).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 248).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 269).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 53 (98.15%) signals in SLP and 1 (1.85%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=1280 elab2=4145 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  14:44, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/dut/c_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/n_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_col}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_x}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_row}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_y}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_lsb}
# add wave -noreg {/tb_yuyv_to_yuv/dut/last_blk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuyv}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_wr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_din}
# add wave -noreg {/tb_yuyv_to_yuv/dut/eof}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fifo_level}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fetch_memory}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/blk_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_pe}
# add wave -noreg {/tb_yuyv_to_yuv/dut/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/data}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_data}
# 31 signal(s) traced.
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/fifo}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_in}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_out}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clear}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/cnt}
# 15 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 yuyv_to_yuv.v : (29, 12): Syntax error. Unexpected token: parameter[_PARAMETER]. Expected tokens: ''' , '#' , '(' , ')' , ',' ... .
# Info: VCP2113 Module sc_fifo found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module sc_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 98).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 238).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 250).
# Parameters in case labels, will not check for overlapping labels (E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/yuyv_to_yuv.v, ln 272).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 53 (98.15%) signals in SLP and 1 (1.85%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=1280 elab2=4145 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  14:54, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/dut/c_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/n_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_col}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_x}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_row}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_y}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_lsb}
# add wave -noreg {/tb_yuyv_to_yuv/dut/last_blk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuyv}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_wr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_din}
# add wave -noreg {/tb_yuyv_to_yuv/dut/eof}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fifo_level}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fetch_memory}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/blk_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_pe}
# add wave -noreg {/tb_yuyv_to_yuv/dut/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/data}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_data}
# 31 signal(s) traced.
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/fifo}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_in}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_out}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clear}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/cnt}
# 15 signal(s) traced.
run 1 us
# KERNEL: stopped at time: 1 us
run 99 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/tb_yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module yuyv_to_yuv found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 53 (98.15%) signals in SLP and 1 (1.85%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5571 kB (elbread=1280 elab2=4145 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  15:10, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/dut/c_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/n_state}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_col}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_x}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_row}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_y}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_cnt}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr_lsb}
# add wave -noreg {/tb_yuyv_to_yuv/dut/last_blk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_reg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuyv}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_wr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/ff_din}
# add wave -noreg {/tb_yuyv_to_yuv/dut/eof}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fifo_level}
# add wave -noreg {/tb_yuyv_to_yuv/dut/fetch_memory}
# add wave -noreg {/tb_yuyv_to_yuv/dut/col_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_max}
# add wave -noreg {/tb_yuyv_to_yuv/dut/row_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/blk_chg}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req_pe}
# add wave -noreg {/tb_yuyv_to_yuv/dut/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/dut/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/dut/addr}
# add wave -noreg {/tb_yuyv_to_yuv/dut/data}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/dut/je_data}
# 31 signal(s) traced.
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/fifo}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write_pointer}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_in}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/data_out}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clk}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/reset}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/write}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/read}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/clear}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/full}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/almost_empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/empty}
# add wave -noreg {/tb_yuyv_to_yuv/dut/yuv_fifo/cnt}
# 15 signal(s) traced.
run 1 us
# KERNEL: stopped at time: 1 us
run 99 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/tb_yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module yuyv_to_yuv found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 55 (98.21%) signals in SLP and 1 (1.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5572 kB (elbread=1280 elab2=4147 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  15:38, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# add wave -noreg {/tb_yuyv_to_yuv/clk}
# add wave -noreg {/tb_yuyv_to_yuv/reset_n}
# add wave -noreg {/tb_yuyv_to_yuv/img_req}
# add wave -noreg {/tb_yuyv_to_yuv/je_rd}
# add wave -noreg {/tb_yuyv_to_yuv/data}
# add wave -noreg {/tb_yuyv_to_yuv/je_data}
# add wave -noreg {/tb_yuyv_to_yuv/addr}
# add wave -noreg {/tb_yuyv_to_yuv/data_count}
# add wave -noreg {/tb_yuyv_to_yuv/delay_count}
# 9 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/addr' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/data' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/data_count' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/delay_count' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/img_req' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/je_data' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/je_rd' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb_yuyv_to_yuv/reset_n' has already been traced.
# 45 signal(s) traced.
# wave -rec *
run 1 us
# KERNEL: stopped at time: 1 us
run 99 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work yuyv_to_yuv $dsn/src/tb_yuyv_to_yuv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module yuyv_to_yuv found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_yuyv_to_yuv.
# $root top modules: tb_yuyv_to_yuv.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_yuyv_to_yuv
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 55 (98.21%) signals in SLP and 1 (1.79%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5572 kB (elbread=1280 elab2=4147 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\yuyv_to_yuv\yuyv_to_yuv\src\wave.asdb
#  15:42, 06 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/yuyv_to_yuv/yuyv_to_yuv/src/wave.asdb'.
# 54 signal(s) traced.
# wave -rec *
run 99 us
# KERNEL: stopped at time: 99 us
run 101 us
# KERNEL: stopped at time: 200 us
run 101 us
# KERNEL: stopped at time: 301 us
run 99 us
# KERNEL: stopped at time: 400 us
run 600 us
# KERNEL: stopped at time: 1 ms
run 180 ms
# KERNEL: stopped at time: 181 ms
endsim
# VSIM: Simulation has finished.
