// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_206_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        y_address0,
        y_ce0,
        y_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        grp_fu_608_p_din0,
        grp_fu_608_p_din1,
        grp_fu_608_p_opcode,
        grp_fu_608_p_dout0,
        grp_fu_608_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [12:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [12:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [12:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [14:0] y_address0;
output   y_ce0;
input  [31:0] y_q0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [31:0] grp_fu_608_p_din0;
output  [31:0] grp_fu_608_p_din1;
output  [0:0] grp_fu_608_p_opcode;
input  [31:0] grp_fu_608_p_dout0;
output   grp_fu_608_p_ce;

reg ap_idle;
reg x_ce0;
reg x_2_ce0;
reg x_4_ce0;
reg x_6_ce0;
reg y_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln206_fu_193_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln207_fu_232_p1;
reg   [1:0] trunc_ln207_reg_299;
reg   [1:0] trunc_ln207_reg_299_pp0_iter1_reg;
reg   [1:0] trunc_ln207_reg_299_pp0_iter2_reg;
reg   [1:0] trunc_ln207_reg_299_pp0_iter3_reg;
reg   [1:0] trunc_ln207_reg_299_pp0_iter4_reg;
reg   [1:0] trunc_ln207_reg_299_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg;
wire   [31:0] tmp_1_fu_241_p6;
reg   [31:0] tmp_1_reg_329;
reg   [31:0] y_load_reg_334;
reg   [15:0] trunc_ln_reg_339;
wire   [63:0] zext_ln207_fu_220_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] i_18_cast28_fu_205_p1;
reg   [15:0] i_fu_64;
wire   [15:0] add_ln206_fu_199_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i_9;
wire   [12:0] lshr_ln9_fu_210_p4;
wire   [31:0] bitcast_ln209_fu_254_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U276(
    .din0(x_q0),
    .din1(x_2_q0),
    .din2(x_4_q0),
    .din3(x_6_q0),
    .din4(trunc_ln207_reg_299),
    .dout(tmp_1_fu_241_p6)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln206_fu_193_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_64 <= add_ln206_fu_199_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_64 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_193_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309 <= zext_ln207_fu_220_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314 <= zext_ln207_fu_220_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319 <= zext_ln207_fu_220_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324 <= zext_ln207_fu_220_p1;
        trunc_ln207_reg_299 <= trunc_ln207_fu_232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_1_reg_329 <= tmp_1_fu_241_p6;
        trunc_ln207_reg_299_pp0_iter1_reg <= trunc_ln207_reg_299;
        y_load_reg_334 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        trunc_ln207_reg_299_pp0_iter2_reg <= trunc_ln207_reg_299_pp0_iter1_reg;
        trunc_ln207_reg_299_pp0_iter3_reg <= trunc_ln207_reg_299_pp0_iter2_reg;
        trunc_ln207_reg_299_pp0_iter4_reg <= trunc_ln207_reg_299_pp0_iter3_reg;
        trunc_ln207_reg_299_pp0_iter5_reg <= trunc_ln207_reg_299_pp0_iter4_reg;
        trunc_ln_reg_339 <= {{bitcast_ln209_fu_254_p1[31:16]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln207_reg_299_pp0_iter5_reg == 2'd2))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln207_reg_299_pp0_iter5_reg == 2'd1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln207_reg_299_pp0_iter5_reg == 2'd0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln207_reg_299_pp0_iter5_reg == 2'd3))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_193_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_9 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_9 = i_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = trunc_ln_reg_339;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = trunc_ln_reg_339;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = trunc_ln_reg_339;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = trunc_ln_reg_339;

assign add_ln206_fu_199_p2 = (ap_sig_allocacmp_i_9 + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln209_fu_254_p1 = grp_fu_608_p_dout0;

assign grp_fu_608_p_ce = 1'b1;

assign grp_fu_608_p_din0 = tmp_1_reg_329;

assign grp_fu_608_p_din1 = y_load_reg_334;

assign grp_fu_608_p_opcode = 2'd0;

assign i_18_cast28_fu_205_p1 = ap_sig_allocacmp_i_9;

assign icmp_ln206_fu_193_p2 = ((ap_sig_allocacmp_i_9 == 16'd32768) ? 1'b1 : 1'b0);

assign lshr_ln9_fu_210_p4 = {{ap_sig_allocacmp_i_9[14:2]}};

assign trunc_ln207_fu_232_p1 = ap_sig_allocacmp_i_9[1:0];

assign x_2_address0 = zext_ln207_fu_220_p1;

assign x_4_address0 = zext_ln207_fu_220_p1;

assign x_6_address0 = zext_ln207_fu_220_p1;

assign x_address0 = zext_ln207_fu_220_p1;

assign y_address0 = i_18_cast28_fu_205_p1;

assign zext_ln207_fu_220_p1 = lshr_ln9_fu_210_p4;

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_206_1
