<stg><name>multiply_block</name>


<trans_list>

<trans id="2557" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="12" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="13" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="23" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="23" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="24" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="34" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="34" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="35" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="67" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="71" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="84" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="92" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="100" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="108" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="116" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="124" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="132" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="140" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="148" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="156" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="164" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="172" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="172" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="180" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="180" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="188" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="196" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="196" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="204" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="212" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="212" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="220" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="220" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="228" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="228" to="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="236" to="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="244" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="244" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="252" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="252" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="260" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="260" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="268" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="276" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="276" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="284" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="284" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="292" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="292" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="300" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="300" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="308" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="308" to="309">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="316" to="309">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="316" to="317">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="324" to="317">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="324" to="325">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="332" to="325">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="332" to="333">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="340" to="333">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="340" to="341">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="348" to="341">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="348" to="349">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="356" to="349">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="356" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="364" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="364" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="372" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="372" to="373">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="380" to="373">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="380" to="381">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="388" to="381">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="388" to="389">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="396" to="389">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="396" to="397">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="404" to="397">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="404" to="405">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="412" to="405">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="412" to="413">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="420" to="413">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="420" to="421">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="428" to="421">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="428" to="429">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="436" to="429">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="436" to="437">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="444" to="437">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="444" to="445">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="452" to="445">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="452" to="453">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="460" to="453">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="460" to="461">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="468" to="461">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="468" to="469">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="476" to="469">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="476" to="477">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="484" to="477">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="484" to="485">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="492" to="485">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="492" to="493">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="500" to="493">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="500" to="501">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="508" to="501">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="508" to="509">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="516" to="509">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="516" to="517">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="524" to="517">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="524" to="525">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="532" to="525">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="532" to="533">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="540" to="533">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="540" to="541">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="548" to="541">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="548" to="549">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="556" to="549">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="556" to="557">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="564" to="557">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="564" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="572" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="572" to="573">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="580" to="573">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="581" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %out_mC_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_mC)

]]></Node>
<StgValue><ssdm name="out_mC_read"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_mB_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_mB)

]]></Node>
<StgValue><ssdm name="in_mB_read"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %in_mA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_mA)

]]></Node>
<StgValue><ssdm name="in_mA_read"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %out_mC5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_mC_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="out_mC5"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="30">
<![CDATA[
:4  %empty = zext i30 %out_mC5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
:5  %p_cast162 = zext i30 %out_mC5 to i31

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_mB_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="30">
<![CDATA[
:7  %p_cast161 = zext i30 %tmp_3 to i31

]]></Node>
<StgValue><ssdm name="p_cast161"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_mA_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="30">
<![CDATA[
:9  %p_cast = zext i30 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %OUTPUT_r), !map !12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %INPUT_r), !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @multiply_block_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:13  %mA = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="mA"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:14  %mB = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="mB"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:15  %mC = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="mC"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(float* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %in_mA, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %in_mB, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(float* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %out_mC, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %multiply_block_label0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln20 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln20, label %.preheader3.preheader, label %multiply_block_label0_begin

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
multiply_block_label0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
multiply_block_label0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label0_begin:2  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst:0  %empty_6 = phi i6 [ 0, %multiply_block_label0_begin ], [ %add_ln21, %meminst ]

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst:1  %add_ln21 = add i6 %empty_6, 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
meminst:2  %tmp_89 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_0, i6 %empty_6)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="13">
<![CDATA[
meminst:4  %zext_ln21_1 = zext i13 %tmp_89 to i31

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst:5  %add_ln21_1 = add i31 %zext_ln21_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst:12  %icmp_ln21 = icmp eq i6 %empty_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="31">
<![CDATA[
meminst:6  %zext_ln21_2 = zext i31 %add_ln21_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst:7  %INPUT_addr = getelementptr float* %INPUT_r, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="INPUT_addr"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="622" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="623" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="624" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="625" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="626" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="627" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst:9  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="628" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
meminst:10  %INPUT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr)

]]></Node>
<StgValue><ssdm name="INPUT_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
meminst:3  %zext_ln21 = zext i13 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:8  %mA_addr = getelementptr [4096 x float]* %mA, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="mA_addr"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
meminst:11  store float %INPUT_addr_read, float* %mA_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:13  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:14  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:15  br i1 %icmp_ln21, label %multiply_block_label0_end, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
multiply_block_label0_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str7, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_1 = phi i7 [ %i_4, %multiply_block_label1_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1  %icmp_ln22 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %i_4 = add i7 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln22, label %.preheader2.preheader, label %multiply_block_label1_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
multiply_block_label1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
multiply_block_label1_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label1_begin:2  br label %meminst5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst5:0  %empty_10 = phi i6 [ 0, %multiply_block_label1_begin ], [ %add_ln23, %meminst5 ]

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst5:1  %add_ln23 = add i6 %empty_10, 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
meminst5:2  %tmp_101 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_1, i6 %empty_10)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="13">
<![CDATA[
meminst5:4  %zext_ln23_1 = zext i13 %tmp_101 to i31

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst5:5  %add_ln23_1 = add i31 %zext_ln23_1, %p_cast161

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst5:12  %icmp_ln23 = icmp eq i6 %empty_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="31">
<![CDATA[
meminst5:6  %zext_ln23_2 = zext i31 %add_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst5:7  %INPUT_addr_1 = getelementptr float* %INPUT_r, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="INPUT_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="655" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="656" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="657" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="658" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="659" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="660" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst5:9  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="661" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
meminst5:10  %INPUT_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_addr_1_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
meminst5:3  %zext_ln23 = zext i13 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst5:8  %mB_addr = getelementptr [4096 x float]* %mB, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="mB_addr"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
meminst5:11  store float %INPUT_addr_1_read, float* %mB_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst5:13  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst5:14  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst5:15  br i1 %icmp_ln23, label %multiply_block_label1_end, label %meminst5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
multiply_block_label1_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str8, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label1_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %i_2 = phi i7 [ %i_7, %multiply_block_label2_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1  %icmp_ln24 = icmp eq i7 %i_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3  %i_7 = add i7 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln24, label %.preheader1.preheader.preheader, label %multiply_block_label2_begin

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
multiply_block_label2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
multiply_block_label2_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label2_begin:2  br label %meminst11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst11:0  %empty_14 = phi i6 [ 0, %multiply_block_label2_begin ], [ %add_ln25, %meminst11 ]

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst11:1  %add_ln25 = add i6 %empty_14, 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
meminst11:2  %tmp_102 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_2, i6 %empty_14)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="682" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="13">
<![CDATA[
meminst11:4  %zext_ln25_1 = zext i13 %tmp_102 to i31

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst11:5  %add_ln25_1 = add i31 %zext_ln25_1, %p_cast162

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst11:12  %icmp_ln25 = icmp eq i6 %empty_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="31">
<![CDATA[
meminst11:6  %zext_ln25_2 = zext i31 %add_ln25_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst11:7  %OUTPUT_addr = getelementptr float* %OUTPUT_r, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="OUTPUT_addr"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="688" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="689" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="690" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="691" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="692" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="693" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst11:9  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="694" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
meminst11:10  %OUTPUT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_read"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
meminst11:3  %zext_ln25 = zext i13 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst11:8  %mC_addr = getelementptr [4096 x float]* %mC, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="mC_addr"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
meminst11:11  store float %OUTPUT_addr_read, float* %mC_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst11:13  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst11:14  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst11:15  br i1 %icmp_ln25, label %multiply_block_label2_end, label %meminst11

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
multiply_block_label2_end:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str9, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
multiply_block_label2_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="703" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0  %indvar_flatten229 = phi i15 [ %add_ln30, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten229"/></StgValue>
</operation>

<operation id="704" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1  %i_3 = phi i7 [ %select_ln30, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="705" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2  %indvar_flatten113 = phi i12 [ %select_ln31_44, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="706" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3  %j_0 = phi i7 [ %select_ln31_21, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="707" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4  %indvar_flatten = phi i8 [ %select_ln32_21, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="708" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:5  %k_0 = phi i7 [ %select_ln32_1, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="709" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:6  %ii_0 = phi i3 [ %ii, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ii_0"/></StgValue>
</operation>

<operation id="710" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="7">
<![CDATA[
.preheader1.preheader:7  %trunc_ln31 = trunc i7 %j_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="711" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="7">
<![CDATA[
.preheader1.preheader:8  %zext_ln40 = zext i7 %j_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="712" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
.preheader1.preheader:9  %zext_ln40_1 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="713" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:10  %or_ln40_3 = or i6 %trunc_ln31, 1

]]></Node>
<StgValue><ssdm name="or_ln40_3"/></StgValue>
</operation>

<operation id="714" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:11  %or_ln40_4 = or i6 %trunc_ln31, 2

]]></Node>
<StgValue><ssdm name="or_ln40_4"/></StgValue>
</operation>

<operation id="715" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:12  %or_ln40_5 = or i6 %trunc_ln31, 3

]]></Node>
<StgValue><ssdm name="or_ln40_5"/></StgValue>
</operation>

<operation id="716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="7">
<![CDATA[
.preheader1.preheader:13  %trunc_ln32 = trunc i7 %k_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="717" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader1.preheader:14  %tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %k_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="718" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="13">
<![CDATA[
.preheader1.preheader:15  %zext_ln40_2 = zext i13 %tmp_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="719" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader1.preheader:16  %add_ln40_1 = add i14 %zext_ln40_2, %zext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="720" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader1.preheader:17  %tmp_74 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %k_0, i6 %or_ln40_3)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="721" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader1.preheader:18  %tmp_75 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %k_0, i6 %or_ln40_4)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="722" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader1.preheader:19  %tmp_76 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %k_0, i6 %or_ln40_5)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="723" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:20  %or_ln40 = or i6 %trunc_ln32, 1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="724" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:21  %tmp_77 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="12">
<![CDATA[
.preheader1.preheader:22  %zext_ln40_3 = zext i12 %tmp_77 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="726" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1.preheader:23  %add_ln40_2 = add i13 %zext_ln40_3, %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:24  %tmp_78 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40, i6 %or_ln40_3)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="728" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:25  %tmp_79 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40, i6 %or_ln40_4)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="729" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:26  %tmp_80 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40, i6 %or_ln40_5)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="730" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:27  %or_ln40_1 = or i6 %trunc_ln32, 2

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="731" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:28  %tmp_81 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="12">
<![CDATA[
.preheader1.preheader:29  %zext_ln40_4 = zext i12 %tmp_81 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1.preheader:30  %add_ln40_3 = add i13 %zext_ln40_4, %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:31  %tmp_82 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_1, i6 %or_ln40_3)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:32  %tmp_83 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_1, i6 %or_ln40_4)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:33  %tmp_84 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_1, i6 %or_ln40_5)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:34  %or_ln40_2 = or i6 %trunc_ln32, 3

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:35  %tmp_85 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="12">
<![CDATA[
.preheader1.preheader:36  %zext_ln40_5 = zext i12 %tmp_85 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="740" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1.preheader:37  %add_ln40_4 = add i13 %zext_ln40_5, %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:38  %tmp_86 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_2, i6 %or_ln40_3)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:39  %tmp_87 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_2, i6 %or_ln40_4)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:40  %tmp_88 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_2, i6 %or_ln40_5)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1.preheader:41  %icmp_ln30 = icmp eq i15 %indvar_flatten229, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1.preheader:42  %add_ln30 = add i15 1, %indvar_flatten229

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:43  br i1 %icmp_ln30, label %hls_label_0_begin, label %ii_loop

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ii_loop:0  %i_6 = add i7 4, %i_3

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ii_loop:3  %icmp_ln31 = icmp eq i12 %indvar_flatten113, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ii_loop:4  %select_ln31 = select i1 %icmp_ln31, i7 0, i7 %j_0

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:34  %xor_ln31 = xor i1 %icmp_ln31, true

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ii_loop:35  %icmp_ln35 = icmp eq i3 %ii_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:36  %and_ln31 = and i1 %icmp_ln35, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ii_loop:37  %icmp_ln32 = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:38  %and_ln31_1 = and i1 %icmp_ln32, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:42  %or_ln31 = or i1 %and_ln31_1, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ii_loop:43  %select_ln31_20 = select i1 %or_ln31, i7 0, i7 %k_0

]]></Node>
<StgValue><ssdm name="select_ln31_20"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:93  %xor_ln31_1 = xor i1 %icmp_ln32, true

]]></Node>
<StgValue><ssdm name="xor_ln31_1"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:94  %or_ln31_1 = or i1 %icmp_ln31, %xor_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:95  %and_ln31_2 = and i1 %and_ln31, %or_ln31_1

]]></Node>
<StgValue><ssdm name="and_ln31_2"/></StgValue>
</operation>

<operation id="760" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:98  %or_ln32 = or i1 %and_ln31_2, %and_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="761" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:99  %or_ln32_1 = or i1 %or_ln32, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="762" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
ii_loop:100  %select_ln32 = select i1 %or_ln32_1, i3 0, i3 %ii_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="763" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ii_loop:260  %add_ln32_1 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="764" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ii_loop:262  %add_ln31_1 = add i12 1, %indvar_flatten113

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="765" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:5  %select_ln31_1 = select i1 %icmp_ln31, i6 1, i6 %or_ln40_3

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ii_loop:8  %select_ln31_4 = select i1 %icmp_ln31, i14 0, i14 %add_ln40_1

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:13  %select_ln31_8 = select i1 %icmp_ln31, i13 1, i13 %tmp_74

]]></Node>
<StgValue><ssdm name="select_ln31_8"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ii_loop:39  %select_ln30 = select i1 %icmp_ln31, i7 %i_6, i7 %i_3

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ii_loop:40  %j = add i7 4, %select_ln31

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="7">
<![CDATA[
ii_loop:44  %trunc_ln31_1 = trunc i7 %j to i6

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="7">
<![CDATA[
ii_loop:47  %zext_ln31_12 = zext i7 %j to i14

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ii_loop:48  %select_ln31_21 = select i1 %and_ln31_1, i7 %j, i7 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_21"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="7">
<![CDATA[
ii_loop:50  %zext_ln31_14 = zext i7 %select_ln31_21 to i14

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:51  %or_ln40_6 = or i6 %trunc_ln31_1, 1

]]></Node>
<StgValue><ssdm name="or_ln40_6"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="6">
<![CDATA[
ii_loop:52  %zext_ln31_15 = zext i6 %or_ln40_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:53  %select_ln31_22 = select i1 %and_ln31_1, i6 %or_ln40_6, i6 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_22"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ii_loop:60  %select_ln31_25 = select i1 %and_ln31_1, i14 %zext_ln31_12, i14 %select_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_25"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:78  %select_ln31_29 = select i1 %and_ln31_1, i13 %zext_ln31_15, i13 %select_ln31_8

]]></Node>
<StgValue><ssdm name="select_ln31_29"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:79  %zext_ln31_18 = zext i13 %select_ln31_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ii_loop:96  %k = add i7 4, %select_ln31_20

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="7">
<![CDATA[
ii_loop:101  %trunc_ln32_1 = trunc i7 %k to i6

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
ii_loop:102  %tmp_100 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %k, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="13">
<![CDATA[
ii_loop:103  %zext_ln40_8 = zext i13 %tmp_100 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ii_loop:104  %add_ln40_7 = add i14 %zext_ln40_8, %zext_ln31_14

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="785" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:105  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %k, i6 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ii_loop:108  %select_ln32_1 = select i1 %and_ln31_2, i7 %k, i7 %select_ln31_20

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="7">
<![CDATA[
ii_loop:109  %zext_ln32 = zext i7 %select_ln32_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ii_loop:110  %select_ln32_2 = select i1 %and_ln31_2, i14 %add_ln40_7, i14 %select_ln31_25

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="14">
<![CDATA[
ii_loop:111  %zext_ln32_1 = zext i14 %select_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:112  %mB_addr_1 = getelementptr [4096 x float]* %mB, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mB_addr_1"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:113  %mB_load = load float* %mB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mB_load"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:114  %or_ln40_9 = or i6 %trunc_ln32_1, 1

]]></Node>
<StgValue><ssdm name="or_ln40_9"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:147  %select_ln32_6 = select i1 %and_ln31_2, i64 %tmp_103, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:148  %mB_addr_5 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_6

]]></Node>
<StgValue><ssdm name="mB_addr_5"/></StgValue>
</operation>

<operation id="795" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:149  %mB_load_4 = load float* %mB_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mB_load_4"/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="3">
<![CDATA[
ii_loop:183  %zext_ln35 = zext i3 %select_ln32 to i7

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="797" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ii_loop:187  %add_ln40 = add i7 %zext_ln35, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
ii_loop:188  %tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln40, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="799" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="13">
<![CDATA[
ii_loop:189  %zext_ln40_13 = zext i13 %tmp_118 to i14

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="800" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ii_loop:190  %add_ln40_11 = add i14 %zext_ln40_13, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="801" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="14">
<![CDATA[
ii_loop:191  %zext_ln40_14 = zext i14 %add_ln40_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="802" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:192  %mA_addr_1 = getelementptr [4096 x float]* %mA, i64 0, i64 %zext_ln40_14

]]></Node>
<StgValue><ssdm name="mA_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:193  %select_ln31_41 = select i1 %or_ln31, i6 1, i6 %or_ln40

]]></Node>
<StgValue><ssdm name="select_ln31_41"/></StgValue>
</operation>

<operation id="804" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:194  %select_ln32_18 = select i1 %and_ln31_2, i6 %or_ln40_9, i6 %select_ln31_41

]]></Node>
<StgValue><ssdm name="select_ln32_18"/></StgValue>
</operation>

<operation id="805" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:195  %tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln32_18)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="806" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:196  %mA_addr_2 = getelementptr [4096 x float]* %mA, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="mA_addr_2"/></StgValue>
</operation>

<operation id="807" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ii_loop:205  %add_ln40_12 = add i14 %zext_ln40_13, %zext_ln31_14

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="808" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="14">
<![CDATA[
ii_loop:206  %zext_ln40_15 = zext i14 %add_ln40_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="809" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:207  %mC_addr_4 = getelementptr [4096 x float]* %mC, i64 0, i64 %zext_ln40_15

]]></Node>
<StgValue><ssdm name="mC_addr_4"/></StgValue>
</operation>

<operation id="810" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:208  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="811" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:209  %mC_addr_5 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="mC_addr_5"/></StgValue>
</operation>

<operation id="812" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:214  %mA_load = load float* %mA_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mA_load"/></StgValue>
</operation>

<operation id="813" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:216  %mC_load_64 = load float* %mC_addr_4, align 16

]]></Node>
<StgValue><ssdm name="mC_load_64"/></StgValue>
</operation>

<operation id="814" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:218  %mA_load_1 = load float* %mA_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mA_load_1"/></StgValue>
</operation>

<operation id="815" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:229  %mC_load_65 = load float* %mC_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mC_load_65"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="816" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:6  %select_ln31_2 = select i1 %icmp_ln31, i6 2, i6 %or_ln40_4

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="817" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:7  %select_ln31_3 = select i1 %icmp_ln31, i6 3, i6 %or_ln40_5

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="818" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:20  %select_ln31_12 = select i1 %icmp_ln31, i13 2, i13 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln31_12"/></StgValue>
</operation>

<operation id="819" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:27  %select_ln31_16 = select i1 %icmp_ln31, i13 3, i13 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln31_16"/></StgValue>
</operation>

<operation id="820" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:54  %or_ln40_7 = or i6 %trunc_ln31_1, 2

]]></Node>
<StgValue><ssdm name="or_ln40_7"/></StgValue>
</operation>

<operation id="821" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="6">
<![CDATA[
ii_loop:55  %zext_ln31_16 = zext i6 %or_ln40_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="822" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:56  %select_ln31_23 = select i1 %and_ln31_1, i6 %or_ln40_7, i6 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_23"/></StgValue>
</operation>

<operation id="823" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:57  %or_ln40_8 = or i6 %trunc_ln31_1, 3

]]></Node>
<StgValue><ssdm name="or_ln40_8"/></StgValue>
</operation>

<operation id="824" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="6">
<![CDATA[
ii_loop:58  %zext_ln31_17 = zext i6 %or_ln40_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="825" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:59  %select_ln31_24 = select i1 %and_ln31_1, i6 %or_ln40_8, i6 %select_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_24"/></StgValue>
</operation>

<operation id="826" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:83  %select_ln31_33 = select i1 %and_ln31_1, i13 %zext_ln31_16, i13 %select_ln31_12

]]></Node>
<StgValue><ssdm name="select_ln31_33"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:84  %zext_ln31_19 = zext i13 %select_ln31_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:88  %select_ln31_37 = select i1 %and_ln31_1, i13 %zext_ln31_17, i13 %select_ln31_16

]]></Node>
<StgValue><ssdm name="select_ln31_37"/></StgValue>
</operation>

<operation id="829" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:89  %zext_ln31_20 = zext i13 %select_ln31_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:106  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %k, i6 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="831" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:107  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %k, i6 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="832" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:113  %mB_load = load float* %mB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mB_load"/></StgValue>
</operation>

<operation id="833" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:125  %or_ln40_10 = or i6 %trunc_ln32_1, 2

]]></Node>
<StgValue><ssdm name="or_ln40_10"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:136  %or_ln40_11 = or i6 %trunc_ln32_1, 3

]]></Node>
<StgValue><ssdm name="or_ln40_11"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:149  %mB_load_4 = load float* %mB_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mB_load_4"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:159  %select_ln32_10 = select i1 %and_ln31_2, i64 %tmp_104, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:160  %mB_addr_9 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_10

]]></Node>
<StgValue><ssdm name="mB_addr_9"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:161  %mB_load_8 = load float* %mB_addr_9, align 4

]]></Node>
<StgValue><ssdm name="mB_load_8"/></StgValue>
</operation>

<operation id="839" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:171  %select_ln32_14 = select i1 %and_ln31_2, i64 %tmp_105, i64 %zext_ln31_20

]]></Node>
<StgValue><ssdm name="select_ln32_14"/></StgValue>
</operation>

<operation id="840" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:172  %mB_addr_13 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_14

]]></Node>
<StgValue><ssdm name="mB_addr_13"/></StgValue>
</operation>

<operation id="841" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:173  %mB_load_12 = load float* %mB_addr_13, align 4

]]></Node>
<StgValue><ssdm name="mB_load_12"/></StgValue>
</operation>

<operation id="842" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:197  %select_ln31_42 = select i1 %or_ln31, i6 2, i6 %or_ln40_1

]]></Node>
<StgValue><ssdm name="select_ln31_42"/></StgValue>
</operation>

<operation id="843" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:198  %select_ln32_19 = select i1 %and_ln31_2, i6 %or_ln40_10, i6 %select_ln31_42

]]></Node>
<StgValue><ssdm name="select_ln32_19"/></StgValue>
</operation>

<operation id="844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:199  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln32_19)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:200  %mA_addr_3 = getelementptr [4096 x float]* %mA, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="mA_addr_3"/></StgValue>
</operation>

<operation id="846" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:201  %select_ln31_43 = select i1 %or_ln31, i6 3, i6 %or_ln40_2

]]></Node>
<StgValue><ssdm name="select_ln31_43"/></StgValue>
</operation>

<operation id="847" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:202  %select_ln32_20 = select i1 %and_ln31_2, i6 %or_ln40_11, i6 %select_ln31_43

]]></Node>
<StgValue><ssdm name="select_ln32_20"/></StgValue>
</operation>

<operation id="848" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:203  %tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln32_20)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="849" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:204  %mA_addr_4 = getelementptr [4096 x float]* %mA, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="mA_addr_4"/></StgValue>
</operation>

<operation id="850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:210  %tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="851" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:211  %mC_addr_6 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="mC_addr_6"/></StgValue>
</operation>

<operation id="852" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="7" op_3_bw="6">
<![CDATA[
ii_loop:212  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i7.i6(i51 0, i7 %add_ln40, i6 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="853" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:213  %mC_addr_7 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="mC_addr_7"/></StgValue>
</operation>

<operation id="854" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:214  %mA_load = load float* %mA_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mA_load"/></StgValue>
</operation>

<operation id="855" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:216  %mC_load_64 = load float* %mC_addr_4, align 16

]]></Node>
<StgValue><ssdm name="mC_load_64"/></StgValue>
</operation>

<operation id="856" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:218  %mA_load_1 = load float* %mA_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mA_load_1"/></StgValue>
</operation>

<operation id="857" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:221  %mA_load_2 = load float* %mA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mA_load_2"/></StgValue>
</operation>

<operation id="858" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:224  %mA_load_3 = load float* %mA_addr_4, align 4

]]></Node>
<StgValue><ssdm name="mA_load_3"/></StgValue>
</operation>

<operation id="859" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:229  %mC_load_65 = load float* %mC_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mC_load_65"/></StgValue>
</operation>

<operation id="860" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:239  %mC_load_66 = load float* %mC_addr_6, align 8

]]></Node>
<StgValue><ssdm name="mC_load_66"/></StgValue>
</operation>

<operation id="861" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:249  %mC_load_67 = load float* %mC_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mC_load_67"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="862" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:9  %select_ln31_5 = select i1 %icmp_ln31, i13 64, i13 %add_ln40_2

]]></Node>
<StgValue><ssdm name="select_ln31_5"/></StgValue>
</operation>

<operation id="863" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:12  %select_ln31_7 = select i1 %icmp_ln31, i13 192, i13 %add_ln40_4

]]></Node>
<StgValue><ssdm name="select_ln31_7"/></StgValue>
</operation>

<operation id="864" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:14  %select_ln31_9 = select i1 %icmp_ln31, i12 65, i12 %tmp_78

]]></Node>
<StgValue><ssdm name="select_ln31_9"/></StgValue>
</operation>

<operation id="865" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:15  %zext_ln31_1 = zext i12 %select_ln31_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="866" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="7">
<![CDATA[
ii_loop:45  %zext_ln31_10 = zext i7 %j to i9

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="867" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="7">
<![CDATA[
ii_loop:46  %zext_ln31_11 = zext i7 %j to i8

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="868" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="7">
<![CDATA[
ii_loop:49  %zext_ln31_13 = zext i7 %select_ln31_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="869" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ii_loop:61  %add_ln40_5 = add i8 64, %zext_ln31_11

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="8">
<![CDATA[
ii_loop:62  %zext_ln40_6 = zext i8 %add_ln40_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="871" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:63  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %or_ln40_6)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="872" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:66  %select_ln31_26 = select i1 %and_ln31_1, i13 %zext_ln40_6, i13 %select_ln31_5

]]></Node>
<StgValue><ssdm name="select_ln31_26"/></StgValue>
</operation>

<operation id="873" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ii_loop:72  %add_ln40_6 = add i9 192, %zext_ln31_10

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="874" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="9">
<![CDATA[
ii_loop:73  %zext_ln40_7 = zext i9 %add_ln40_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="875" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:77  %select_ln31_28 = select i1 %and_ln31_1, i13 %zext_ln40_7, i13 %select_ln31_7

]]></Node>
<StgValue><ssdm name="select_ln31_28"/></StgValue>
</operation>

<operation id="876" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:80  %select_ln31_30 = select i1 %and_ln31_1, i64 %tmp_90, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_30"/></StgValue>
</operation>

<operation id="877" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:115  %tmp_106 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_9, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="878" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="12">
<![CDATA[
ii_loop:116  %zext_ln40_9 = zext i12 %tmp_106 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="879" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ii_loop:117  %add_ln40_8 = add i13 %zext_ln40_9, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="880" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:118  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_9, i6 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="881" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:121  %select_ln32_3 = select i1 %and_ln31_2, i13 %add_ln40_8, i13 %select_ln31_26

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="882" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:122  %zext_ln32_2 = zext i13 %select_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="883" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:123  %mB_addr_2 = getelementptr [4096 x float]* %mB, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="mB_addr_2"/></StgValue>
</operation>

<operation id="884" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:124  %mB_load_1 = load float* %mB_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mB_load_1"/></StgValue>
</operation>

<operation id="885" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:137  %tmp_114 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_11, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="886" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="12">
<![CDATA[
ii_loop:138  %zext_ln40_12 = zext i12 %tmp_114 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="887" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ii_loop:139  %add_ln40_10 = add i13 %zext_ln40_12, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="888" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:143  %select_ln32_5 = select i1 %and_ln31_2, i13 %add_ln40_10, i13 %select_ln31_28

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="889" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:150  %select_ln32_7 = select i1 %and_ln31_2, i64 %tmp_107, i64 %select_ln31_30

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="890" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:151  %mB_addr_6 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_7

]]></Node>
<StgValue><ssdm name="mB_addr_6"/></StgValue>
</operation>

<operation id="891" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:152  %mB_load_5 = load float* %mB_addr_6, align 4

]]></Node>
<StgValue><ssdm name="mB_load_5"/></StgValue>
</operation>

<operation id="892" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:161  %mB_load_8 = load float* %mB_addr_9, align 4

]]></Node>
<StgValue><ssdm name="mB_load_8"/></StgValue>
</operation>

<operation id="893" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:173  %mB_load_12 = load float* %mB_addr_13, align 4

]]></Node>
<StgValue><ssdm name="mB_load_12"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:221  %mA_load_2 = load float* %mA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mA_load_2"/></StgValue>
</operation>

<operation id="896" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:224  %mA_load_3 = load float* %mA_addr_4, align 4

]]></Node>
<StgValue><ssdm name="mA_load_3"/></StgValue>
</operation>

<operation id="897" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="898" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:239  %mC_load_66 = load float* %mC_addr_6, align 8

]]></Node>
<StgValue><ssdm name="mC_load_66"/></StgValue>
</operation>

<operation id="899" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:249  %mC_load_67 = load float* %mC_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mC_load_67"/></StgValue>
</operation>

<operation id="900" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ii_loop:259  %ii = add i3 1, %select_ln32

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="901" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:261  %select_ln32_21 = select i1 %or_ln31, i8 1, i8 %add_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_21"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="902" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:21  %select_ln31_13 = select i1 %icmp_ln31, i12 66, i12 %tmp_79

]]></Node>
<StgValue><ssdm name="select_ln31_13"/></StgValue>
</operation>

<operation id="903" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:22  %zext_ln31_4 = zext i12 %select_ln31_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="904" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:28  %select_ln31_17 = select i1 %icmp_ln31, i12 67, i12 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln31_17"/></StgValue>
</operation>

<operation id="905" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:29  %zext_ln31_7 = zext i12 %select_ln31_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="906" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:64  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %or_ln40_7)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="907" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:65  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %or_ln40_8)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="908" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:85  %select_ln31_34 = select i1 %and_ln31_1, i64 %tmp_91, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_34"/></StgValue>
</operation>

<operation id="909" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:90  %select_ln31_38 = select i1 %and_ln31_1, i64 %tmp_92, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="select_ln31_38"/></StgValue>
</operation>

<operation id="910" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:119  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_9, i6 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:120  %tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_9, i6 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:124  %mB_load_1 = load float* %mB_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mB_load_1"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:152  %mB_load_5 = load float* %mB_addr_6, align 4

]]></Node>
<StgValue><ssdm name="mB_load_5"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:162  %select_ln32_11 = select i1 %and_ln31_2, i64 %tmp_108, i64 %select_ln31_34

]]></Node>
<StgValue><ssdm name="select_ln32_11"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:163  %mB_addr_10 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_11

]]></Node>
<StgValue><ssdm name="mB_addr_10"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:164  %mB_load_9 = load float* %mB_addr_10, align 4

]]></Node>
<StgValue><ssdm name="mB_load_9"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:174  %select_ln32_15 = select i1 %and_ln31_2, i64 %tmp_109, i64 %select_ln31_38

]]></Node>
<StgValue><ssdm name="select_ln32_15"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:175  %mB_addr_14 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_15

]]></Node>
<StgValue><ssdm name="mB_addr_14"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:176  %mB_load_13 = load float* %mB_addr_14, align 4

]]></Node>
<StgValue><ssdm name="mB_load_13"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_21 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_31 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="924" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ii_loop:10  %select_ln31_6 = select i1 %icmp_ln31, i13 128, i13 %add_ln40_3

]]></Node>
<StgValue><ssdm name="select_ln31_6"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:11  %zext_ln31 = zext i13 %select_ln31_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:16  %select_ln31_10 = select i1 %icmp_ln31, i12 129, i12 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln31_10"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:17  %zext_ln31_2 = zext i12 %select_ln31_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
ii_loop:67  %tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 1, i7 %j)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:68  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %or_ln40_6)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:71  %select_ln31_27 = select i1 %and_ln31_1, i64 %tmp_93, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_27"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:81  %select_ln31_31 = select i1 %and_ln31_1, i64 %tmp_94, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_31"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:126  %tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %or_ln40_10, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="12">
<![CDATA[
ii_loop:127  %zext_ln40_10 = zext i12 %tmp_110 to i13

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ii_loop:128  %add_ln40_9 = add i13 %zext_ln40_10, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:129  %zext_ln40_11 = zext i13 %add_ln40_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:130  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_10, i6 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:133  %select_ln32_4 = select i1 %and_ln31_2, i64 %zext_ln40_11, i64 %select_ln31_27

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:134  %mB_addr_3 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_4

]]></Node>
<StgValue><ssdm name="mB_addr_3"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:135  %mB_load_2 = load float* %mB_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mB_load_2"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:153  %select_ln32_8 = select i1 %and_ln31_2, i64 %tmp_111, i64 %select_ln31_31

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:154  %mB_addr_7 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_8

]]></Node>
<StgValue><ssdm name="mB_addr_7"/></StgValue>
</operation>

<operation id="942" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:155  %mB_load_6 = load float* %mB_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mB_load_6"/></StgValue>
</operation>

<operation id="943" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:164  %mB_load_9 = load float* %mB_addr_10, align 4

]]></Node>
<StgValue><ssdm name="mB_load_9"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:176  %mB_load_13 = load float* %mB_addr_14, align 4

]]></Node>
<StgValue><ssdm name="mB_load_13"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_112_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="949" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_21 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="950" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_31 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="951" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:23  %select_ln31_14 = select i1 %icmp_ln31, i12 130, i12 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln31_14"/></StgValue>
</operation>

<operation id="952" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:24  %zext_ln31_5 = zext i12 %select_ln31_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="953" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:30  %select_ln31_18 = select i1 %icmp_ln31, i12 131, i12 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln31_18"/></StgValue>
</operation>

<operation id="954" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:31  %zext_ln31_8 = zext i12 %select_ln31_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="955" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:69  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %or_ln40_7)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="956" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:70  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %or_ln40_8)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="957" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:86  %select_ln31_35 = select i1 %and_ln31_1, i64 %tmp_95, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="select_ln31_35"/></StgValue>
</operation>

<operation id="958" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:91  %select_ln31_39 = select i1 %and_ln31_1, i64 %tmp_96, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="select_ln31_39"/></StgValue>
</operation>

<operation id="959" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:131  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_10, i6 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="960" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:132  %tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_10, i6 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="961" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:135  %mB_load_2 = load float* %mB_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mB_load_2"/></StgValue>
</operation>

<operation id="962" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:155  %mB_load_6 = load float* %mB_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mB_load_6"/></StgValue>
</operation>

<operation id="963" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:165  %select_ln32_12 = select i1 %and_ln31_2, i64 %tmp_112, i64 %select_ln31_35

]]></Node>
<StgValue><ssdm name="select_ln32_12"/></StgValue>
</operation>

<operation id="964" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:166  %mB_addr_11 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_12

]]></Node>
<StgValue><ssdm name="mB_addr_11"/></StgValue>
</operation>

<operation id="965" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:167  %mB_load_10 = load float* %mB_addr_11, align 4

]]></Node>
<StgValue><ssdm name="mB_load_10"/></StgValue>
</operation>

<operation id="966" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:177  %select_ln32_16 = select i1 %and_ln31_2, i64 %tmp_113, i64 %select_ln31_39

]]></Node>
<StgValue><ssdm name="select_ln32_16"/></StgValue>
</operation>

<operation id="967" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:178  %mB_addr_15 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_16

]]></Node>
<StgValue><ssdm name="mB_addr_15"/></StgValue>
</operation>

<operation id="968" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:179  %mB_load_14 = load float* %mB_addr_15, align 4

]]></Node>
<StgValue><ssdm name="mB_load_14"/></StgValue>
</operation>

<operation id="969" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="970" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="971" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="972" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_112_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="973" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_21 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="974" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="975" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_31 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="976" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="977" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:18  %select_ln31_11 = select i1 %icmp_ln31, i12 193, i12 %tmp_86

]]></Node>
<StgValue><ssdm name="select_ln31_11"/></StgValue>
</operation>

<operation id="978" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:19  %zext_ln31_3 = zext i12 %select_ln31_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="979" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:74  %tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %or_ln40_6)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="980" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:82  %select_ln31_32 = select i1 %and_ln31_1, i64 %tmp_97, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_32"/></StgValue>
</operation>

<operation id="981" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:140  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_11, i6 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="982" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="13">
<![CDATA[
ii_loop:144  %zext_ln32_3 = zext i13 %select_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="983" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:145  %mB_addr_4 = getelementptr [4096 x float]* %mB, i64 0, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="mB_addr_4"/></StgValue>
</operation>

<operation id="984" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:146  %mB_load_3 = load float* %mB_addr_4, align 4

]]></Node>
<StgValue><ssdm name="mB_load_3"/></StgValue>
</operation>

<operation id="985" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:156  %select_ln32_9 = select i1 %and_ln31_2, i64 %tmp_115, i64 %select_ln31_32

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="986" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:157  %mB_addr_8 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_9

]]></Node>
<StgValue><ssdm name="mB_addr_8"/></StgValue>
</operation>

<operation id="987" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:158  %mB_load_7 = load float* %mB_addr_8, align 4

]]></Node>
<StgValue><ssdm name="mB_load_7"/></StgValue>
</operation>

<operation id="988" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:167  %mB_load_10 = load float* %mB_addr_11, align 4

]]></Node>
<StgValue><ssdm name="mB_load_10"/></StgValue>
</operation>

<operation id="989" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:179  %mB_load_14 = load float* %mB_addr_15, align 4

]]></Node>
<StgValue><ssdm name="mB_load_14"/></StgValue>
</operation>

<operation id="990" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_73 = fadd float %mC_load_64, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="991" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="992" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="993" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_65, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="994" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_112_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="995" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_112_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="996" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_21 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="997" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="998" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_31 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="999" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1000" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:263  %select_ln31_44 = select i1 %icmp_ln31, i12 1, i12 %add_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_44"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1001" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:25  %select_ln31_15 = select i1 %icmp_ln31, i12 194, i12 %tmp_87

]]></Node>
<StgValue><ssdm name="select_ln31_15"/></StgValue>
</operation>

<operation id="1002" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:26  %zext_ln31_6 = zext i12 %select_ln31_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="1003" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ii_loop:32  %select_ln31_19 = select i1 %icmp_ln31, i12 195, i12 %tmp_88

]]></Node>
<StgValue><ssdm name="select_ln31_19"/></StgValue>
</operation>

<operation id="1004" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
ii_loop:33  %zext_ln31_9 = zext i12 %select_ln31_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="1005" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:75  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %or_ln40_7)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1006" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
ii_loop:76  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %or_ln40_8)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1007" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:87  %select_ln31_36 = select i1 %and_ln31_1, i64 %tmp_98, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="select_ln31_36"/></StgValue>
</operation>

<operation id="1008" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:92  %select_ln31_40 = select i1 %and_ln31_1, i64 %tmp_99, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="select_ln31_40"/></StgValue>
</operation>

<operation id="1009" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:141  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_11, i6 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1010" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="6" op_3_bw="6">
<![CDATA[
ii_loop:142  %tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i6.i6(i52 0, i6 %or_ln40_11, i6 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1011" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:146  %mB_load_3 = load float* %mB_addr_4, align 4

]]></Node>
<StgValue><ssdm name="mB_load_3"/></StgValue>
</operation>

<operation id="1012" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:158  %mB_load_7 = load float* %mB_addr_8, align 4

]]></Node>
<StgValue><ssdm name="mB_load_7"/></StgValue>
</operation>

<operation id="1013" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:168  %select_ln32_13 = select i1 %and_ln31_2, i64 %tmp_116, i64 %select_ln31_36

]]></Node>
<StgValue><ssdm name="select_ln32_13"/></StgValue>
</operation>

<operation id="1014" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:169  %mB_addr_12 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_13

]]></Node>
<StgValue><ssdm name="mB_addr_12"/></StgValue>
</operation>

<operation id="1015" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:170  %mB_load_11 = load float* %mB_addr_12, align 4

]]></Node>
<StgValue><ssdm name="mB_load_11"/></StgValue>
</operation>

<operation id="1016" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:180  %select_ln32_17 = select i1 %and_ln31_2, i64 %tmp_117, i64 %select_ln31_40

]]></Node>
<StgValue><ssdm name="select_ln32_17"/></StgValue>
</operation>

<operation id="1017" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:181  %mB_addr_16 = getelementptr [4096 x float]* %mB, i64 0, i64 %select_ln32_17

]]></Node>
<StgValue><ssdm name="mB_addr_16"/></StgValue>
</operation>

<operation id="1018" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:182  %mB_load_15 = load float* %mB_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mB_load_15"/></StgValue>
</operation>

<operation id="1019" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_73 = fadd float %mC_load_64, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1020" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1021" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1022" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_65, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1023" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_112_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="1024" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_112_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="1025" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_66, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1026" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1027" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1028" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_67, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1029" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1030" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1031" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:170  %mB_load_11 = load float* %mB_addr_12, align 4

]]></Node>
<StgValue><ssdm name="mB_load_11"/></StgValue>
</operation>

<operation id="1032" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
ii_loop:182  %mB_load_15 = load float* %mB_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mB_load_15"/></StgValue>
</operation>

<operation id="1033" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_73 = fadd float %mC_load_64, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1034" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1035" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1036" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_65, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1037" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_112_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="1038" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_112_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="1039" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_66, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1040" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1041" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1042" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_67, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1043" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1044" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1045" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_73 = fadd float %mC_load_64, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1046" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1047" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1048" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_65, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1049" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_112_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="1050" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_112_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="1051" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_66, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1052" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1053" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1054" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_67, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1055" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1056" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1057" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_73 = fadd float %mC_load_64, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1058" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1059" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_65, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1060" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_112_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="1061" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_66, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1062" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1063" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1064" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_67, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1065" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1066" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1067" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_73, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1068" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1069" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_112_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1070" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_112_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="1071" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_66, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1072" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1073" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_67, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1074" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1075" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_73, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1076" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_112_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1077" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1078" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1079" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>

<operation id="1080" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1081" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_73, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1082" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_112_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1083" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1084" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1085" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_73, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1086" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_112_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1087" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1088" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1089" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_73, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1090" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_112_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1091" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1092" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1093" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1094" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_112_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1095" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1096" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1097" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1098" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_112_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1099" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1100" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1101" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1102" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_112_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1103" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1104" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1105" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1106" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_112_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1107" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1108" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1109" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1110" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_112_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1111" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1112" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1113" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1114" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_112_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>

<operation id="1115" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1116" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1117" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1118" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_112_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1119" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1120" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_112_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1121" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1122" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_112_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1123" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1124" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_112_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1125" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32">
<![CDATA[
ii_loop:227  store float %tmp_1_0_3, float* %mC_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="1126" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32">
<![CDATA[
ii_loop:237  store float %tmp_1_1_3, float* %mC_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="1127" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1128" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1129" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1130" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1131" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1132" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1133" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1134" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1135" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1136" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1137" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @i_loop_k_loop_ii_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ii_loop:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1139" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:41  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @j_loop_k_loop_ii_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:97  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @k_loop_ii_loop_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:184  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="1142" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ii_loop:185  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1143" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ii_loop:186  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="1144" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32">
<![CDATA[
ii_loop:247  store float %tmp_1_2_3, float* %mC_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="1145" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32">
<![CDATA[
ii_loop:257  store float %tmp_1_3_3, float* %mC_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="1146" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ii_loop:258  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1147" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
ii_loop:264  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1148" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1149" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0_begin:1  %zext_ln49_1 = zext i30 %out_mC5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="1150" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0_begin:2  %OUTPUT_addr_1 = getelementptr float* %OUTPUT_r, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1"/></StgValue>
</operation>

<operation id="1151" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="1152" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:4  br label %meminst17.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1153" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.0:0  %phi_ln49 = phi i6 [ 0, %hls_label_0_begin ], [ %add_ln49, %meminst17.0 ]

]]></Node>
<StgValue><ssdm name="phi_ln49"/></StgValue>
</operation>

<operation id="1154" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.0:1  %add_ln49 = add i6 %phi_ln49, 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="1155" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="6">
<![CDATA[
meminst17.0:2  %zext_ln49 = zext i6 %phi_ln49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="1156" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.0:3  %mC_addr_1 = getelementptr [4096 x float]* %mC, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="mC_addr_1"/></StgValue>
</operation>

<operation id="1157" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
meminst17.0:4  %mC_load = load float* %mC_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mC_load"/></StgValue>
</operation>

<operation id="1158" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.0:6  %icmp_ln49 = icmp eq i6 %phi_ln49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1159" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
meminst17.0:4  %mC_load = load float* %mC_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mC_load"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1160" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
meminst17.0:5  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_1, float %mC_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1161" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.0:7  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.0:8  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1163" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.0:9  br i1 %icmp_ln49, label %hls_label_0, label %meminst17.0

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1164" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1165" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1166" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1167" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1168" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1169" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1170" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1171" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:3  br label %meminst17.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1172" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.1:0  %empty_22 = phi i6 [ 0, %hls_label_0 ], [ %add_ln49_1, %meminst17.1 ]

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1173" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.1:1  %add_ln49_1 = add i6 %empty_22, 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="1174" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.1:2  %tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %empty_22)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1175" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.1:3  %add_ln49_64 = add i64 %empty, %tmp_125

]]></Node>
<StgValue><ssdm name="add_ln49_64"/></StgValue>
</operation>

<operation id="1176" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.1:4  %OUTPUT_addr_2 = getelementptr float* %OUTPUT_r, i64 %add_ln49_64

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2"/></StgValue>
</operation>

<operation id="1177" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.1:5  %mC_addr_2 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="mC_addr_2"/></StgValue>
</operation>

<operation id="1178" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="12">
<![CDATA[
meminst17.1:6  %mC_load_1 = load float* %mC_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mC_load_1"/></StgValue>
</operation>

<operation id="1179" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.1:10  %icmp_ln49_1 = icmp eq i6 %empty_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1180" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="12">
<![CDATA[
meminst17.1:6  %mC_load_1 = load float* %mC_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mC_load_1"/></StgValue>
</operation>

<operation id="1181" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
meminst17.1:7  %p_req288 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="p_req288"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1182" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0">
<![CDATA[
meminst17.1:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_2, float %mC_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1183" st_id="80" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1">
<![CDATA[
meminst17.1:9  %p_resp289 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="p_resp289"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1184" st_id="81" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1">
<![CDATA[
meminst17.1:9  %p_resp289 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="p_resp289"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1185" st_id="82" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1">
<![CDATA[
meminst17.1:9  %p_resp289 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="p_resp289"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1186" st_id="83" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1">
<![CDATA[
meminst17.1:9  %p_resp289 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="p_resp289"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1187" st_id="84" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1">
<![CDATA[
meminst17.1:9  %p_resp289 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="p_resp289"/></StgValue>
</operation>

<operation id="1188" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.1:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1189" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.1:12  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1190" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.1:13  br i1 %icmp_ln49_1, label %hls_label_01, label %meminst17.1

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1191" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_01:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1192" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_01:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1193" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
hls_label_01:2  br label %meminst17.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1194" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.2:0  %empty_25 = phi i6 [ 0, %hls_label_01 ], [ %add_ln49_2, %meminst17.2 ]

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1195" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.2:1  %add_ln49_2 = add i6 %empty_25, 1

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="1196" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.2:2  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %empty_25)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1197" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.2:3  %add_ln49_65 = add i64 %empty, %tmp_126

]]></Node>
<StgValue><ssdm name="add_ln49_65"/></StgValue>
</operation>

<operation id="1198" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.2:4  %OUTPUT_addr_3 = getelementptr float* %OUTPUT_r, i64 %add_ln49_65

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_3"/></StgValue>
</operation>

<operation id="1199" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.2:5  %mC_addr_3 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="mC_addr_3"/></StgValue>
</operation>

<operation id="1200" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
meminst17.2:6  %mC_load_2 = load float* %mC_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mC_load_2"/></StgValue>
</operation>

<operation id="1201" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.2:10  %icmp_ln49_2 = icmp eq i6 %empty_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1202" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
meminst17.2:6  %mC_load_2 = load float* %mC_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mC_load_2"/></StgValue>
</operation>

<operation id="1203" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
meminst17.2:7  %p_req286 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_req286"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1204" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0">
<![CDATA[
meminst17.2:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_3, float %mC_load_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1205" st_id="88" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
meminst17.2:9  %p_resp287 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="p_resp287"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1206" st_id="89" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
meminst17.2:9  %p_resp287 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="p_resp287"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1207" st_id="90" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
meminst17.2:9  %p_resp287 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="p_resp287"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1208" st_id="91" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
meminst17.2:9  %p_resp287 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="p_resp287"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1209" st_id="92" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1">
<![CDATA[
meminst17.2:9  %p_resp287 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="p_resp287"/></StgValue>
</operation>

<operation id="1210" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.2:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1211" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.2:12  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1212" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.2:13  br i1 %icmp_ln49_2, label %hls_label_02, label %meminst17.2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1213" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_02:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1214" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_02:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1215" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
hls_label_02:2  br label %meminst17.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1216" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.3:0  %empty_28 = phi i6 [ 0, %hls_label_02 ], [ %add_ln49_3, %meminst17.3 ]

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1217" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.3:1  %add_ln49_3 = add i6 %empty_28, 1

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="1218" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.3:2  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %empty_28)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1219" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.3:3  %add_ln49_66 = add i64 %empty, %tmp_127

]]></Node>
<StgValue><ssdm name="add_ln49_66"/></StgValue>
</operation>

<operation id="1220" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.3:4  %OUTPUT_addr_4 = getelementptr float* %OUTPUT_r, i64 %add_ln49_66

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_4"/></StgValue>
</operation>

<operation id="1221" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.3:5  %mC_addr_8 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="mC_addr_8"/></StgValue>
</operation>

<operation id="1222" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
meminst17.3:6  %mC_load_3 = load float* %mC_addr_8, align 4

]]></Node>
<StgValue><ssdm name="mC_load_3"/></StgValue>
</operation>

<operation id="1223" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.3:10  %icmp_ln49_3 = icmp eq i6 %empty_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1224" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
meminst17.3:6  %mC_load_3 = load float* %mC_addr_8, align 4

]]></Node>
<StgValue><ssdm name="mC_load_3"/></StgValue>
</operation>

<operation id="1225" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
meminst17.3:7  %p_req284 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="p_req284"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1226" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0">
<![CDATA[
meminst17.3:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_4, float %mC_load_3, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1227" st_id="96" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
meminst17.3:9  %p_resp285 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="p_resp285"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1228" st_id="97" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
meminst17.3:9  %p_resp285 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="p_resp285"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1229" st_id="98" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
meminst17.3:9  %p_resp285 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="p_resp285"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1230" st_id="99" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
meminst17.3:9  %p_resp285 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="p_resp285"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1231" st_id="100" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
meminst17.3:9  %p_resp285 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="p_resp285"/></StgValue>
</operation>

<operation id="1232" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.3:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.3:12  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1234" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.3:13  br i1 %icmp_ln49_3, label %hls_label_03, label %meminst17.3

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1235" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_03:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1236" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_03:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1237" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
hls_label_03:2  br label %meminst17.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1238" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.4:0  %empty_31 = phi i6 [ 0, %hls_label_03 ], [ %add_ln49_4, %meminst17.4 ]

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1239" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.4:1  %add_ln49_4 = add i6 %empty_31, 1

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="1240" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.4:2  %tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %empty_31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1241" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.4:3  %add_ln49_67 = add i64 %empty, %tmp_128

]]></Node>
<StgValue><ssdm name="add_ln49_67"/></StgValue>
</operation>

<operation id="1242" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.4:4  %OUTPUT_addr_5 = getelementptr float* %OUTPUT_r, i64 %add_ln49_67

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_5"/></StgValue>
</operation>

<operation id="1243" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.4:5  %mC_addr_9 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="mC_addr_9"/></StgValue>
</operation>

<operation id="1244" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
meminst17.4:6  %mC_load_4 = load float* %mC_addr_9, align 4

]]></Node>
<StgValue><ssdm name="mC_load_4"/></StgValue>
</operation>

<operation id="1245" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.4:10  %icmp_ln49_4 = icmp eq i6 %empty_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1246" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
meminst17.4:6  %mC_load_4 = load float* %mC_addr_9, align 4

]]></Node>
<StgValue><ssdm name="mC_load_4"/></StgValue>
</operation>

<operation id="1247" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
meminst17.4:7  %p_req282 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="p_req282"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1248" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0">
<![CDATA[
meminst17.4:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_5, float %mC_load_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1249" st_id="104" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1">
<![CDATA[
meminst17.4:9  %p_resp283 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="p_resp283"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1250" st_id="105" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1">
<![CDATA[
meminst17.4:9  %p_resp283 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="p_resp283"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1251" st_id="106" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1">
<![CDATA[
meminst17.4:9  %p_resp283 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="p_resp283"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1252" st_id="107" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1">
<![CDATA[
meminst17.4:9  %p_resp283 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="p_resp283"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1253" st_id="108" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1">
<![CDATA[
meminst17.4:9  %p_resp283 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="p_resp283"/></StgValue>
</operation>

<operation id="1254" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.4:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1255" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.4:12  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1256" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.4:13  br i1 %icmp_ln49_4, label %hls_label_04, label %meminst17.4

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1257" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_04:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1258" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_04:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1259" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
hls_label_04:2  br label %meminst17.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1260" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.5:0  %empty_34 = phi i6 [ 0, %hls_label_04 ], [ %add_ln49_5, %meminst17.5 ]

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1261" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.5:1  %add_ln49_5 = add i6 %empty_34, 1

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="1262" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.5:2  %tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %empty_34)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1263" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.5:3  %add_ln49_68 = add i64 %empty, %tmp_129

]]></Node>
<StgValue><ssdm name="add_ln49_68"/></StgValue>
</operation>

<operation id="1264" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.5:4  %OUTPUT_addr_6 = getelementptr float* %OUTPUT_r, i64 %add_ln49_68

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_6"/></StgValue>
</operation>

<operation id="1265" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.5:5  %mC_addr_10 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="mC_addr_10"/></StgValue>
</operation>

<operation id="1266" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
meminst17.5:6  %mC_load_5 = load float* %mC_addr_10, align 4

]]></Node>
<StgValue><ssdm name="mC_load_5"/></StgValue>
</operation>

<operation id="1267" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.5:10  %icmp_ln49_5 = icmp eq i6 %empty_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1268" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
meminst17.5:6  %mC_load_5 = load float* %mC_addr_10, align 4

]]></Node>
<StgValue><ssdm name="mC_load_5"/></StgValue>
</operation>

<operation id="1269" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
meminst17.5:7  %p_req280 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="p_req280"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1270" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0">
<![CDATA[
meminst17.5:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_6, float %mC_load_5, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1271" st_id="112" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
meminst17.5:9  %p_resp281 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="p_resp281"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1272" st_id="113" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
meminst17.5:9  %p_resp281 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="p_resp281"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1273" st_id="114" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
meminst17.5:9  %p_resp281 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="p_resp281"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1274" st_id="115" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
meminst17.5:9  %p_resp281 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="p_resp281"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1275" st_id="116" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
meminst17.5:9  %p_resp281 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="p_resp281"/></StgValue>
</operation>

<operation id="1276" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.5:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.5:12  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1278" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.5:13  br i1 %icmp_ln49_5, label %hls_label_05, label %meminst17.5

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1279" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_05:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1280" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_05:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1281" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
hls_label_05:2  br label %meminst17.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1282" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.6:0  %empty_37 = phi i6 [ 0, %hls_label_05 ], [ %add_ln49_6, %meminst17.6 ]

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1283" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.6:1  %add_ln49_6 = add i6 %empty_37, 1

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="1284" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.6:2  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %empty_37)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1285" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.6:3  %add_ln49_69 = add i64 %empty, %tmp_130

]]></Node>
<StgValue><ssdm name="add_ln49_69"/></StgValue>
</operation>

<operation id="1286" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.6:4  %OUTPUT_addr_7 = getelementptr float* %OUTPUT_r, i64 %add_ln49_69

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_7"/></StgValue>
</operation>

<operation id="1287" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.6:5  %mC_addr_11 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="mC_addr_11"/></StgValue>
</operation>

<operation id="1288" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
meminst17.6:6  %mC_load_6 = load float* %mC_addr_11, align 4

]]></Node>
<StgValue><ssdm name="mC_load_6"/></StgValue>
</operation>

<operation id="1289" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.6:10  %icmp_ln49_6 = icmp eq i6 %empty_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1290" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
meminst17.6:6  %mC_load_6 = load float* %mC_addr_11, align 4

]]></Node>
<StgValue><ssdm name="mC_load_6"/></StgValue>
</operation>

<operation id="1291" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
meminst17.6:7  %p_req278 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="p_req278"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1292" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0">
<![CDATA[
meminst17.6:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_7, float %mC_load_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1293" st_id="120" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1">
<![CDATA[
meminst17.6:9  %p_resp279 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="p_resp279"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1294" st_id="121" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1">
<![CDATA[
meminst17.6:9  %p_resp279 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="p_resp279"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1295" st_id="122" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1">
<![CDATA[
meminst17.6:9  %p_resp279 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="p_resp279"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1296" st_id="123" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1">
<![CDATA[
meminst17.6:9  %p_resp279 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="p_resp279"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1297" st_id="124" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1">
<![CDATA[
meminst17.6:9  %p_resp279 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="p_resp279"/></StgValue>
</operation>

<operation id="1298" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.6:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.6:12  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1300" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.6:13  br i1 %icmp_ln49_6, label %hls_label_06, label %meminst17.6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1301" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_06:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1302" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_06:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1303" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
hls_label_06:2  br label %meminst17.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1304" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.7:0  %empty_40 = phi i6 [ 0, %hls_label_06 ], [ %add_ln49_7, %meminst17.7 ]

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1305" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.7:1  %add_ln49_7 = add i6 %empty_40, 1

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="1306" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.7:2  %tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %empty_40)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1307" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.7:3  %add_ln49_70 = add i64 %empty, %tmp_131

]]></Node>
<StgValue><ssdm name="add_ln49_70"/></StgValue>
</operation>

<operation id="1308" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.7:4  %OUTPUT_addr_8 = getelementptr float* %OUTPUT_r, i64 %add_ln49_70

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_8"/></StgValue>
</operation>

<operation id="1309" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.7:5  %mC_addr_12 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="mC_addr_12"/></StgValue>
</operation>

<operation id="1310" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
meminst17.7:6  %mC_load_7 = load float* %mC_addr_12, align 4

]]></Node>
<StgValue><ssdm name="mC_load_7"/></StgValue>
</operation>

<operation id="1311" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.7:10  %icmp_ln49_7 = icmp eq i6 %empty_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_7"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1312" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
meminst17.7:6  %mC_load_7 = load float* %mC_addr_12, align 4

]]></Node>
<StgValue><ssdm name="mC_load_7"/></StgValue>
</operation>

<operation id="1313" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
meminst17.7:7  %p_req276 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="p_req276"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1314" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0">
<![CDATA[
meminst17.7:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_8, float %mC_load_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1315" st_id="128" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1">
<![CDATA[
meminst17.7:9  %p_resp277 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="p_resp277"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1316" st_id="129" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1">
<![CDATA[
meminst17.7:9  %p_resp277 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="p_resp277"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1317" st_id="130" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1">
<![CDATA[
meminst17.7:9  %p_resp277 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="p_resp277"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1318" st_id="131" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1">
<![CDATA[
meminst17.7:9  %p_resp277 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="p_resp277"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1319" st_id="132" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1">
<![CDATA[
meminst17.7:9  %p_resp277 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="p_resp277"/></StgValue>
</operation>

<operation id="1320" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.7:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.7:12  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1322" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.7:13  br i1 %icmp_ln49_7, label %hls_label_07, label %meminst17.7

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1323" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_07:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1324" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_07:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1325" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
hls_label_07:2  br label %meminst17.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1326" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.8:0  %empty_43 = phi i6 [ 0, %hls_label_07 ], [ %add_ln49_8, %meminst17.8 ]

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1327" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.8:1  %add_ln49_8 = add i6 %empty_43, 1

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="1328" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.8:2  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %empty_43)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1329" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.8:3  %add_ln49_71 = add i64 %empty, %tmp_132

]]></Node>
<StgValue><ssdm name="add_ln49_71"/></StgValue>
</operation>

<operation id="1330" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.8:4  %OUTPUT_addr_9 = getelementptr float* %OUTPUT_r, i64 %add_ln49_71

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_9"/></StgValue>
</operation>

<operation id="1331" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.8:5  %mC_addr_13 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="mC_addr_13"/></StgValue>
</operation>

<operation id="1332" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="12">
<![CDATA[
meminst17.8:6  %mC_load_8 = load float* %mC_addr_13, align 4

]]></Node>
<StgValue><ssdm name="mC_load_8"/></StgValue>
</operation>

<operation id="1333" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.8:10  %icmp_ln49_8 = icmp eq i6 %empty_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_8"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1334" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="12">
<![CDATA[
meminst17.8:6  %mC_load_8 = load float* %mC_addr_13, align 4

]]></Node>
<StgValue><ssdm name="mC_load_8"/></StgValue>
</operation>

<operation id="1335" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
meminst17.8:7  %p_req274 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="p_req274"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1336" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0">
<![CDATA[
meminst17.8:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_9, float %mC_load_8, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1337" st_id="136" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1">
<![CDATA[
meminst17.8:9  %p_resp275 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="p_resp275"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1338" st_id="137" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1">
<![CDATA[
meminst17.8:9  %p_resp275 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="p_resp275"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1339" st_id="138" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1">
<![CDATA[
meminst17.8:9  %p_resp275 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="p_resp275"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1340" st_id="139" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1">
<![CDATA[
meminst17.8:9  %p_resp275 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="p_resp275"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1341" st_id="140" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1">
<![CDATA[
meminst17.8:9  %p_resp275 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="p_resp275"/></StgValue>
</operation>

<operation id="1342" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.8:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1343" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.8:12  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1344" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.8:13  br i1 %icmp_ln49_8, label %hls_label_08, label %meminst17.8

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1345" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_08:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1346" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_08:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1347" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
hls_label_08:2  br label %meminst17.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1348" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.9:0  %empty_46 = phi i6 [ 0, %hls_label_08 ], [ %add_ln49_9, %meminst17.9 ]

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1349" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.9:1  %add_ln49_9 = add i6 %empty_46, 1

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="1350" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.9:2  %tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %empty_46)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1351" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.9:3  %add_ln49_72 = add i64 %empty, %tmp_133

]]></Node>
<StgValue><ssdm name="add_ln49_72"/></StgValue>
</operation>

<operation id="1352" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.9:4  %OUTPUT_addr_10 = getelementptr float* %OUTPUT_r, i64 %add_ln49_72

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_10"/></StgValue>
</operation>

<operation id="1353" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.9:5  %mC_addr_14 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="mC_addr_14"/></StgValue>
</operation>

<operation id="1354" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="12">
<![CDATA[
meminst17.9:6  %mC_load_9 = load float* %mC_addr_14, align 4

]]></Node>
<StgValue><ssdm name="mC_load_9"/></StgValue>
</operation>

<operation id="1355" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.9:10  %icmp_ln49_9 = icmp eq i6 %empty_46, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_9"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1356" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="12">
<![CDATA[
meminst17.9:6  %mC_load_9 = load float* %mC_addr_14, align 4

]]></Node>
<StgValue><ssdm name="mC_load_9"/></StgValue>
</operation>

<operation id="1357" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
meminst17.9:7  %p_req272 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="p_req272"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1358" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0">
<![CDATA[
meminst17.9:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_10, float %mC_load_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1359" st_id="144" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1">
<![CDATA[
meminst17.9:9  %p_resp273 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="p_resp273"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1360" st_id="145" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1">
<![CDATA[
meminst17.9:9  %p_resp273 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="p_resp273"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1361" st_id="146" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1">
<![CDATA[
meminst17.9:9  %p_resp273 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="p_resp273"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1362" st_id="147" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1">
<![CDATA[
meminst17.9:9  %p_resp273 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="p_resp273"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1363" st_id="148" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1">
<![CDATA[
meminst17.9:9  %p_resp273 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="p_resp273"/></StgValue>
</operation>

<operation id="1364" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.9:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.9:12  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1366" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.9:13  br i1 %icmp_ln49_9, label %hls_label_09, label %meminst17.9

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1367" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_09:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1368" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_09:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1369" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
hls_label_09:2  br label %meminst17.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1370" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.10:0  %empty_49 = phi i6 [ 0, %hls_label_09 ], [ %add_ln49_10, %meminst17.10 ]

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1371" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.10:1  %add_ln49_10 = add i6 %empty_49, 1

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="1372" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.10:2  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %empty_49)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1373" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.10:3  %add_ln49_73 = add i64 %empty, %tmp_134

]]></Node>
<StgValue><ssdm name="add_ln49_73"/></StgValue>
</operation>

<operation id="1374" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.10:4  %OUTPUT_addr_11 = getelementptr float* %OUTPUT_r, i64 %add_ln49_73

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_11"/></StgValue>
</operation>

<operation id="1375" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.10:5  %mC_addr_15 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="mC_addr_15"/></StgValue>
</operation>

<operation id="1376" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
meminst17.10:6  %mC_load_10 = load float* %mC_addr_15, align 4

]]></Node>
<StgValue><ssdm name="mC_load_10"/></StgValue>
</operation>

<operation id="1377" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.10:10  %icmp_ln49_10 = icmp eq i6 %empty_49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_10"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1378" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
meminst17.10:6  %mC_load_10 = load float* %mC_addr_15, align 4

]]></Node>
<StgValue><ssdm name="mC_load_10"/></StgValue>
</operation>

<operation id="1379" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
meminst17.10:7  %p_req270 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="p_req270"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1380" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0">
<![CDATA[
meminst17.10:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_11, float %mC_load_10, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1381" st_id="152" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1">
<![CDATA[
meminst17.10:9  %p_resp271 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="p_resp271"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1382" st_id="153" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1">
<![CDATA[
meminst17.10:9  %p_resp271 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="p_resp271"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1383" st_id="154" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1">
<![CDATA[
meminst17.10:9  %p_resp271 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="p_resp271"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1384" st_id="155" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1">
<![CDATA[
meminst17.10:9  %p_resp271 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="p_resp271"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1385" st_id="156" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1">
<![CDATA[
meminst17.10:9  %p_resp271 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="p_resp271"/></StgValue>
</operation>

<operation id="1386" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.10:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1387" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.10:12  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1388" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.10:13  br i1 %icmp_ln49_10, label %hls_label_010, label %meminst17.10

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1389" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_010:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1390" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_010:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1391" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
hls_label_010:2  br label %meminst17.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1392" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.11:0  %empty_52 = phi i6 [ 0, %hls_label_010 ], [ %add_ln49_11, %meminst17.11 ]

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1393" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.11:1  %add_ln49_11 = add i6 %empty_52, 1

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="1394" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.11:2  %tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %empty_52)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1395" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.11:3  %add_ln49_74 = add i64 %empty, %tmp_135

]]></Node>
<StgValue><ssdm name="add_ln49_74"/></StgValue>
</operation>

<operation id="1396" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.11:4  %OUTPUT_addr_12 = getelementptr float* %OUTPUT_r, i64 %add_ln49_74

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_12"/></StgValue>
</operation>

<operation id="1397" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.11:5  %mC_addr_16 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="mC_addr_16"/></StgValue>
</operation>

<operation id="1398" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="12">
<![CDATA[
meminst17.11:6  %mC_load_11 = load float* %mC_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mC_load_11"/></StgValue>
</operation>

<operation id="1399" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.11:10  %icmp_ln49_11 = icmp eq i6 %empty_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_11"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1400" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="12">
<![CDATA[
meminst17.11:6  %mC_load_11 = load float* %mC_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mC_load_11"/></StgValue>
</operation>

<operation id="1401" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
meminst17.11:7  %p_req268 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="p_req268"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1402" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0">
<![CDATA[
meminst17.11:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_12, float %mC_load_11, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1403" st_id="160" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1">
<![CDATA[
meminst17.11:9  %p_resp269 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="p_resp269"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1404" st_id="161" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1">
<![CDATA[
meminst17.11:9  %p_resp269 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="p_resp269"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1405" st_id="162" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1">
<![CDATA[
meminst17.11:9  %p_resp269 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="p_resp269"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1406" st_id="163" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1">
<![CDATA[
meminst17.11:9  %p_resp269 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="p_resp269"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1407" st_id="164" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1">
<![CDATA[
meminst17.11:9  %p_resp269 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="p_resp269"/></StgValue>
</operation>

<operation id="1408" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.11:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.11:12  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1410" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.11:13  br i1 %icmp_ln49_11, label %hls_label_011, label %meminst17.11

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1411" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_011:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1412" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_011:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1413" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
hls_label_011:2  br label %meminst17.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1414" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.12:0  %empty_55 = phi i6 [ 0, %hls_label_011 ], [ %add_ln49_12, %meminst17.12 ]

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1415" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.12:1  %add_ln49_12 = add i6 %empty_55, 1

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="1416" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.12:2  %tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %empty_55)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1417" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.12:3  %add_ln49_75 = add i64 %empty, %tmp_136

]]></Node>
<StgValue><ssdm name="add_ln49_75"/></StgValue>
</operation>

<operation id="1418" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.12:4  %OUTPUT_addr_13 = getelementptr float* %OUTPUT_r, i64 %add_ln49_75

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_13"/></StgValue>
</operation>

<operation id="1419" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.12:5  %mC_addr_17 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="mC_addr_17"/></StgValue>
</operation>

<operation id="1420" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="12">
<![CDATA[
meminst17.12:6  %mC_load_12 = load float* %mC_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mC_load_12"/></StgValue>
</operation>

<operation id="1421" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.12:10  %icmp_ln49_12 = icmp eq i6 %empty_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_12"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1422" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="12">
<![CDATA[
meminst17.12:6  %mC_load_12 = load float* %mC_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mC_load_12"/></StgValue>
</operation>

<operation id="1423" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
meminst17.12:7  %p_req266 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="p_req266"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1424" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0">
<![CDATA[
meminst17.12:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_13, float %mC_load_12, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1425" st_id="168" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1">
<![CDATA[
meminst17.12:9  %p_resp267 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="p_resp267"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1426" st_id="169" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1">
<![CDATA[
meminst17.12:9  %p_resp267 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="p_resp267"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1427" st_id="170" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1">
<![CDATA[
meminst17.12:9  %p_resp267 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="p_resp267"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1428" st_id="171" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1">
<![CDATA[
meminst17.12:9  %p_resp267 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="p_resp267"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1429" st_id="172" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1">
<![CDATA[
meminst17.12:9  %p_resp267 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="p_resp267"/></StgValue>
</operation>

<operation id="1430" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.12:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.12:12  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1432" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.12:13  br i1 %icmp_ln49_12, label %hls_label_012, label %meminst17.12

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1433" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_012:0  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1434" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_012:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1435" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
hls_label_012:2  br label %meminst17.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1436" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.13:0  %empty_58 = phi i6 [ 0, %hls_label_012 ], [ %add_ln49_13, %meminst17.13 ]

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1437" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.13:1  %add_ln49_13 = add i6 %empty_58, 1

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="1438" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.13:2  %tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 13, i6 %empty_58)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1439" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.13:3  %add_ln49_76 = add i64 %empty, %tmp_137

]]></Node>
<StgValue><ssdm name="add_ln49_76"/></StgValue>
</operation>

<operation id="1440" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.13:4  %OUTPUT_addr_14 = getelementptr float* %OUTPUT_r, i64 %add_ln49_76

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_14"/></StgValue>
</operation>

<operation id="1441" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.13:5  %mC_addr_18 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="mC_addr_18"/></StgValue>
</operation>

<operation id="1442" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="12">
<![CDATA[
meminst17.13:6  %mC_load_13 = load float* %mC_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mC_load_13"/></StgValue>
</operation>

<operation id="1443" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.13:10  %icmp_ln49_13 = icmp eq i6 %empty_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_13"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1444" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="12">
<![CDATA[
meminst17.13:6  %mC_load_13 = load float* %mC_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mC_load_13"/></StgValue>
</operation>

<operation id="1445" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
meminst17.13:7  %p_req264 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="p_req264"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1446" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0">
<![CDATA[
meminst17.13:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_14, float %mC_load_13, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1447" st_id="176" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1">
<![CDATA[
meminst17.13:9  %p_resp265 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="p_resp265"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1448" st_id="177" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1">
<![CDATA[
meminst17.13:9  %p_resp265 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="p_resp265"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1449" st_id="178" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1">
<![CDATA[
meminst17.13:9  %p_resp265 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="p_resp265"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1450" st_id="179" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1">
<![CDATA[
meminst17.13:9  %p_resp265 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="p_resp265"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1451" st_id="180" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1">
<![CDATA[
meminst17.13:9  %p_resp265 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="p_resp265"/></StgValue>
</operation>

<operation id="1452" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.13:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1453" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.13:12  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1454" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.13:13  br i1 %icmp_ln49_13, label %hls_label_013, label %meminst17.13

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1455" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_013:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1456" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_013:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1457" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
hls_label_013:2  br label %meminst17.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1458" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.14:0  %empty_61 = phi i6 [ 0, %hls_label_013 ], [ %add_ln49_14, %meminst17.14 ]

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1459" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.14:1  %add_ln49_14 = add i6 %empty_61, 1

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="1460" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.14:2  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 14, i6 %empty_61)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1461" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.14:3  %add_ln49_77 = add i64 %empty, %tmp_138

]]></Node>
<StgValue><ssdm name="add_ln49_77"/></StgValue>
</operation>

<operation id="1462" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.14:4  %OUTPUT_addr_15 = getelementptr float* %OUTPUT_r, i64 %add_ln49_77

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_15"/></StgValue>
</operation>

<operation id="1463" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.14:5  %mC_addr_19 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="mC_addr_19"/></StgValue>
</operation>

<operation id="1464" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="12">
<![CDATA[
meminst17.14:6  %mC_load_14 = load float* %mC_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mC_load_14"/></StgValue>
</operation>

<operation id="1465" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.14:10  %icmp_ln49_14 = icmp eq i6 %empty_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_14"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1466" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="12">
<![CDATA[
meminst17.14:6  %mC_load_14 = load float* %mC_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mC_load_14"/></StgValue>
</operation>

<operation id="1467" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
meminst17.14:7  %p_req262 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="p_req262"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1468" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0">
<![CDATA[
meminst17.14:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_15, float %mC_load_14, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1469" st_id="184" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1">
<![CDATA[
meminst17.14:9  %p_resp263 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="p_resp263"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1470" st_id="185" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1">
<![CDATA[
meminst17.14:9  %p_resp263 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="p_resp263"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1471" st_id="186" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1">
<![CDATA[
meminst17.14:9  %p_resp263 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="p_resp263"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1472" st_id="187" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1">
<![CDATA[
meminst17.14:9  %p_resp263 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="p_resp263"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1473" st_id="188" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1">
<![CDATA[
meminst17.14:9  %p_resp263 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="p_resp263"/></StgValue>
</operation>

<operation id="1474" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.14:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1475" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.14:12  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1476" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.14:13  br i1 %icmp_ln49_14, label %hls_label_014, label %meminst17.14

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1477" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_014:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1478" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_014:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1479" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
hls_label_014:2  br label %meminst17.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1480" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.15:0  %empty_64 = phi i6 [ 0, %hls_label_014 ], [ %add_ln49_15, %meminst17.15 ]

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1481" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.15:1  %add_ln49_15 = add i6 %empty_64, 1

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="1482" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.15:2  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 15, i6 %empty_64)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1483" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.15:3  %add_ln49_78 = add i64 %empty, %tmp_139

]]></Node>
<StgValue><ssdm name="add_ln49_78"/></StgValue>
</operation>

<operation id="1484" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.15:4  %OUTPUT_addr_16 = getelementptr float* %OUTPUT_r, i64 %add_ln49_78

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16"/></StgValue>
</operation>

<operation id="1485" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.15:5  %mC_addr_20 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="mC_addr_20"/></StgValue>
</operation>

<operation id="1486" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
meminst17.15:6  %mC_load_15 = load float* %mC_addr_20, align 4

]]></Node>
<StgValue><ssdm name="mC_load_15"/></StgValue>
</operation>

<operation id="1487" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.15:10  %icmp_ln49_15 = icmp eq i6 %empty_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_15"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1488" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
meminst17.15:6  %mC_load_15 = load float* %mC_addr_20, align 4

]]></Node>
<StgValue><ssdm name="mC_load_15"/></StgValue>
</operation>

<operation id="1489" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
meminst17.15:7  %p_req260 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="p_req260"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1490" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0">
<![CDATA[
meminst17.15:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_16, float %mC_load_15, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1491" st_id="192" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1">
<![CDATA[
meminst17.15:9  %p_resp261 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="p_resp261"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1492" st_id="193" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1">
<![CDATA[
meminst17.15:9  %p_resp261 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="p_resp261"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1493" st_id="194" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1">
<![CDATA[
meminst17.15:9  %p_resp261 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="p_resp261"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1494" st_id="195" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1">
<![CDATA[
meminst17.15:9  %p_resp261 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="p_resp261"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1495" st_id="196" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1">
<![CDATA[
meminst17.15:9  %p_resp261 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="p_resp261"/></StgValue>
</operation>

<operation id="1496" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.15:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.15:12  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1498" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.15:13  br i1 %icmp_ln49_15, label %hls_label_015, label %meminst17.15

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1499" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_015:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1500" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_015:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1501" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
hls_label_015:2  br label %meminst17.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1502" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.16:0  %empty_67 = phi i6 [ 0, %hls_label_015 ], [ %add_ln49_16, %meminst17.16 ]

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1503" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.16:1  %add_ln49_16 = add i6 %empty_67, 1

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>

<operation id="1504" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.16:2  %tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 16, i6 %empty_67)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1505" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.16:3  %add_ln49_79 = add i64 %empty, %tmp_140

]]></Node>
<StgValue><ssdm name="add_ln49_79"/></StgValue>
</operation>

<operation id="1506" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.16:4  %OUTPUT_addr_17 = getelementptr float* %OUTPUT_r, i64 %add_ln49_79

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17"/></StgValue>
</operation>

<operation id="1507" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.16:5  %mC_addr_21 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="mC_addr_21"/></StgValue>
</operation>

<operation id="1508" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="12">
<![CDATA[
meminst17.16:6  %mC_load_16 = load float* %mC_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mC_load_16"/></StgValue>
</operation>

<operation id="1509" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.16:10  %icmp_ln49_16 = icmp eq i6 %empty_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_16"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1510" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="12">
<![CDATA[
meminst17.16:6  %mC_load_16 = load float* %mC_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mC_load_16"/></StgValue>
</operation>

<operation id="1511" st_id="198" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
meminst17.16:7  %p_req258 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="p_req258"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1512" st_id="199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0">
<![CDATA[
meminst17.16:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_17, float %mC_load_16, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1513" st_id="200" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1">
<![CDATA[
meminst17.16:9  %p_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="p_resp259"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1514" st_id="201" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1">
<![CDATA[
meminst17.16:9  %p_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="p_resp259"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1515" st_id="202" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1">
<![CDATA[
meminst17.16:9  %p_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="p_resp259"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1516" st_id="203" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1">
<![CDATA[
meminst17.16:9  %p_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="p_resp259"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1517" st_id="204" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1">
<![CDATA[
meminst17.16:9  %p_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="p_resp259"/></StgValue>
</operation>

<operation id="1518" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.16:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1519" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.16:12  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1520" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.16:13  br i1 %icmp_ln49_16, label %hls_label_016, label %meminst17.16

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1521" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_016:0  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1522" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_016:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1523" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
hls_label_016:2  br label %meminst17.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1524" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.17:0  %empty_70 = phi i6 [ 0, %hls_label_016 ], [ %add_ln49_17, %meminst17.17 ]

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1525" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.17:1  %add_ln49_17 = add i6 %empty_70, 1

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="1526" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.17:2  %tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 17, i6 %empty_70)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1527" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.17:3  %add_ln49_80 = add i64 %empty, %tmp_141

]]></Node>
<StgValue><ssdm name="add_ln49_80"/></StgValue>
</operation>

<operation id="1528" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.17:4  %OUTPUT_addr_18 = getelementptr float* %OUTPUT_r, i64 %add_ln49_80

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18"/></StgValue>
</operation>

<operation id="1529" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.17:5  %mC_addr_22 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="mC_addr_22"/></StgValue>
</operation>

<operation id="1530" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="12">
<![CDATA[
meminst17.17:6  %mC_load_17 = load float* %mC_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mC_load_17"/></StgValue>
</operation>

<operation id="1531" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.17:10  %icmp_ln49_17 = icmp eq i6 %empty_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_17"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1532" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="12">
<![CDATA[
meminst17.17:6  %mC_load_17 = load float* %mC_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mC_load_17"/></StgValue>
</operation>

<operation id="1533" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
meminst17.17:7  %p_req256 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="p_req256"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1534" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0">
<![CDATA[
meminst17.17:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_18, float %mC_load_17, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1535" st_id="208" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1">
<![CDATA[
meminst17.17:9  %p_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="p_resp257"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1536" st_id="209" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1">
<![CDATA[
meminst17.17:9  %p_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="p_resp257"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1537" st_id="210" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1">
<![CDATA[
meminst17.17:9  %p_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="p_resp257"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1538" st_id="211" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1">
<![CDATA[
meminst17.17:9  %p_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="p_resp257"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1539" st_id="212" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1">
<![CDATA[
meminst17.17:9  %p_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="p_resp257"/></StgValue>
</operation>

<operation id="1540" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.17:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1541" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.17:12  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1542" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.17:13  br i1 %icmp_ln49_17, label %hls_label_017, label %meminst17.17

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1543" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_017:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1544" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_017:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1545" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
hls_label_017:2  br label %meminst17.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1546" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.18:0  %empty_73 = phi i6 [ 0, %hls_label_017 ], [ %add_ln49_18, %meminst17.18 ]

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1547" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.18:1  %add_ln49_18 = add i6 %empty_73, 1

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="1548" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.18:2  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 18, i6 %empty_73)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1549" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.18:3  %add_ln49_81 = add i64 %empty, %tmp_142

]]></Node>
<StgValue><ssdm name="add_ln49_81"/></StgValue>
</operation>

<operation id="1550" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.18:4  %OUTPUT_addr_19 = getelementptr float* %OUTPUT_r, i64 %add_ln49_81

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19"/></StgValue>
</operation>

<operation id="1551" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.18:5  %mC_addr_23 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="mC_addr_23"/></StgValue>
</operation>

<operation id="1552" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
meminst17.18:6  %mC_load_18 = load float* %mC_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mC_load_18"/></StgValue>
</operation>

<operation id="1553" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.18:10  %icmp_ln49_18 = icmp eq i6 %empty_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_18"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1554" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
meminst17.18:6  %mC_load_18 = load float* %mC_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mC_load_18"/></StgValue>
</operation>

<operation id="1555" st_id="214" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
meminst17.18:7  %p_req254 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="p_req254"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1556" st_id="215" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0">
<![CDATA[
meminst17.18:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_19, float %mC_load_18, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1557" st_id="216" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1">
<![CDATA[
meminst17.18:9  %p_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="p_resp255"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1558" st_id="217" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1">
<![CDATA[
meminst17.18:9  %p_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="p_resp255"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1559" st_id="218" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1">
<![CDATA[
meminst17.18:9  %p_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="p_resp255"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1560" st_id="219" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1">
<![CDATA[
meminst17.18:9  %p_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="p_resp255"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1561" st_id="220" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1">
<![CDATA[
meminst17.18:9  %p_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="p_resp255"/></StgValue>
</operation>

<operation id="1562" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.18:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.18:12  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1564" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.18:13  br i1 %icmp_ln49_18, label %hls_label_018, label %meminst17.18

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1565" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_018:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1566" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_018:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1567" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
hls_label_018:2  br label %meminst17.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1568" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.19:0  %empty_76 = phi i6 [ 0, %hls_label_018 ], [ %add_ln49_19, %meminst17.19 ]

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1569" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.19:1  %add_ln49_19 = add i6 %empty_76, 1

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="1570" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.19:2  %tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 19, i6 %empty_76)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1571" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.19:3  %add_ln49_82 = add i64 %empty, %tmp_143

]]></Node>
<StgValue><ssdm name="add_ln49_82"/></StgValue>
</operation>

<operation id="1572" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.19:4  %OUTPUT_addr_20 = getelementptr float* %OUTPUT_r, i64 %add_ln49_82

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20"/></StgValue>
</operation>

<operation id="1573" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.19:5  %mC_addr_24 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="mC_addr_24"/></StgValue>
</operation>

<operation id="1574" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="12">
<![CDATA[
meminst17.19:6  %mC_load_19 = load float* %mC_addr_24, align 4

]]></Node>
<StgValue><ssdm name="mC_load_19"/></StgValue>
</operation>

<operation id="1575" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.19:10  %icmp_ln49_19 = icmp eq i6 %empty_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_19"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1576" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="12">
<![CDATA[
meminst17.19:6  %mC_load_19 = load float* %mC_addr_24, align 4

]]></Node>
<StgValue><ssdm name="mC_load_19"/></StgValue>
</operation>

<operation id="1577" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
meminst17.19:7  %p_req252 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="p_req252"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1578" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0">
<![CDATA[
meminst17.19:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_20, float %mC_load_19, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1579" st_id="224" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1">
<![CDATA[
meminst17.19:9  %p_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="p_resp253"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1580" st_id="225" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1">
<![CDATA[
meminst17.19:9  %p_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="p_resp253"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1581" st_id="226" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1">
<![CDATA[
meminst17.19:9  %p_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="p_resp253"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1582" st_id="227" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1">
<![CDATA[
meminst17.19:9  %p_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="p_resp253"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1583" st_id="228" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1">
<![CDATA[
meminst17.19:9  %p_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="p_resp253"/></StgValue>
</operation>

<operation id="1584" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.19:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1585" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.19:12  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1586" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.19:13  br i1 %icmp_ln49_19, label %hls_label_019, label %meminst17.19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1587" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_019:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1588" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_019:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1589" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
hls_label_019:2  br label %meminst17.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1590" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.20:0  %empty_79 = phi i6 [ 0, %hls_label_019 ], [ %add_ln49_20, %meminst17.20 ]

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1591" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.20:1  %add_ln49_20 = add i6 %empty_79, 1

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>

<operation id="1592" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.20:2  %tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 20, i6 %empty_79)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1593" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.20:3  %add_ln49_83 = add i64 %empty, %tmp_144

]]></Node>
<StgValue><ssdm name="add_ln49_83"/></StgValue>
</operation>

<operation id="1594" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.20:4  %OUTPUT_addr_21 = getelementptr float* %OUTPUT_r, i64 %add_ln49_83

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21"/></StgValue>
</operation>

<operation id="1595" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.20:5  %mC_addr_25 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="mC_addr_25"/></StgValue>
</operation>

<operation id="1596" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="12">
<![CDATA[
meminst17.20:6  %mC_load_20 = load float* %mC_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mC_load_20"/></StgValue>
</operation>

<operation id="1597" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.20:10  %icmp_ln49_20 = icmp eq i6 %empty_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_20"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1598" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="12">
<![CDATA[
meminst17.20:6  %mC_load_20 = load float* %mC_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mC_load_20"/></StgValue>
</operation>

<operation id="1599" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
meminst17.20:7  %p_req250 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="p_req250"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1600" st_id="231" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0">
<![CDATA[
meminst17.20:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_21, float %mC_load_20, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1601" st_id="232" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1">
<![CDATA[
meminst17.20:9  %p_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="p_resp251"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1602" st_id="233" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1">
<![CDATA[
meminst17.20:9  %p_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="p_resp251"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1603" st_id="234" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1">
<![CDATA[
meminst17.20:9  %p_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="p_resp251"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1604" st_id="235" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1">
<![CDATA[
meminst17.20:9  %p_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="p_resp251"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1605" st_id="236" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1">
<![CDATA[
meminst17.20:9  %p_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="p_resp251"/></StgValue>
</operation>

<operation id="1606" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.20:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1607" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.20:12  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1608" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.20:13  br i1 %icmp_ln49_20, label %hls_label_020, label %meminst17.20

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1609" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_020:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1610" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_020:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1611" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
hls_label_020:2  br label %meminst17.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1612" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.21:0  %empty_82 = phi i6 [ 0, %hls_label_020 ], [ %add_ln49_21, %meminst17.21 ]

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1613" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.21:1  %add_ln49_21 = add i6 %empty_82, 1

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="1614" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.21:2  %tmp_145 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 21, i6 %empty_82)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1615" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.21:3  %add_ln49_84 = add i64 %empty, %tmp_145

]]></Node>
<StgValue><ssdm name="add_ln49_84"/></StgValue>
</operation>

<operation id="1616" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.21:4  %OUTPUT_addr_22 = getelementptr float* %OUTPUT_r, i64 %add_ln49_84

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22"/></StgValue>
</operation>

<operation id="1617" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.21:5  %mC_addr_26 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="mC_addr_26"/></StgValue>
</operation>

<operation id="1618" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
meminst17.21:6  %mC_load_21 = load float* %mC_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mC_load_21"/></StgValue>
</operation>

<operation id="1619" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.21:10  %icmp_ln49_21 = icmp eq i6 %empty_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_21"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1620" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
meminst17.21:6  %mC_load_21 = load float* %mC_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mC_load_21"/></StgValue>
</operation>

<operation id="1621" st_id="238" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
meminst17.21:7  %p_req248 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="p_req248"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1622" st_id="239" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0">
<![CDATA[
meminst17.21:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_22, float %mC_load_21, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1623" st_id="240" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1">
<![CDATA[
meminst17.21:9  %p_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="p_resp249"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1624" st_id="241" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1">
<![CDATA[
meminst17.21:9  %p_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="p_resp249"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1625" st_id="242" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1">
<![CDATA[
meminst17.21:9  %p_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="p_resp249"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1626" st_id="243" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1">
<![CDATA[
meminst17.21:9  %p_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="p_resp249"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1627" st_id="244" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1">
<![CDATA[
meminst17.21:9  %p_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="p_resp249"/></StgValue>
</operation>

<operation id="1628" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.21:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1629" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.21:12  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1630" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.21:13  br i1 %icmp_ln49_21, label %hls_label_021, label %meminst17.21

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1631" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_021:0  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1632" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_021:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1633" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
hls_label_021:2  br label %meminst17.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1634" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.22:0  %empty_85 = phi i6 [ 0, %hls_label_021 ], [ %add_ln49_22, %meminst17.22 ]

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1635" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.22:1  %add_ln49_22 = add i6 %empty_85, 1

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>

<operation id="1636" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.22:2  %tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 22, i6 %empty_85)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1637" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.22:3  %add_ln49_85 = add i64 %empty, %tmp_146

]]></Node>
<StgValue><ssdm name="add_ln49_85"/></StgValue>
</operation>

<operation id="1638" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.22:4  %OUTPUT_addr_23 = getelementptr float* %OUTPUT_r, i64 %add_ln49_85

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23"/></StgValue>
</operation>

<operation id="1639" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.22:5  %mC_addr_27 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="mC_addr_27"/></StgValue>
</operation>

<operation id="1640" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="12">
<![CDATA[
meminst17.22:6  %mC_load_22 = load float* %mC_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mC_load_22"/></StgValue>
</operation>

<operation id="1641" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.22:10  %icmp_ln49_22 = icmp eq i6 %empty_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_22"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1642" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="12">
<![CDATA[
meminst17.22:6  %mC_load_22 = load float* %mC_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mC_load_22"/></StgValue>
</operation>

<operation id="1643" st_id="246" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
meminst17.22:7  %p_req246 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="p_req246"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1644" st_id="247" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0">
<![CDATA[
meminst17.22:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_23, float %mC_load_22, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1645" st_id="248" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1">
<![CDATA[
meminst17.22:9  %p_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="p_resp247"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1646" st_id="249" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1">
<![CDATA[
meminst17.22:9  %p_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="p_resp247"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1647" st_id="250" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1">
<![CDATA[
meminst17.22:9  %p_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="p_resp247"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1648" st_id="251" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1">
<![CDATA[
meminst17.22:9  %p_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="p_resp247"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1649" st_id="252" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1">
<![CDATA[
meminst17.22:9  %p_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="p_resp247"/></StgValue>
</operation>

<operation id="1650" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.22:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1651" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.22:12  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1652" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.22:13  br i1 %icmp_ln49_22, label %hls_label_022, label %meminst17.22

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1653" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_022:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1654" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_022:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1655" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
hls_label_022:2  br label %meminst17.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1656" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.23:0  %empty_88 = phi i6 [ 0, %hls_label_022 ], [ %add_ln49_23, %meminst17.23 ]

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1657" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.23:1  %add_ln49_23 = add i6 %empty_88, 1

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="1658" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.23:2  %tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 23, i6 %empty_88)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1659" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.23:3  %add_ln49_86 = add i64 %empty, %tmp_147

]]></Node>
<StgValue><ssdm name="add_ln49_86"/></StgValue>
</operation>

<operation id="1660" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.23:4  %OUTPUT_addr_24 = getelementptr float* %OUTPUT_r, i64 %add_ln49_86

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24"/></StgValue>
</operation>

<operation id="1661" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.23:5  %mC_addr_28 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="mC_addr_28"/></StgValue>
</operation>

<operation id="1662" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="12">
<![CDATA[
meminst17.23:6  %mC_load_23 = load float* %mC_addr_28, align 4

]]></Node>
<StgValue><ssdm name="mC_load_23"/></StgValue>
</operation>

<operation id="1663" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.23:10  %icmp_ln49_23 = icmp eq i6 %empty_88, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_23"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1664" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="12">
<![CDATA[
meminst17.23:6  %mC_load_23 = load float* %mC_addr_28, align 4

]]></Node>
<StgValue><ssdm name="mC_load_23"/></StgValue>
</operation>

<operation id="1665" st_id="254" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
meminst17.23:7  %p_req244 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="p_req244"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1666" st_id="255" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0">
<![CDATA[
meminst17.23:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_24, float %mC_load_23, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1667" st_id="256" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1">
<![CDATA[
meminst17.23:9  %p_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="p_resp245"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1668" st_id="257" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1">
<![CDATA[
meminst17.23:9  %p_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="p_resp245"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1669" st_id="258" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1">
<![CDATA[
meminst17.23:9  %p_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="p_resp245"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1670" st_id="259" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1">
<![CDATA[
meminst17.23:9  %p_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="p_resp245"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1671" st_id="260" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1">
<![CDATA[
meminst17.23:9  %p_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="p_resp245"/></StgValue>
</operation>

<operation id="1672" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.23:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1673" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.23:12  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1674" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.23:13  br i1 %icmp_ln49_23, label %hls_label_023, label %meminst17.23

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1675" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_023:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1676" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_023:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1677" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
hls_label_023:2  br label %meminst17.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1678" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.24:0  %empty_91 = phi i6 [ 0, %hls_label_023 ], [ %add_ln49_24, %meminst17.24 ]

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1679" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.24:1  %add_ln49_24 = add i6 %empty_91, 1

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="1680" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.24:2  %tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 24, i6 %empty_91)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1681" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.24:3  %add_ln49_87 = add i64 %empty, %tmp_148

]]></Node>
<StgValue><ssdm name="add_ln49_87"/></StgValue>
</operation>

<operation id="1682" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.24:4  %OUTPUT_addr_25 = getelementptr float* %OUTPUT_r, i64 %add_ln49_87

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25"/></StgValue>
</operation>

<operation id="1683" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.24:5  %mC_addr_29 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="mC_addr_29"/></StgValue>
</operation>

<operation id="1684" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
meminst17.24:6  %mC_load_24 = load float* %mC_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mC_load_24"/></StgValue>
</operation>

<operation id="1685" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.24:10  %icmp_ln49_24 = icmp eq i6 %empty_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_24"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1686" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="12">
<![CDATA[
meminst17.24:6  %mC_load_24 = load float* %mC_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mC_load_24"/></StgValue>
</operation>

<operation id="1687" st_id="262" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
meminst17.24:7  %p_req242 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="p_req242"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1688" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0">
<![CDATA[
meminst17.24:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_25, float %mC_load_24, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1689" st_id="264" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1">
<![CDATA[
meminst17.24:9  %p_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="p_resp243"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1690" st_id="265" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1">
<![CDATA[
meminst17.24:9  %p_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="p_resp243"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1691" st_id="266" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1">
<![CDATA[
meminst17.24:9  %p_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="p_resp243"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1692" st_id="267" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1">
<![CDATA[
meminst17.24:9  %p_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="p_resp243"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1693" st_id="268" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1">
<![CDATA[
meminst17.24:9  %p_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="p_resp243"/></StgValue>
</operation>

<operation id="1694" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.24:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1695" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.24:12  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1696" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.24:13  br i1 %icmp_ln49_24, label %hls_label_024, label %meminst17.24

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1697" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_024:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1698" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_024:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1699" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
hls_label_024:2  br label %meminst17.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1700" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.25:0  %empty_94 = phi i6 [ 0, %hls_label_024 ], [ %add_ln49_25, %meminst17.25 ]

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1701" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.25:1  %add_ln49_25 = add i6 %empty_94, 1

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="1702" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.25:2  %tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 25, i6 %empty_94)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1703" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.25:3  %add_ln49_88 = add i64 %empty, %tmp_149

]]></Node>
<StgValue><ssdm name="add_ln49_88"/></StgValue>
</operation>

<operation id="1704" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.25:4  %OUTPUT_addr_26 = getelementptr float* %OUTPUT_r, i64 %add_ln49_88

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26"/></StgValue>
</operation>

<operation id="1705" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.25:5  %mC_addr_30 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="mC_addr_30"/></StgValue>
</operation>

<operation id="1706" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
meminst17.25:6  %mC_load_25 = load float* %mC_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mC_load_25"/></StgValue>
</operation>

<operation id="1707" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.25:10  %icmp_ln49_25 = icmp eq i6 %empty_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_25"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1708" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
meminst17.25:6  %mC_load_25 = load float* %mC_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mC_load_25"/></StgValue>
</operation>

<operation id="1709" st_id="270" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
meminst17.25:7  %p_req240 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="p_req240"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1710" st_id="271" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0">
<![CDATA[
meminst17.25:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_26, float %mC_load_25, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1711" st_id="272" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1">
<![CDATA[
meminst17.25:9  %p_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="p_resp241"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1712" st_id="273" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1">
<![CDATA[
meminst17.25:9  %p_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="p_resp241"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1713" st_id="274" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1">
<![CDATA[
meminst17.25:9  %p_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="p_resp241"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1714" st_id="275" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1">
<![CDATA[
meminst17.25:9  %p_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="p_resp241"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1715" st_id="276" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1">
<![CDATA[
meminst17.25:9  %p_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="p_resp241"/></StgValue>
</operation>

<operation id="1716" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.25:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1717" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.25:12  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1718" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.25:13  br i1 %icmp_ln49_25, label %hls_label_025, label %meminst17.25

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1719" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_025:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1720" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_025:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1721" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
hls_label_025:2  br label %meminst17.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1722" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.26:0  %empty_97 = phi i6 [ 0, %hls_label_025 ], [ %add_ln49_26, %meminst17.26 ]

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1723" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.26:1  %add_ln49_26 = add i6 %empty_97, 1

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>

<operation id="1724" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.26:2  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 26, i6 %empty_97)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1725" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.26:3  %add_ln49_89 = add i64 %empty, %tmp_150

]]></Node>
<StgValue><ssdm name="add_ln49_89"/></StgValue>
</operation>

<operation id="1726" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.26:4  %OUTPUT_addr_27 = getelementptr float* %OUTPUT_r, i64 %add_ln49_89

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27"/></StgValue>
</operation>

<operation id="1727" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.26:5  %mC_addr_31 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="mC_addr_31"/></StgValue>
</operation>

<operation id="1728" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="12">
<![CDATA[
meminst17.26:6  %mC_load_26 = load float* %mC_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mC_load_26"/></StgValue>
</operation>

<operation id="1729" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.26:10  %icmp_ln49_26 = icmp eq i6 %empty_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_26"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1730" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="12">
<![CDATA[
meminst17.26:6  %mC_load_26 = load float* %mC_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mC_load_26"/></StgValue>
</operation>

<operation id="1731" st_id="278" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
meminst17.26:7  %p_req238 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="p_req238"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1732" st_id="279" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0">
<![CDATA[
meminst17.26:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_27, float %mC_load_26, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1733" st_id="280" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1">
<![CDATA[
meminst17.26:9  %p_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="p_resp239"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1734" st_id="281" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1">
<![CDATA[
meminst17.26:9  %p_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="p_resp239"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1735" st_id="282" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1">
<![CDATA[
meminst17.26:9  %p_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="p_resp239"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1736" st_id="283" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1">
<![CDATA[
meminst17.26:9  %p_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="p_resp239"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1737" st_id="284" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1">
<![CDATA[
meminst17.26:9  %p_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="p_resp239"/></StgValue>
</operation>

<operation id="1738" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.26:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1739" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.26:12  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1740" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.26:13  br i1 %icmp_ln49_26, label %hls_label_026, label %meminst17.26

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1741" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_026:0  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1742" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_026:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1743" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
hls_label_026:2  br label %meminst17.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1744" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.27:0  %empty_100 = phi i6 [ 0, %hls_label_026 ], [ %add_ln49_27, %meminst17.27 ]

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1745" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.27:1  %add_ln49_27 = add i6 %empty_100, 1

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="1746" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.27:2  %tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 27, i6 %empty_100)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1747" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.27:3  %add_ln49_90 = add i64 %empty, %tmp_151

]]></Node>
<StgValue><ssdm name="add_ln49_90"/></StgValue>
</operation>

<operation id="1748" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.27:4  %OUTPUT_addr_28 = getelementptr float* %OUTPUT_r, i64 %add_ln49_90

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28"/></StgValue>
</operation>

<operation id="1749" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.27:5  %mC_addr_32 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="mC_addr_32"/></StgValue>
</operation>

<operation id="1750" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
meminst17.27:6  %mC_load_27 = load float* %mC_addr_32, align 4

]]></Node>
<StgValue><ssdm name="mC_load_27"/></StgValue>
</operation>

<operation id="1751" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.27:10  %icmp_ln49_27 = icmp eq i6 %empty_100, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_27"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1752" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="12">
<![CDATA[
meminst17.27:6  %mC_load_27 = load float* %mC_addr_32, align 4

]]></Node>
<StgValue><ssdm name="mC_load_27"/></StgValue>
</operation>

<operation id="1753" st_id="286" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
meminst17.27:7  %p_req236 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="p_req236"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1754" st_id="287" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0">
<![CDATA[
meminst17.27:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_28, float %mC_load_27, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1755" st_id="288" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1">
<![CDATA[
meminst17.27:9  %p_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="p_resp237"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1756" st_id="289" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1">
<![CDATA[
meminst17.27:9  %p_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="p_resp237"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1757" st_id="290" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1">
<![CDATA[
meminst17.27:9  %p_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="p_resp237"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1758" st_id="291" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1">
<![CDATA[
meminst17.27:9  %p_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="p_resp237"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1759" st_id="292" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1">
<![CDATA[
meminst17.27:9  %p_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="p_resp237"/></StgValue>
</operation>

<operation id="1760" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.27:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1761" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.27:12  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1762" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.27:13  br i1 %icmp_ln49_27, label %hls_label_027, label %meminst17.27

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1763" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_027:0  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1764" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_027:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1765" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
hls_label_027:2  br label %meminst17.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1766" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.28:0  %empty_103 = phi i6 [ 0, %hls_label_027 ], [ %add_ln49_28, %meminst17.28 ]

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1767" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.28:1  %add_ln49_28 = add i6 %empty_103, 1

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>

<operation id="1768" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.28:2  %tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 28, i6 %empty_103)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1769" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.28:3  %add_ln49_91 = add i64 %empty, %tmp_152

]]></Node>
<StgValue><ssdm name="add_ln49_91"/></StgValue>
</operation>

<operation id="1770" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.28:4  %OUTPUT_addr_29 = getelementptr float* %OUTPUT_r, i64 %add_ln49_91

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29"/></StgValue>
</operation>

<operation id="1771" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.28:5  %mC_addr_33 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="mC_addr_33"/></StgValue>
</operation>

<operation id="1772" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="12">
<![CDATA[
meminst17.28:6  %mC_load_28 = load float* %mC_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mC_load_28"/></StgValue>
</operation>

<operation id="1773" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.28:10  %icmp_ln49_28 = icmp eq i6 %empty_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_28"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1774" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="12">
<![CDATA[
meminst17.28:6  %mC_load_28 = load float* %mC_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mC_load_28"/></StgValue>
</operation>

<operation id="1775" st_id="294" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
meminst17.28:7  %p_req234 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="p_req234"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1776" st_id="295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0">
<![CDATA[
meminst17.28:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_29, float %mC_load_28, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1777" st_id="296" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1">
<![CDATA[
meminst17.28:9  %p_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="p_resp235"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1778" st_id="297" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1">
<![CDATA[
meminst17.28:9  %p_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="p_resp235"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1779" st_id="298" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1">
<![CDATA[
meminst17.28:9  %p_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="p_resp235"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1780" st_id="299" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1">
<![CDATA[
meminst17.28:9  %p_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="p_resp235"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1781" st_id="300" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1">
<![CDATA[
meminst17.28:9  %p_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="p_resp235"/></StgValue>
</operation>

<operation id="1782" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.28:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1783" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.28:12  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1784" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.28:13  br i1 %icmp_ln49_28, label %hls_label_028, label %meminst17.28

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1785" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_028:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1786" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_028:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1787" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
hls_label_028:2  br label %meminst17.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1788" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.29:0  %empty_106 = phi i6 [ 0, %hls_label_028 ], [ %add_ln49_29, %meminst17.29 ]

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1789" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.29:1  %add_ln49_29 = add i6 %empty_106, 1

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="1790" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.29:2  %tmp_153 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 29, i6 %empty_106)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1791" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.29:3  %add_ln49_92 = add i64 %empty, %tmp_153

]]></Node>
<StgValue><ssdm name="add_ln49_92"/></StgValue>
</operation>

<operation id="1792" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.29:4  %OUTPUT_addr_30 = getelementptr float* %OUTPUT_r, i64 %add_ln49_92

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30"/></StgValue>
</operation>

<operation id="1793" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.29:5  %mC_addr_34 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="mC_addr_34"/></StgValue>
</operation>

<operation id="1794" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="12">
<![CDATA[
meminst17.29:6  %mC_load_29 = load float* %mC_addr_34, align 4

]]></Node>
<StgValue><ssdm name="mC_load_29"/></StgValue>
</operation>

<operation id="1795" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.29:10  %icmp_ln49_29 = icmp eq i6 %empty_106, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_29"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1796" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="12">
<![CDATA[
meminst17.29:6  %mC_load_29 = load float* %mC_addr_34, align 4

]]></Node>
<StgValue><ssdm name="mC_load_29"/></StgValue>
</operation>

<operation id="1797" st_id="302" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
meminst17.29:7  %p_req232 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="p_req232"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1798" st_id="303" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0">
<![CDATA[
meminst17.29:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_30, float %mC_load_29, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1799" st_id="304" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1">
<![CDATA[
meminst17.29:9  %p_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="p_resp233"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1800" st_id="305" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1">
<![CDATA[
meminst17.29:9  %p_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="p_resp233"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1801" st_id="306" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1">
<![CDATA[
meminst17.29:9  %p_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="p_resp233"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1802" st_id="307" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1">
<![CDATA[
meminst17.29:9  %p_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="p_resp233"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1803" st_id="308" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1">
<![CDATA[
meminst17.29:9  %p_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="p_resp233"/></StgValue>
</operation>

<operation id="1804" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.29:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1805" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.29:12  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1806" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.29:13  br i1 %icmp_ln49_29, label %hls_label_029, label %meminst17.29

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1807" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_029:0  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1808" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_029:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1809" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
hls_label_029:2  br label %meminst17.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1810" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.30:0  %empty_109 = phi i6 [ 0, %hls_label_029 ], [ %add_ln49_30, %meminst17.30 ]

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1811" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.30:1  %add_ln49_30 = add i6 %empty_109, 1

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="1812" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.30:2  %tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 30, i6 %empty_109)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1813" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.30:3  %add_ln49_93 = add i64 %empty, %tmp_154

]]></Node>
<StgValue><ssdm name="add_ln49_93"/></StgValue>
</operation>

<operation id="1814" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.30:4  %OUTPUT_addr_31 = getelementptr float* %OUTPUT_r, i64 %add_ln49_93

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31"/></StgValue>
</operation>

<operation id="1815" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.30:5  %mC_addr_35 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="mC_addr_35"/></StgValue>
</operation>

<operation id="1816" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="12">
<![CDATA[
meminst17.30:6  %mC_load_30 = load float* %mC_addr_35, align 4

]]></Node>
<StgValue><ssdm name="mC_load_30"/></StgValue>
</operation>

<operation id="1817" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.30:10  %icmp_ln49_30 = icmp eq i6 %empty_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_30"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1818" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="12">
<![CDATA[
meminst17.30:6  %mC_load_30 = load float* %mC_addr_35, align 4

]]></Node>
<StgValue><ssdm name="mC_load_30"/></StgValue>
</operation>

<operation id="1819" st_id="310" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
meminst17.30:7  %p_req230 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="p_req230"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1820" st_id="311" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0">
<![CDATA[
meminst17.30:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_31, float %mC_load_30, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1821" st_id="312" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1">
<![CDATA[
meminst17.30:9  %p_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="p_resp231"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1822" st_id="313" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1">
<![CDATA[
meminst17.30:9  %p_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="p_resp231"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1823" st_id="314" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1">
<![CDATA[
meminst17.30:9  %p_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="p_resp231"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1824" st_id="315" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1">
<![CDATA[
meminst17.30:9  %p_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="p_resp231"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1825" st_id="316" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1">
<![CDATA[
meminst17.30:9  %p_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="p_resp231"/></StgValue>
</operation>

<operation id="1826" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.30:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1827" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.30:12  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1828" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.30:13  br i1 %icmp_ln49_30, label %hls_label_030, label %meminst17.30

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1829" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_030:0  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1830" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_030:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1831" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
hls_label_030:2  br label %meminst17.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1832" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.31:0  %empty_112 = phi i6 [ 0, %hls_label_030 ], [ %add_ln49_31, %meminst17.31 ]

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1833" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.31:1  %add_ln49_31 = add i6 %empty_112, 1

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="1834" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.31:2  %tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 31, i6 %empty_112)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1835" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.31:3  %add_ln49_94 = add i64 %empty, %tmp_155

]]></Node>
<StgValue><ssdm name="add_ln49_94"/></StgValue>
</operation>

<operation id="1836" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.31:4  %OUTPUT_addr_32 = getelementptr float* %OUTPUT_r, i64 %add_ln49_94

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_32"/></StgValue>
</operation>

<operation id="1837" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.31:5  %mC_addr_36 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="mC_addr_36"/></StgValue>
</operation>

<operation id="1838" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="12">
<![CDATA[
meminst17.31:6  %mC_load_31 = load float* %mC_addr_36, align 4

]]></Node>
<StgValue><ssdm name="mC_load_31"/></StgValue>
</operation>

<operation id="1839" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.31:10  %icmp_ln49_31 = icmp eq i6 %empty_112, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_31"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1840" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="12">
<![CDATA[
meminst17.31:6  %mC_load_31 = load float* %mC_addr_36, align 4

]]></Node>
<StgValue><ssdm name="mC_load_31"/></StgValue>
</operation>

<operation id="1841" st_id="318" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
meminst17.31:7  %p_req228 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="p_req228"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1842" st_id="319" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0">
<![CDATA[
meminst17.31:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_32, float %mC_load_31, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1843" st_id="320" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1">
<![CDATA[
meminst17.31:9  %p_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_32)

]]></Node>
<StgValue><ssdm name="p_resp229"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1844" st_id="321" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1">
<![CDATA[
meminst17.31:9  %p_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_32)

]]></Node>
<StgValue><ssdm name="p_resp229"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1845" st_id="322" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1">
<![CDATA[
meminst17.31:9  %p_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_32)

]]></Node>
<StgValue><ssdm name="p_resp229"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1846" st_id="323" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1">
<![CDATA[
meminst17.31:9  %p_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_32)

]]></Node>
<StgValue><ssdm name="p_resp229"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1847" st_id="324" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1">
<![CDATA[
meminst17.31:9  %p_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_32)

]]></Node>
<StgValue><ssdm name="p_resp229"/></StgValue>
</operation>

<operation id="1848" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.31:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1849" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.31:12  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1850" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.31:13  br i1 %icmp_ln49_31, label %hls_label_031, label %meminst17.31

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1851" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_031:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1852" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_031:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1853" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
hls_label_031:2  br label %meminst17.32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1854" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.32:0  %empty_115 = phi i6 [ 0, %hls_label_031 ], [ %add_ln49_32, %meminst17.32 ]

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1855" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.32:1  %add_ln49_32 = add i6 %empty_115, 1

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>

<operation id="1856" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.32:2  %tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 32, i6 %empty_115)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1857" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.32:3  %add_ln49_95 = add i64 %empty, %tmp_156

]]></Node>
<StgValue><ssdm name="add_ln49_95"/></StgValue>
</operation>

<operation id="1858" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.32:4  %OUTPUT_addr_33 = getelementptr float* %OUTPUT_r, i64 %add_ln49_95

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_33"/></StgValue>
</operation>

<operation id="1859" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.32:5  %mC_addr_37 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="mC_addr_37"/></StgValue>
</operation>

<operation id="1860" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="12">
<![CDATA[
meminst17.32:6  %mC_load_32 = load float* %mC_addr_37, align 4

]]></Node>
<StgValue><ssdm name="mC_load_32"/></StgValue>
</operation>

<operation id="1861" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.32:10  %icmp_ln49_32 = icmp eq i6 %empty_115, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_32"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1862" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="12">
<![CDATA[
meminst17.32:6  %mC_load_32 = load float* %mC_addr_37, align 4

]]></Node>
<StgValue><ssdm name="mC_load_32"/></StgValue>
</operation>

<operation id="1863" st_id="326" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
meminst17.32:7  %p_req226 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="p_req226"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1864" st_id="327" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0">
<![CDATA[
meminst17.32:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_33, float %mC_load_32, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1865" st_id="328" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1">
<![CDATA[
meminst17.32:9  %p_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_33)

]]></Node>
<StgValue><ssdm name="p_resp227"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1866" st_id="329" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1">
<![CDATA[
meminst17.32:9  %p_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_33)

]]></Node>
<StgValue><ssdm name="p_resp227"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1867" st_id="330" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1">
<![CDATA[
meminst17.32:9  %p_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_33)

]]></Node>
<StgValue><ssdm name="p_resp227"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1868" st_id="331" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1">
<![CDATA[
meminst17.32:9  %p_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_33)

]]></Node>
<StgValue><ssdm name="p_resp227"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1869" st_id="332" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1">
<![CDATA[
meminst17.32:9  %p_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_33)

]]></Node>
<StgValue><ssdm name="p_resp227"/></StgValue>
</operation>

<operation id="1870" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.32:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1871" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.32:12  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1872" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.32:13  br i1 %icmp_ln49_32, label %hls_label_032, label %meminst17.32

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1873" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_032:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1874" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_032:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1875" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
hls_label_032:2  br label %meminst17.33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1876" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.33:0  %empty_118 = phi i6 [ 0, %hls_label_032 ], [ %add_ln49_33, %meminst17.33 ]

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1877" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.33:1  %add_ln49_33 = add i6 %empty_118, 1

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="1878" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.33:2  %tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 33, i6 %empty_118)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1879" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.33:3  %add_ln49_96 = add i64 %empty, %tmp_157

]]></Node>
<StgValue><ssdm name="add_ln49_96"/></StgValue>
</operation>

<operation id="1880" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.33:4  %OUTPUT_addr_34 = getelementptr float* %OUTPUT_r, i64 %add_ln49_96

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_34"/></StgValue>
</operation>

<operation id="1881" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.33:5  %mC_addr_38 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="mC_addr_38"/></StgValue>
</operation>

<operation id="1882" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
meminst17.33:6  %mC_load_33 = load float* %mC_addr_38, align 4

]]></Node>
<StgValue><ssdm name="mC_load_33"/></StgValue>
</operation>

<operation id="1883" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.33:10  %icmp_ln49_33 = icmp eq i6 %empty_118, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_33"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1884" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
meminst17.33:6  %mC_load_33 = load float* %mC_addr_38, align 4

]]></Node>
<StgValue><ssdm name="mC_load_33"/></StgValue>
</operation>

<operation id="1885" st_id="334" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
meminst17.33:7  %p_req224 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="p_req224"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1886" st_id="335" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0">
<![CDATA[
meminst17.33:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_34, float %mC_load_33, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1887" st_id="336" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1">
<![CDATA[
meminst17.33:9  %p_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_34)

]]></Node>
<StgValue><ssdm name="p_resp225"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1888" st_id="337" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1">
<![CDATA[
meminst17.33:9  %p_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_34)

]]></Node>
<StgValue><ssdm name="p_resp225"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1889" st_id="338" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1">
<![CDATA[
meminst17.33:9  %p_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_34)

]]></Node>
<StgValue><ssdm name="p_resp225"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1890" st_id="339" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1">
<![CDATA[
meminst17.33:9  %p_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_34)

]]></Node>
<StgValue><ssdm name="p_resp225"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1891" st_id="340" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1">
<![CDATA[
meminst17.33:9  %p_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_34)

]]></Node>
<StgValue><ssdm name="p_resp225"/></StgValue>
</operation>

<operation id="1892" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.33:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1893" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.33:12  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1894" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.33:13  br i1 %icmp_ln49_33, label %hls_label_033, label %meminst17.33

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1895" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_033:0  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1896" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_033:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1897" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
hls_label_033:2  br label %meminst17.34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1898" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.34:0  %empty_121 = phi i6 [ 0, %hls_label_033 ], [ %add_ln49_34, %meminst17.34 ]

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1899" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.34:1  %add_ln49_34 = add i6 %empty_121, 1

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>

<operation id="1900" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.34:2  %tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 34, i6 %empty_121)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1901" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.34:3  %add_ln49_97 = add i64 %empty, %tmp_158

]]></Node>
<StgValue><ssdm name="add_ln49_97"/></StgValue>
</operation>

<operation id="1902" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.34:4  %OUTPUT_addr_35 = getelementptr float* %OUTPUT_r, i64 %add_ln49_97

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_35"/></StgValue>
</operation>

<operation id="1903" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.34:5  %mC_addr_39 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="mC_addr_39"/></StgValue>
</operation>

<operation id="1904" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
meminst17.34:6  %mC_load_34 = load float* %mC_addr_39, align 4

]]></Node>
<StgValue><ssdm name="mC_load_34"/></StgValue>
</operation>

<operation id="1905" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.34:10  %icmp_ln49_34 = icmp eq i6 %empty_121, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_34"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1906" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
meminst17.34:6  %mC_load_34 = load float* %mC_addr_39, align 4

]]></Node>
<StgValue><ssdm name="mC_load_34"/></StgValue>
</operation>

<operation id="1907" st_id="342" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
meminst17.34:7  %p_req222 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="p_req222"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1908" st_id="343" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0">
<![CDATA[
meminst17.34:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_35, float %mC_load_34, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1909" st_id="344" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1">
<![CDATA[
meminst17.34:9  %p_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_35)

]]></Node>
<StgValue><ssdm name="p_resp223"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1910" st_id="345" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1">
<![CDATA[
meminst17.34:9  %p_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_35)

]]></Node>
<StgValue><ssdm name="p_resp223"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1911" st_id="346" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1">
<![CDATA[
meminst17.34:9  %p_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_35)

]]></Node>
<StgValue><ssdm name="p_resp223"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1912" st_id="347" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1">
<![CDATA[
meminst17.34:9  %p_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_35)

]]></Node>
<StgValue><ssdm name="p_resp223"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1913" st_id="348" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1">
<![CDATA[
meminst17.34:9  %p_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_35)

]]></Node>
<StgValue><ssdm name="p_resp223"/></StgValue>
</operation>

<operation id="1914" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.34:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1915" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.34:12  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1916" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.34:13  br i1 %icmp_ln49_34, label %hls_label_034, label %meminst17.34

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1917" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_034:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1918" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_034:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1919" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
hls_label_034:2  br label %meminst17.35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1920" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.35:0  %empty_124 = phi i6 [ 0, %hls_label_034 ], [ %add_ln49_35, %meminst17.35 ]

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1921" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.35:1  %add_ln49_35 = add i6 %empty_124, 1

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="1922" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.35:2  %tmp_159 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 35, i6 %empty_124)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1923" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.35:3  %add_ln49_98 = add i64 %empty, %tmp_159

]]></Node>
<StgValue><ssdm name="add_ln49_98"/></StgValue>
</operation>

<operation id="1924" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.35:4  %OUTPUT_addr_36 = getelementptr float* %OUTPUT_r, i64 %add_ln49_98

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_36"/></StgValue>
</operation>

<operation id="1925" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.35:5  %mC_addr_40 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_159

]]></Node>
<StgValue><ssdm name="mC_addr_40"/></StgValue>
</operation>

<operation id="1926" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="12">
<![CDATA[
meminst17.35:6  %mC_load_35 = load float* %mC_addr_40, align 4

]]></Node>
<StgValue><ssdm name="mC_load_35"/></StgValue>
</operation>

<operation id="1927" st_id="349" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.35:10  %icmp_ln49_35 = icmp eq i6 %empty_124, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_35"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1928" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="12">
<![CDATA[
meminst17.35:6  %mC_load_35 = load float* %mC_addr_40, align 4

]]></Node>
<StgValue><ssdm name="mC_load_35"/></StgValue>
</operation>

<operation id="1929" st_id="350" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
meminst17.35:7  %p_req220 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="p_req220"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1930" st_id="351" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0">
<![CDATA[
meminst17.35:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_36, float %mC_load_35, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1931" st_id="352" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1">
<![CDATA[
meminst17.35:9  %p_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_36)

]]></Node>
<StgValue><ssdm name="p_resp221"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1932" st_id="353" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1">
<![CDATA[
meminst17.35:9  %p_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_36)

]]></Node>
<StgValue><ssdm name="p_resp221"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1933" st_id="354" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1">
<![CDATA[
meminst17.35:9  %p_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_36)

]]></Node>
<StgValue><ssdm name="p_resp221"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1934" st_id="355" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1">
<![CDATA[
meminst17.35:9  %p_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_36)

]]></Node>
<StgValue><ssdm name="p_resp221"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1935" st_id="356" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1">
<![CDATA[
meminst17.35:9  %p_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_36)

]]></Node>
<StgValue><ssdm name="p_resp221"/></StgValue>
</operation>

<operation id="1936" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.35:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1937" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.35:12  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1938" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.35:13  br i1 %icmp_ln49_35, label %hls_label_035, label %meminst17.35

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1939" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_035:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1940" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_035:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1941" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
hls_label_035:2  br label %meminst17.36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1942" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.36:0  %empty_127 = phi i6 [ 0, %hls_label_035 ], [ %add_ln49_36, %meminst17.36 ]

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1943" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.36:1  %add_ln49_36 = add i6 %empty_127, 1

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="1944" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.36:2  %tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 36, i6 %empty_127)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1945" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.36:3  %add_ln49_99 = add i64 %empty, %tmp_160

]]></Node>
<StgValue><ssdm name="add_ln49_99"/></StgValue>
</operation>

<operation id="1946" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.36:4  %OUTPUT_addr_37 = getelementptr float* %OUTPUT_r, i64 %add_ln49_99

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_37"/></StgValue>
</operation>

<operation id="1947" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.36:5  %mC_addr_41 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="mC_addr_41"/></StgValue>
</operation>

<operation id="1948" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="12">
<![CDATA[
meminst17.36:6  %mC_load_36 = load float* %mC_addr_41, align 4

]]></Node>
<StgValue><ssdm name="mC_load_36"/></StgValue>
</operation>

<operation id="1949" st_id="357" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.36:10  %icmp_ln49_36 = icmp eq i6 %empty_127, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_36"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1950" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="12">
<![CDATA[
meminst17.36:6  %mC_load_36 = load float* %mC_addr_41, align 4

]]></Node>
<StgValue><ssdm name="mC_load_36"/></StgValue>
</operation>

<operation id="1951" st_id="358" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
meminst17.36:7  %p_req218 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="p_req218"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1952" st_id="359" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0">
<![CDATA[
meminst17.36:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_37, float %mC_load_36, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1953" st_id="360" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1">
<![CDATA[
meminst17.36:9  %p_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_37)

]]></Node>
<StgValue><ssdm name="p_resp219"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1954" st_id="361" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1">
<![CDATA[
meminst17.36:9  %p_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_37)

]]></Node>
<StgValue><ssdm name="p_resp219"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1955" st_id="362" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1">
<![CDATA[
meminst17.36:9  %p_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_37)

]]></Node>
<StgValue><ssdm name="p_resp219"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1956" st_id="363" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1">
<![CDATA[
meminst17.36:9  %p_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_37)

]]></Node>
<StgValue><ssdm name="p_resp219"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1957" st_id="364" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1">
<![CDATA[
meminst17.36:9  %p_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_37)

]]></Node>
<StgValue><ssdm name="p_resp219"/></StgValue>
</operation>

<operation id="1958" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.36:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1959" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.36:12  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1960" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.36:13  br i1 %icmp_ln49_36, label %hls_label_036, label %meminst17.36

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1961" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_036:0  %empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1962" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_036:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1963" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
hls_label_036:2  br label %meminst17.37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1964" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.37:0  %empty_130 = phi i6 [ 0, %hls_label_036 ], [ %add_ln49_37, %meminst17.37 ]

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1965" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.37:1  %add_ln49_37 = add i6 %empty_130, 1

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>

<operation id="1966" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.37:2  %tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 37, i6 %empty_130)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1967" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.37:3  %add_ln49_100 = add i64 %empty, %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln49_100"/></StgValue>
</operation>

<operation id="1968" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.37:4  %OUTPUT_addr_38 = getelementptr float* %OUTPUT_r, i64 %add_ln49_100

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_38"/></StgValue>
</operation>

<operation id="1969" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.37:5  %mC_addr_42 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="mC_addr_42"/></StgValue>
</operation>

<operation id="1970" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="12">
<![CDATA[
meminst17.37:6  %mC_load_37 = load float* %mC_addr_42, align 4

]]></Node>
<StgValue><ssdm name="mC_load_37"/></StgValue>
</operation>

<operation id="1971" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.37:10  %icmp_ln49_37 = icmp eq i6 %empty_130, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_37"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1972" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="12">
<![CDATA[
meminst17.37:6  %mC_load_37 = load float* %mC_addr_42, align 4

]]></Node>
<StgValue><ssdm name="mC_load_37"/></StgValue>
</operation>

<operation id="1973" st_id="366" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
meminst17.37:7  %p_req216 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="p_req216"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1974" st_id="367" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0">
<![CDATA[
meminst17.37:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_38, float %mC_load_37, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1975" st_id="368" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1">
<![CDATA[
meminst17.37:9  %p_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_38)

]]></Node>
<StgValue><ssdm name="p_resp217"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1976" st_id="369" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1">
<![CDATA[
meminst17.37:9  %p_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_38)

]]></Node>
<StgValue><ssdm name="p_resp217"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1977" st_id="370" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1">
<![CDATA[
meminst17.37:9  %p_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_38)

]]></Node>
<StgValue><ssdm name="p_resp217"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1978" st_id="371" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1">
<![CDATA[
meminst17.37:9  %p_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_38)

]]></Node>
<StgValue><ssdm name="p_resp217"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1979" st_id="372" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1">
<![CDATA[
meminst17.37:9  %p_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_38)

]]></Node>
<StgValue><ssdm name="p_resp217"/></StgValue>
</operation>

<operation id="1980" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.37:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1981" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.37:12  %empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1982" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.37:13  br i1 %icmp_ln49_37, label %hls_label_037, label %meminst17.37

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1983" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_037:0  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1984" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_037:1  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1985" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
hls_label_037:2  br label %meminst17.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1986" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.38:0  %empty_133 = phi i6 [ 0, %hls_label_037 ], [ %add_ln49_38, %meminst17.38 ]

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="1987" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.38:1  %add_ln49_38 = add i6 %empty_133, 1

]]></Node>
<StgValue><ssdm name="add_ln49_38"/></StgValue>
</operation>

<operation id="1988" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.38:2  %tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 38, i6 %empty_133)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1989" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.38:3  %add_ln49_101 = add i64 %empty, %tmp_162

]]></Node>
<StgValue><ssdm name="add_ln49_101"/></StgValue>
</operation>

<operation id="1990" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.38:4  %OUTPUT_addr_39 = getelementptr float* %OUTPUT_r, i64 %add_ln49_101

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_39"/></StgValue>
</operation>

<operation id="1991" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.38:5  %mC_addr_43 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="mC_addr_43"/></StgValue>
</operation>

<operation id="1992" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
meminst17.38:6  %mC_load_38 = load float* %mC_addr_43, align 4

]]></Node>
<StgValue><ssdm name="mC_load_38"/></StgValue>
</operation>

<operation id="1993" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.38:10  %icmp_ln49_38 = icmp eq i6 %empty_133, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_38"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1994" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
meminst17.38:6  %mC_load_38 = load float* %mC_addr_43, align 4

]]></Node>
<StgValue><ssdm name="mC_load_38"/></StgValue>
</operation>

<operation id="1995" st_id="374" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
meminst17.38:7  %p_req214 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="p_req214"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1996" st_id="375" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0">
<![CDATA[
meminst17.38:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_39, float %mC_load_38, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1997" st_id="376" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1">
<![CDATA[
meminst17.38:9  %p_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_39)

]]></Node>
<StgValue><ssdm name="p_resp215"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1998" st_id="377" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1">
<![CDATA[
meminst17.38:9  %p_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_39)

]]></Node>
<StgValue><ssdm name="p_resp215"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1999" st_id="378" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1">
<![CDATA[
meminst17.38:9  %p_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_39)

]]></Node>
<StgValue><ssdm name="p_resp215"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2000" st_id="379" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1">
<![CDATA[
meminst17.38:9  %p_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_39)

]]></Node>
<StgValue><ssdm name="p_resp215"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2001" st_id="380" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1">
<![CDATA[
meminst17.38:9  %p_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_39)

]]></Node>
<StgValue><ssdm name="p_resp215"/></StgValue>
</operation>

<operation id="2002" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.38:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2003" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.38:12  %empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="2004" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.38:13  br i1 %icmp_ln49_38, label %hls_label_038, label %meminst17.38

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2005" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_038:0  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="2006" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_038:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2007" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
hls_label_038:2  br label %meminst17.39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2008" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.39:0  %empty_136 = phi i6 [ 0, %hls_label_038 ], [ %add_ln49_39, %meminst17.39 ]

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="2009" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.39:1  %add_ln49_39 = add i6 %empty_136, 1

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>

<operation id="2010" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.39:2  %tmp_163 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 39, i6 %empty_136)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2011" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.39:3  %add_ln49_102 = add i64 %empty, %tmp_163

]]></Node>
<StgValue><ssdm name="add_ln49_102"/></StgValue>
</operation>

<operation id="2012" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.39:4  %OUTPUT_addr_40 = getelementptr float* %OUTPUT_r, i64 %add_ln49_102

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_40"/></StgValue>
</operation>

<operation id="2013" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.39:5  %mC_addr_44 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="mC_addr_44"/></StgValue>
</operation>

<operation id="2014" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="12">
<![CDATA[
meminst17.39:6  %mC_load_39 = load float* %mC_addr_44, align 4

]]></Node>
<StgValue><ssdm name="mC_load_39"/></StgValue>
</operation>

<operation id="2015" st_id="381" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.39:10  %icmp_ln49_39 = icmp eq i6 %empty_136, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_39"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2016" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="12">
<![CDATA[
meminst17.39:6  %mC_load_39 = load float* %mC_addr_44, align 4

]]></Node>
<StgValue><ssdm name="mC_load_39"/></StgValue>
</operation>

<operation id="2017" st_id="382" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
meminst17.39:7  %p_req212 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="p_req212"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2018" st_id="383" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0">
<![CDATA[
meminst17.39:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_40, float %mC_load_39, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2019" st_id="384" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1">
<![CDATA[
meminst17.39:9  %p_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_40)

]]></Node>
<StgValue><ssdm name="p_resp213"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2020" st_id="385" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1">
<![CDATA[
meminst17.39:9  %p_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_40)

]]></Node>
<StgValue><ssdm name="p_resp213"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2021" st_id="386" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1">
<![CDATA[
meminst17.39:9  %p_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_40)

]]></Node>
<StgValue><ssdm name="p_resp213"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2022" st_id="387" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1">
<![CDATA[
meminst17.39:9  %p_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_40)

]]></Node>
<StgValue><ssdm name="p_resp213"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2023" st_id="388" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1">
<![CDATA[
meminst17.39:9  %p_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_40)

]]></Node>
<StgValue><ssdm name="p_resp213"/></StgValue>
</operation>

<operation id="2024" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.39:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2025" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.39:12  %empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="2026" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.39:13  br i1 %icmp_ln49_39, label %hls_label_039, label %meminst17.39

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2027" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_039:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="2028" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_039:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2029" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
hls_label_039:2  br label %meminst17.40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2030" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.40:0  %empty_139 = phi i6 [ 0, %hls_label_039 ], [ %add_ln49_40, %meminst17.40 ]

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="2031" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.40:1  %add_ln49_40 = add i6 %empty_139, 1

]]></Node>
<StgValue><ssdm name="add_ln49_40"/></StgValue>
</operation>

<operation id="2032" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.40:2  %tmp_164 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 40, i6 %empty_139)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2033" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.40:3  %add_ln49_103 = add i64 %empty, %tmp_164

]]></Node>
<StgValue><ssdm name="add_ln49_103"/></StgValue>
</operation>

<operation id="2034" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.40:4  %OUTPUT_addr_41 = getelementptr float* %OUTPUT_r, i64 %add_ln49_103

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_41"/></StgValue>
</operation>

<operation id="2035" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.40:5  %mC_addr_45 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="mC_addr_45"/></StgValue>
</operation>

<operation id="2036" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="12">
<![CDATA[
meminst17.40:6  %mC_load_40 = load float* %mC_addr_45, align 4

]]></Node>
<StgValue><ssdm name="mC_load_40"/></StgValue>
</operation>

<operation id="2037" st_id="389" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.40:10  %icmp_ln49_40 = icmp eq i6 %empty_139, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_40"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2038" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="12">
<![CDATA[
meminst17.40:6  %mC_load_40 = load float* %mC_addr_45, align 4

]]></Node>
<StgValue><ssdm name="mC_load_40"/></StgValue>
</operation>

<operation id="2039" st_id="390" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
meminst17.40:7  %p_req210 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="p_req210"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2040" st_id="391" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0">
<![CDATA[
meminst17.40:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_41, float %mC_load_40, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2041" st_id="392" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1">
<![CDATA[
meminst17.40:9  %p_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_41)

]]></Node>
<StgValue><ssdm name="p_resp211"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2042" st_id="393" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1">
<![CDATA[
meminst17.40:9  %p_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_41)

]]></Node>
<StgValue><ssdm name="p_resp211"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2043" st_id="394" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1">
<![CDATA[
meminst17.40:9  %p_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_41)

]]></Node>
<StgValue><ssdm name="p_resp211"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2044" st_id="395" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1">
<![CDATA[
meminst17.40:9  %p_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_41)

]]></Node>
<StgValue><ssdm name="p_resp211"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2045" st_id="396" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1">
<![CDATA[
meminst17.40:9  %p_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_41)

]]></Node>
<StgValue><ssdm name="p_resp211"/></StgValue>
</operation>

<operation id="2046" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.40:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2047" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.40:12  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="2048" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.40:13  br i1 %icmp_ln49_40, label %hls_label_040, label %meminst17.40

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2049" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_040:0  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="2050" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_040:1  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2051" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
hls_label_040:2  br label %meminst17.41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2052" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.41:0  %empty_142 = phi i6 [ 0, %hls_label_040 ], [ %add_ln49_41, %meminst17.41 ]

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="2053" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.41:1  %add_ln49_41 = add i6 %empty_142, 1

]]></Node>
<StgValue><ssdm name="add_ln49_41"/></StgValue>
</operation>

<operation id="2054" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.41:2  %tmp_165 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 41, i6 %empty_142)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2055" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.41:3  %add_ln49_104 = add i64 %empty, %tmp_165

]]></Node>
<StgValue><ssdm name="add_ln49_104"/></StgValue>
</operation>

<operation id="2056" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.41:4  %OUTPUT_addr_42 = getelementptr float* %OUTPUT_r, i64 %add_ln49_104

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_42"/></StgValue>
</operation>

<operation id="2057" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.41:5  %mC_addr_46 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_165

]]></Node>
<StgValue><ssdm name="mC_addr_46"/></StgValue>
</operation>

<operation id="2058" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="12">
<![CDATA[
meminst17.41:6  %mC_load_41 = load float* %mC_addr_46, align 4

]]></Node>
<StgValue><ssdm name="mC_load_41"/></StgValue>
</operation>

<operation id="2059" st_id="397" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.41:10  %icmp_ln49_41 = icmp eq i6 %empty_142, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_41"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2060" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="12">
<![CDATA[
meminst17.41:6  %mC_load_41 = load float* %mC_addr_46, align 4

]]></Node>
<StgValue><ssdm name="mC_load_41"/></StgValue>
</operation>

<operation id="2061" st_id="398" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
meminst17.41:7  %p_req208 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="p_req208"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2062" st_id="399" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0">
<![CDATA[
meminst17.41:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_42, float %mC_load_41, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2063" st_id="400" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1">
<![CDATA[
meminst17.41:9  %p_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_42)

]]></Node>
<StgValue><ssdm name="p_resp209"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2064" st_id="401" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1">
<![CDATA[
meminst17.41:9  %p_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_42)

]]></Node>
<StgValue><ssdm name="p_resp209"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2065" st_id="402" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1">
<![CDATA[
meminst17.41:9  %p_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_42)

]]></Node>
<StgValue><ssdm name="p_resp209"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2066" st_id="403" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1">
<![CDATA[
meminst17.41:9  %p_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_42)

]]></Node>
<StgValue><ssdm name="p_resp209"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2067" st_id="404" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1">
<![CDATA[
meminst17.41:9  %p_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_42)

]]></Node>
<StgValue><ssdm name="p_resp209"/></StgValue>
</operation>

<operation id="2068" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.41:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2069" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.41:12  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="2070" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.41:13  br i1 %icmp_ln49_41, label %hls_label_041, label %meminst17.41

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2071" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_041:0  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="2072" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_041:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2073" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
hls_label_041:2  br label %meminst17.42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2074" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.42:0  %empty_145 = phi i6 [ 0, %hls_label_041 ], [ %add_ln49_42, %meminst17.42 ]

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="2075" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.42:1  %add_ln49_42 = add i6 %empty_145, 1

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>

<operation id="2076" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.42:2  %tmp_166 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 42, i6 %empty_145)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2077" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.42:3  %add_ln49_105 = add i64 %empty, %tmp_166

]]></Node>
<StgValue><ssdm name="add_ln49_105"/></StgValue>
</operation>

<operation id="2078" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.42:4  %OUTPUT_addr_43 = getelementptr float* %OUTPUT_r, i64 %add_ln49_105

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_43"/></StgValue>
</operation>

<operation id="2079" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.42:5  %mC_addr_47 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="mC_addr_47"/></StgValue>
</operation>

<operation id="2080" st_id="405" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
meminst17.42:6  %mC_load_42 = load float* %mC_addr_47, align 4

]]></Node>
<StgValue><ssdm name="mC_load_42"/></StgValue>
</operation>

<operation id="2081" st_id="405" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.42:10  %icmp_ln49_42 = icmp eq i6 %empty_145, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_42"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2082" st_id="406" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
meminst17.42:6  %mC_load_42 = load float* %mC_addr_47, align 4

]]></Node>
<StgValue><ssdm name="mC_load_42"/></StgValue>
</operation>

<operation id="2083" st_id="406" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
meminst17.42:7  %p_req206 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="p_req206"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2084" st_id="407" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0">
<![CDATA[
meminst17.42:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_43, float %mC_load_42, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2085" st_id="408" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1">
<![CDATA[
meminst17.42:9  %p_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_43)

]]></Node>
<StgValue><ssdm name="p_resp207"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2086" st_id="409" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1">
<![CDATA[
meminst17.42:9  %p_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_43)

]]></Node>
<StgValue><ssdm name="p_resp207"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2087" st_id="410" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1">
<![CDATA[
meminst17.42:9  %p_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_43)

]]></Node>
<StgValue><ssdm name="p_resp207"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2088" st_id="411" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1">
<![CDATA[
meminst17.42:9  %p_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_43)

]]></Node>
<StgValue><ssdm name="p_resp207"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2089" st_id="412" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1">
<![CDATA[
meminst17.42:9  %p_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_43)

]]></Node>
<StgValue><ssdm name="p_resp207"/></StgValue>
</operation>

<operation id="2090" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.42:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2091" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.42:12  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2092" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.42:13  br i1 %icmp_ln49_42, label %hls_label_042, label %meminst17.42

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2093" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_042:0  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2094" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_042:1  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2095" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
hls_label_042:2  br label %meminst17.43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2096" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.43:0  %empty_148 = phi i6 [ 0, %hls_label_042 ], [ %add_ln49_43, %meminst17.43 ]

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2097" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.43:1  %add_ln49_43 = add i6 %empty_148, 1

]]></Node>
<StgValue><ssdm name="add_ln49_43"/></StgValue>
</operation>

<operation id="2098" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.43:2  %tmp_167 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 43, i6 %empty_148)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2099" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.43:3  %add_ln49_106 = add i64 %empty, %tmp_167

]]></Node>
<StgValue><ssdm name="add_ln49_106"/></StgValue>
</operation>

<operation id="2100" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.43:4  %OUTPUT_addr_44 = getelementptr float* %OUTPUT_r, i64 %add_ln49_106

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_44"/></StgValue>
</operation>

<operation id="2101" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.43:5  %mC_addr_48 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="mC_addr_48"/></StgValue>
</operation>

<operation id="2102" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
meminst17.43:6  %mC_load_43 = load float* %mC_addr_48, align 4

]]></Node>
<StgValue><ssdm name="mC_load_43"/></StgValue>
</operation>

<operation id="2103" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.43:10  %icmp_ln49_43 = icmp eq i6 %empty_148, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_43"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2104" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
meminst17.43:6  %mC_load_43 = load float* %mC_addr_48, align 4

]]></Node>
<StgValue><ssdm name="mC_load_43"/></StgValue>
</operation>

<operation id="2105" st_id="414" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
meminst17.43:7  %p_req204 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="p_req204"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2106" st_id="415" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0">
<![CDATA[
meminst17.43:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_44, float %mC_load_43, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2107" st_id="416" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1">
<![CDATA[
meminst17.43:9  %p_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_44)

]]></Node>
<StgValue><ssdm name="p_resp205"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2108" st_id="417" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1">
<![CDATA[
meminst17.43:9  %p_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_44)

]]></Node>
<StgValue><ssdm name="p_resp205"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2109" st_id="418" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1">
<![CDATA[
meminst17.43:9  %p_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_44)

]]></Node>
<StgValue><ssdm name="p_resp205"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2110" st_id="419" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1">
<![CDATA[
meminst17.43:9  %p_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_44)

]]></Node>
<StgValue><ssdm name="p_resp205"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2111" st_id="420" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1">
<![CDATA[
meminst17.43:9  %p_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_44)

]]></Node>
<StgValue><ssdm name="p_resp205"/></StgValue>
</operation>

<operation id="2112" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.43:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2113" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.43:12  %empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2114" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.43:13  br i1 %icmp_ln49_43, label %hls_label_043, label %meminst17.43

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2115" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_043:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2116" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_043:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2117" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
hls_label_043:2  br label %meminst17.44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2118" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.44:0  %empty_151 = phi i6 [ 0, %hls_label_043 ], [ %add_ln49_44, %meminst17.44 ]

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2119" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.44:1  %add_ln49_44 = add i6 %empty_151, 1

]]></Node>
<StgValue><ssdm name="add_ln49_44"/></StgValue>
</operation>

<operation id="2120" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.44:2  %tmp_168 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 44, i6 %empty_151)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2121" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.44:3  %add_ln49_107 = add i64 %empty, %tmp_168

]]></Node>
<StgValue><ssdm name="add_ln49_107"/></StgValue>
</operation>

<operation id="2122" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.44:4  %OUTPUT_addr_45 = getelementptr float* %OUTPUT_r, i64 %add_ln49_107

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_45"/></StgValue>
</operation>

<operation id="2123" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.44:5  %mC_addr_49 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="mC_addr_49"/></StgValue>
</operation>

<operation id="2124" st_id="421" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
meminst17.44:6  %mC_load_44 = load float* %mC_addr_49, align 4

]]></Node>
<StgValue><ssdm name="mC_load_44"/></StgValue>
</operation>

<operation id="2125" st_id="421" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.44:10  %icmp_ln49_44 = icmp eq i6 %empty_151, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_44"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2126" st_id="422" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
meminst17.44:6  %mC_load_44 = load float* %mC_addr_49, align 4

]]></Node>
<StgValue><ssdm name="mC_load_44"/></StgValue>
</operation>

<operation id="2127" st_id="422" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
meminst17.44:7  %p_req202 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="p_req202"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2128" st_id="423" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0">
<![CDATA[
meminst17.44:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_45, float %mC_load_44, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2129" st_id="424" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1">
<![CDATA[
meminst17.44:9  %p_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_45)

]]></Node>
<StgValue><ssdm name="p_resp203"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2130" st_id="425" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1">
<![CDATA[
meminst17.44:9  %p_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_45)

]]></Node>
<StgValue><ssdm name="p_resp203"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2131" st_id="426" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1">
<![CDATA[
meminst17.44:9  %p_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_45)

]]></Node>
<StgValue><ssdm name="p_resp203"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2132" st_id="427" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1">
<![CDATA[
meminst17.44:9  %p_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_45)

]]></Node>
<StgValue><ssdm name="p_resp203"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2133" st_id="428" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1">
<![CDATA[
meminst17.44:9  %p_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_45)

]]></Node>
<StgValue><ssdm name="p_resp203"/></StgValue>
</operation>

<operation id="2134" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.44:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2135" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.44:12  %empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2136" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.44:13  br i1 %icmp_ln49_44, label %hls_label_044, label %meminst17.44

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2137" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_044:0  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2138" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_044:1  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2139" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
hls_label_044:2  br label %meminst17.45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2140" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.45:0  %empty_154 = phi i6 [ 0, %hls_label_044 ], [ %add_ln49_45, %meminst17.45 ]

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2141" st_id="429" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.45:1  %add_ln49_45 = add i6 %empty_154, 1

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>

<operation id="2142" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.45:2  %tmp_169 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 45, i6 %empty_154)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2143" st_id="429" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.45:3  %add_ln49_108 = add i64 %empty, %tmp_169

]]></Node>
<StgValue><ssdm name="add_ln49_108"/></StgValue>
</operation>

<operation id="2144" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.45:4  %OUTPUT_addr_46 = getelementptr float* %OUTPUT_r, i64 %add_ln49_108

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_46"/></StgValue>
</operation>

<operation id="2145" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.45:5  %mC_addr_50 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="mC_addr_50"/></StgValue>
</operation>

<operation id="2146" st_id="429" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="12">
<![CDATA[
meminst17.45:6  %mC_load_45 = load float* %mC_addr_50, align 4

]]></Node>
<StgValue><ssdm name="mC_load_45"/></StgValue>
</operation>

<operation id="2147" st_id="429" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.45:10  %icmp_ln49_45 = icmp eq i6 %empty_154, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_45"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2148" st_id="430" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="12">
<![CDATA[
meminst17.45:6  %mC_load_45 = load float* %mC_addr_50, align 4

]]></Node>
<StgValue><ssdm name="mC_load_45"/></StgValue>
</operation>

<operation id="2149" st_id="430" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
meminst17.45:7  %p_req200 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="p_req200"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2150" st_id="431" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0">
<![CDATA[
meminst17.45:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_46, float %mC_load_45, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2151" st_id="432" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1">
<![CDATA[
meminst17.45:9  %p_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_46)

]]></Node>
<StgValue><ssdm name="p_resp201"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2152" st_id="433" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1">
<![CDATA[
meminst17.45:9  %p_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_46)

]]></Node>
<StgValue><ssdm name="p_resp201"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2153" st_id="434" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1">
<![CDATA[
meminst17.45:9  %p_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_46)

]]></Node>
<StgValue><ssdm name="p_resp201"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2154" st_id="435" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1">
<![CDATA[
meminst17.45:9  %p_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_46)

]]></Node>
<StgValue><ssdm name="p_resp201"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2155" st_id="436" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1">
<![CDATA[
meminst17.45:9  %p_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_46)

]]></Node>
<StgValue><ssdm name="p_resp201"/></StgValue>
</operation>

<operation id="2156" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.45:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2157" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.45:12  %empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2158" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.45:13  br i1 %icmp_ln49_45, label %hls_label_045, label %meminst17.45

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2159" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_045:0  %empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2160" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_045:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2161" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
hls_label_045:2  br label %meminst17.46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2162" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.46:0  %empty_157 = phi i6 [ 0, %hls_label_045 ], [ %add_ln49_46, %meminst17.46 ]

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2163" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.46:1  %add_ln49_46 = add i6 %empty_157, 1

]]></Node>
<StgValue><ssdm name="add_ln49_46"/></StgValue>
</operation>

<operation id="2164" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.46:2  %tmp_170 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 46, i6 %empty_157)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2165" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.46:3  %add_ln49_109 = add i64 %empty, %tmp_170

]]></Node>
<StgValue><ssdm name="add_ln49_109"/></StgValue>
</operation>

<operation id="2166" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.46:4  %OUTPUT_addr_47 = getelementptr float* %OUTPUT_r, i64 %add_ln49_109

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_47"/></StgValue>
</operation>

<operation id="2167" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.46:5  %mC_addr_51 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="mC_addr_51"/></StgValue>
</operation>

<operation id="2168" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
meminst17.46:6  %mC_load_46 = load float* %mC_addr_51, align 4

]]></Node>
<StgValue><ssdm name="mC_load_46"/></StgValue>
</operation>

<operation id="2169" st_id="437" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.46:10  %icmp_ln49_46 = icmp eq i6 %empty_157, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_46"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2170" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
meminst17.46:6  %mC_load_46 = load float* %mC_addr_51, align 4

]]></Node>
<StgValue><ssdm name="mC_load_46"/></StgValue>
</operation>

<operation id="2171" st_id="438" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
meminst17.46:7  %p_req198 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="p_req198"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2172" st_id="439" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0">
<![CDATA[
meminst17.46:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_47, float %mC_load_46, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2173" st_id="440" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1">
<![CDATA[
meminst17.46:9  %p_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_47)

]]></Node>
<StgValue><ssdm name="p_resp199"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2174" st_id="441" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1">
<![CDATA[
meminst17.46:9  %p_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_47)

]]></Node>
<StgValue><ssdm name="p_resp199"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2175" st_id="442" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1">
<![CDATA[
meminst17.46:9  %p_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_47)

]]></Node>
<StgValue><ssdm name="p_resp199"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2176" st_id="443" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1">
<![CDATA[
meminst17.46:9  %p_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_47)

]]></Node>
<StgValue><ssdm name="p_resp199"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2177" st_id="444" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1">
<![CDATA[
meminst17.46:9  %p_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_47)

]]></Node>
<StgValue><ssdm name="p_resp199"/></StgValue>
</operation>

<operation id="2178" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.46:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2179" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.46:12  %empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="2180" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.46:13  br i1 %icmp_ln49_46, label %hls_label_046, label %meminst17.46

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2181" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_046:0  %empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2182" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_046:1  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2183" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
hls_label_046:2  br label %meminst17.47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2184" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.47:0  %empty_160 = phi i6 [ 0, %hls_label_046 ], [ %add_ln49_47, %meminst17.47 ]

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="2185" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.47:1  %add_ln49_47 = add i6 %empty_160, 1

]]></Node>
<StgValue><ssdm name="add_ln49_47"/></StgValue>
</operation>

<operation id="2186" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.47:2  %tmp_171 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 47, i6 %empty_160)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2187" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.47:3  %add_ln49_110 = add i64 %empty, %tmp_171

]]></Node>
<StgValue><ssdm name="add_ln49_110"/></StgValue>
</operation>

<operation id="2188" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.47:4  %OUTPUT_addr_48 = getelementptr float* %OUTPUT_r, i64 %add_ln49_110

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_48"/></StgValue>
</operation>

<operation id="2189" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.47:5  %mC_addr_52 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_171

]]></Node>
<StgValue><ssdm name="mC_addr_52"/></StgValue>
</operation>

<operation id="2190" st_id="445" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="12">
<![CDATA[
meminst17.47:6  %mC_load_47 = load float* %mC_addr_52, align 4

]]></Node>
<StgValue><ssdm name="mC_load_47"/></StgValue>
</operation>

<operation id="2191" st_id="445" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.47:10  %icmp_ln49_47 = icmp eq i6 %empty_160, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_47"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2192" st_id="446" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="12">
<![CDATA[
meminst17.47:6  %mC_load_47 = load float* %mC_addr_52, align 4

]]></Node>
<StgValue><ssdm name="mC_load_47"/></StgValue>
</operation>

<operation id="2193" st_id="446" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
meminst17.47:7  %p_req196 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="p_req196"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2194" st_id="447" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0">
<![CDATA[
meminst17.47:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_48, float %mC_load_47, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2195" st_id="448" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1">
<![CDATA[
meminst17.47:9  %p_resp197 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_48)

]]></Node>
<StgValue><ssdm name="p_resp197"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2196" st_id="449" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1">
<![CDATA[
meminst17.47:9  %p_resp197 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_48)

]]></Node>
<StgValue><ssdm name="p_resp197"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2197" st_id="450" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1">
<![CDATA[
meminst17.47:9  %p_resp197 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_48)

]]></Node>
<StgValue><ssdm name="p_resp197"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2198" st_id="451" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1">
<![CDATA[
meminst17.47:9  %p_resp197 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_48)

]]></Node>
<StgValue><ssdm name="p_resp197"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2199" st_id="452" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1">
<![CDATA[
meminst17.47:9  %p_resp197 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_48)

]]></Node>
<StgValue><ssdm name="p_resp197"/></StgValue>
</operation>

<operation id="2200" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.47:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2201" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.47:12  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2202" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.47:13  br i1 %icmp_ln49_47, label %hls_label_047, label %meminst17.47

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2203" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_047:0  %empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2204" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_047:1  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2205" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
hls_label_047:2  br label %meminst17.48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2206" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.48:0  %empty_163 = phi i6 [ 0, %hls_label_047 ], [ %add_ln49_48, %meminst17.48 ]

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2207" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.48:1  %add_ln49_48 = add i6 %empty_163, 1

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>

<operation id="2208" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.48:2  %tmp_172 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 48, i6 %empty_163)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2209" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.48:3  %add_ln49_111 = add i64 %empty, %tmp_172

]]></Node>
<StgValue><ssdm name="add_ln49_111"/></StgValue>
</operation>

<operation id="2210" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.48:4  %OUTPUT_addr_49 = getelementptr float* %OUTPUT_r, i64 %add_ln49_111

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_49"/></StgValue>
</operation>

<operation id="2211" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.48:5  %mC_addr_53 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_172

]]></Node>
<StgValue><ssdm name="mC_addr_53"/></StgValue>
</operation>

<operation id="2212" st_id="453" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="12">
<![CDATA[
meminst17.48:6  %mC_load_48 = load float* %mC_addr_53, align 4

]]></Node>
<StgValue><ssdm name="mC_load_48"/></StgValue>
</operation>

<operation id="2213" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.48:10  %icmp_ln49_48 = icmp eq i6 %empty_163, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_48"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2214" st_id="454" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="12">
<![CDATA[
meminst17.48:6  %mC_load_48 = load float* %mC_addr_53, align 4

]]></Node>
<StgValue><ssdm name="mC_load_48"/></StgValue>
</operation>

<operation id="2215" st_id="454" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
meminst17.48:7  %p_req194 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="p_req194"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2216" st_id="455" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0">
<![CDATA[
meminst17.48:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_49, float %mC_load_48, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2217" st_id="456" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1">
<![CDATA[
meminst17.48:9  %p_resp195 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_49)

]]></Node>
<StgValue><ssdm name="p_resp195"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2218" st_id="457" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1">
<![CDATA[
meminst17.48:9  %p_resp195 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_49)

]]></Node>
<StgValue><ssdm name="p_resp195"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2219" st_id="458" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1">
<![CDATA[
meminst17.48:9  %p_resp195 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_49)

]]></Node>
<StgValue><ssdm name="p_resp195"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2220" st_id="459" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1">
<![CDATA[
meminst17.48:9  %p_resp195 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_49)

]]></Node>
<StgValue><ssdm name="p_resp195"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2221" st_id="460" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1">
<![CDATA[
meminst17.48:9  %p_resp195 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_49)

]]></Node>
<StgValue><ssdm name="p_resp195"/></StgValue>
</operation>

<operation id="2222" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.48:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2223" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.48:12  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="2224" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.48:13  br i1 %icmp_ln49_48, label %hls_label_048, label %meminst17.48

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2225" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_048:0  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="2226" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_048:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2227" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
hls_label_048:2  br label %meminst17.49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2228" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.49:0  %empty_166 = phi i6 [ 0, %hls_label_048 ], [ %add_ln49_49, %meminst17.49 ]

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="2229" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.49:1  %add_ln49_49 = add i6 %empty_166, 1

]]></Node>
<StgValue><ssdm name="add_ln49_49"/></StgValue>
</operation>

<operation id="2230" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.49:2  %tmp_173 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 49, i6 %empty_166)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2231" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.49:3  %add_ln49_112 = add i64 %empty, %tmp_173

]]></Node>
<StgValue><ssdm name="add_ln49_112"/></StgValue>
</operation>

<operation id="2232" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.49:4  %OUTPUT_addr_50 = getelementptr float* %OUTPUT_r, i64 %add_ln49_112

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_50"/></StgValue>
</operation>

<operation id="2233" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.49:5  %mC_addr_54 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_173

]]></Node>
<StgValue><ssdm name="mC_addr_54"/></StgValue>
</operation>

<operation id="2234" st_id="461" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="12">
<![CDATA[
meminst17.49:6  %mC_load_49 = load float* %mC_addr_54, align 4

]]></Node>
<StgValue><ssdm name="mC_load_49"/></StgValue>
</operation>

<operation id="2235" st_id="461" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.49:10  %icmp_ln49_49 = icmp eq i6 %empty_166, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_49"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2236" st_id="462" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="12">
<![CDATA[
meminst17.49:6  %mC_load_49 = load float* %mC_addr_54, align 4

]]></Node>
<StgValue><ssdm name="mC_load_49"/></StgValue>
</operation>

<operation id="2237" st_id="462" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
meminst17.49:7  %p_req192 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="p_req192"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2238" st_id="463" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0">
<![CDATA[
meminst17.49:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_50, float %mC_load_49, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2239" st_id="464" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1">
<![CDATA[
meminst17.49:9  %p_resp193 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_50)

]]></Node>
<StgValue><ssdm name="p_resp193"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2240" st_id="465" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1">
<![CDATA[
meminst17.49:9  %p_resp193 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_50)

]]></Node>
<StgValue><ssdm name="p_resp193"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2241" st_id="466" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1">
<![CDATA[
meminst17.49:9  %p_resp193 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_50)

]]></Node>
<StgValue><ssdm name="p_resp193"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2242" st_id="467" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1">
<![CDATA[
meminst17.49:9  %p_resp193 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_50)

]]></Node>
<StgValue><ssdm name="p_resp193"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2243" st_id="468" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1">
<![CDATA[
meminst17.49:9  %p_resp193 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_50)

]]></Node>
<StgValue><ssdm name="p_resp193"/></StgValue>
</operation>

<operation id="2244" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.49:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2245" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.49:12  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2246" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.49:13  br i1 %icmp_ln49_49, label %hls_label_049, label %meminst17.49

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2247" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_049:0  %empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2248" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_049:1  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2249" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0">
<![CDATA[
hls_label_049:2  br label %meminst17.50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2250" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.50:0  %empty_169 = phi i6 [ 0, %hls_label_049 ], [ %add_ln49_50, %meminst17.50 ]

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="2251" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.50:1  %add_ln49_50 = add i6 %empty_169, 1

]]></Node>
<StgValue><ssdm name="add_ln49_50"/></StgValue>
</operation>

<operation id="2252" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.50:2  %tmp_174 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 50, i6 %empty_169)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2253" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.50:3  %add_ln49_113 = add i64 %empty, %tmp_174

]]></Node>
<StgValue><ssdm name="add_ln49_113"/></StgValue>
</operation>

<operation id="2254" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.50:4  %OUTPUT_addr_51 = getelementptr float* %OUTPUT_r, i64 %add_ln49_113

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_51"/></StgValue>
</operation>

<operation id="2255" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.50:5  %mC_addr_55 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_174

]]></Node>
<StgValue><ssdm name="mC_addr_55"/></StgValue>
</operation>

<operation id="2256" st_id="469" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
meminst17.50:6  %mC_load_50 = load float* %mC_addr_55, align 4

]]></Node>
<StgValue><ssdm name="mC_load_50"/></StgValue>
</operation>

<operation id="2257" st_id="469" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.50:10  %icmp_ln49_50 = icmp eq i6 %empty_169, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_50"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2258" st_id="470" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
meminst17.50:6  %mC_load_50 = load float* %mC_addr_55, align 4

]]></Node>
<StgValue><ssdm name="mC_load_50"/></StgValue>
</operation>

<operation id="2259" st_id="470" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
meminst17.50:7  %p_req190 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="p_req190"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2260" st_id="471" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0">
<![CDATA[
meminst17.50:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_51, float %mC_load_50, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2261" st_id="472" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1">
<![CDATA[
meminst17.50:9  %p_resp191 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_51)

]]></Node>
<StgValue><ssdm name="p_resp191"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2262" st_id="473" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1">
<![CDATA[
meminst17.50:9  %p_resp191 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_51)

]]></Node>
<StgValue><ssdm name="p_resp191"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2263" st_id="474" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1">
<![CDATA[
meminst17.50:9  %p_resp191 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_51)

]]></Node>
<StgValue><ssdm name="p_resp191"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2264" st_id="475" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1">
<![CDATA[
meminst17.50:9  %p_resp191 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_51)

]]></Node>
<StgValue><ssdm name="p_resp191"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2265" st_id="476" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1">
<![CDATA[
meminst17.50:9  %p_resp191 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_51)

]]></Node>
<StgValue><ssdm name="p_resp191"/></StgValue>
</operation>

<operation id="2266" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.50:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2267" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.50:12  %empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="2268" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.50:13  br i1 %icmp_ln49_50, label %hls_label_050, label %meminst17.50

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2269" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_050:0  %empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="2270" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_050:1  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2271" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
hls_label_050:2  br label %meminst17.51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2272" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.51:0  %empty_172 = phi i6 [ 0, %hls_label_050 ], [ %add_ln49_51, %meminst17.51 ]

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="2273" st_id="477" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.51:1  %add_ln49_51 = add i6 %empty_172, 1

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>

<operation id="2274" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.51:2  %tmp_175 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 51, i6 %empty_172)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2275" st_id="477" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.51:3  %add_ln49_114 = add i64 %empty, %tmp_175

]]></Node>
<StgValue><ssdm name="add_ln49_114"/></StgValue>
</operation>

<operation id="2276" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.51:4  %OUTPUT_addr_52 = getelementptr float* %OUTPUT_r, i64 %add_ln49_114

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_52"/></StgValue>
</operation>

<operation id="2277" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.51:5  %mC_addr_56 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="mC_addr_56"/></StgValue>
</operation>

<operation id="2278" st_id="477" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
meminst17.51:6  %mC_load_51 = load float* %mC_addr_56, align 4

]]></Node>
<StgValue><ssdm name="mC_load_51"/></StgValue>
</operation>

<operation id="2279" st_id="477" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.51:10  %icmp_ln49_51 = icmp eq i6 %empty_172, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_51"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2280" st_id="478" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
meminst17.51:6  %mC_load_51 = load float* %mC_addr_56, align 4

]]></Node>
<StgValue><ssdm name="mC_load_51"/></StgValue>
</operation>

<operation id="2281" st_id="478" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
meminst17.51:7  %p_req188 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="p_req188"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2282" st_id="479" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0">
<![CDATA[
meminst17.51:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_52, float %mC_load_51, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2283" st_id="480" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1">
<![CDATA[
meminst17.51:9  %p_resp189 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_52)

]]></Node>
<StgValue><ssdm name="p_resp189"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2284" st_id="481" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1">
<![CDATA[
meminst17.51:9  %p_resp189 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_52)

]]></Node>
<StgValue><ssdm name="p_resp189"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2285" st_id="482" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1">
<![CDATA[
meminst17.51:9  %p_resp189 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_52)

]]></Node>
<StgValue><ssdm name="p_resp189"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2286" st_id="483" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1">
<![CDATA[
meminst17.51:9  %p_resp189 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_52)

]]></Node>
<StgValue><ssdm name="p_resp189"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2287" st_id="484" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1">
<![CDATA[
meminst17.51:9  %p_resp189 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_52)

]]></Node>
<StgValue><ssdm name="p_resp189"/></StgValue>
</operation>

<operation id="2288" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.51:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2289" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.51:12  %empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="2290" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.51:13  br i1 %icmp_ln49_51, label %hls_label_051, label %meminst17.51

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2291" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_051:0  %empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="2292" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_051:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2293" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
hls_label_051:2  br label %meminst17.52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2294" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.52:0  %empty_175 = phi i6 [ 0, %hls_label_051 ], [ %add_ln49_52, %meminst17.52 ]

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="2295" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.52:1  %add_ln49_52 = add i6 %empty_175, 1

]]></Node>
<StgValue><ssdm name="add_ln49_52"/></StgValue>
</operation>

<operation id="2296" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.52:2  %tmp_176 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 52, i6 %empty_175)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2297" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.52:3  %add_ln49_115 = add i64 %empty, %tmp_176

]]></Node>
<StgValue><ssdm name="add_ln49_115"/></StgValue>
</operation>

<operation id="2298" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.52:4  %OUTPUT_addr_53 = getelementptr float* %OUTPUT_r, i64 %add_ln49_115

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_53"/></StgValue>
</operation>

<operation id="2299" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.52:5  %mC_addr_57 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="mC_addr_57"/></StgValue>
</operation>

<operation id="2300" st_id="485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
meminst17.52:6  %mC_load_52 = load float* %mC_addr_57, align 4

]]></Node>
<StgValue><ssdm name="mC_load_52"/></StgValue>
</operation>

<operation id="2301" st_id="485" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.52:10  %icmp_ln49_52 = icmp eq i6 %empty_175, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_52"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2302" st_id="486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
meminst17.52:6  %mC_load_52 = load float* %mC_addr_57, align 4

]]></Node>
<StgValue><ssdm name="mC_load_52"/></StgValue>
</operation>

<operation id="2303" st_id="486" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
meminst17.52:7  %p_req186 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="p_req186"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2304" st_id="487" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0">
<![CDATA[
meminst17.52:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_53, float %mC_load_52, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2305" st_id="488" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1">
<![CDATA[
meminst17.52:9  %p_resp187 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_53)

]]></Node>
<StgValue><ssdm name="p_resp187"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2306" st_id="489" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1">
<![CDATA[
meminst17.52:9  %p_resp187 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_53)

]]></Node>
<StgValue><ssdm name="p_resp187"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2307" st_id="490" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1">
<![CDATA[
meminst17.52:9  %p_resp187 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_53)

]]></Node>
<StgValue><ssdm name="p_resp187"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2308" st_id="491" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1">
<![CDATA[
meminst17.52:9  %p_resp187 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_53)

]]></Node>
<StgValue><ssdm name="p_resp187"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2309" st_id="492" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1">
<![CDATA[
meminst17.52:9  %p_resp187 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_53)

]]></Node>
<StgValue><ssdm name="p_resp187"/></StgValue>
</operation>

<operation id="2310" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.52:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2311" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.52:12  %empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="2312" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.52:13  br i1 %icmp_ln49_52, label %hls_label_052, label %meminst17.52

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2313" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_052:0  %empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="2314" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_052:1  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2315" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
hls_label_052:2  br label %meminst17.53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2316" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.53:0  %empty_178 = phi i6 [ 0, %hls_label_052 ], [ %add_ln49_53, %meminst17.53 ]

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="2317" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.53:1  %add_ln49_53 = add i6 %empty_178, 1

]]></Node>
<StgValue><ssdm name="add_ln49_53"/></StgValue>
</operation>

<operation id="2318" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.53:2  %tmp_177 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 53, i6 %empty_178)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2319" st_id="493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.53:3  %add_ln49_116 = add i64 %empty, %tmp_177

]]></Node>
<StgValue><ssdm name="add_ln49_116"/></StgValue>
</operation>

<operation id="2320" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.53:4  %OUTPUT_addr_54 = getelementptr float* %OUTPUT_r, i64 %add_ln49_116

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_54"/></StgValue>
</operation>

<operation id="2321" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.53:5  %mC_addr_58 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_177

]]></Node>
<StgValue><ssdm name="mC_addr_58"/></StgValue>
</operation>

<operation id="2322" st_id="493" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="12">
<![CDATA[
meminst17.53:6  %mC_load_53 = load float* %mC_addr_58, align 4

]]></Node>
<StgValue><ssdm name="mC_load_53"/></StgValue>
</operation>

<operation id="2323" st_id="493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.53:10  %icmp_ln49_53 = icmp eq i6 %empty_178, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_53"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2324" st_id="494" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="12">
<![CDATA[
meminst17.53:6  %mC_load_53 = load float* %mC_addr_58, align 4

]]></Node>
<StgValue><ssdm name="mC_load_53"/></StgValue>
</operation>

<operation id="2325" st_id="494" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
meminst17.53:7  %p_req184 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="p_req184"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2326" st_id="495" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0">
<![CDATA[
meminst17.53:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_54, float %mC_load_53, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2327" st_id="496" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1">
<![CDATA[
meminst17.53:9  %p_resp185 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_54)

]]></Node>
<StgValue><ssdm name="p_resp185"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2328" st_id="497" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1">
<![CDATA[
meminst17.53:9  %p_resp185 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_54)

]]></Node>
<StgValue><ssdm name="p_resp185"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2329" st_id="498" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1">
<![CDATA[
meminst17.53:9  %p_resp185 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_54)

]]></Node>
<StgValue><ssdm name="p_resp185"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2330" st_id="499" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1">
<![CDATA[
meminst17.53:9  %p_resp185 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_54)

]]></Node>
<StgValue><ssdm name="p_resp185"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2331" st_id="500" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1">
<![CDATA[
meminst17.53:9  %p_resp185 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_54)

]]></Node>
<StgValue><ssdm name="p_resp185"/></StgValue>
</operation>

<operation id="2332" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.53:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2333" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.53:12  %empty_179 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="2334" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.53:13  br i1 %icmp_ln49_53, label %hls_label_053, label %meminst17.53

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2335" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_053:0  %empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="2336" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_053:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2337" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
hls_label_053:2  br label %meminst17.54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2338" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.54:0  %empty_181 = phi i6 [ 0, %hls_label_053 ], [ %add_ln49_54, %meminst17.54 ]

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="2339" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.54:1  %add_ln49_54 = add i6 %empty_181, 1

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>

<operation id="2340" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.54:2  %tmp_178 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 54, i6 %empty_181)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2341" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.54:3  %add_ln49_117 = add i64 %empty, %tmp_178

]]></Node>
<StgValue><ssdm name="add_ln49_117"/></StgValue>
</operation>

<operation id="2342" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.54:4  %OUTPUT_addr_55 = getelementptr float* %OUTPUT_r, i64 %add_ln49_117

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_55"/></StgValue>
</operation>

<operation id="2343" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.54:5  %mC_addr_59 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_178

]]></Node>
<StgValue><ssdm name="mC_addr_59"/></StgValue>
</operation>

<operation id="2344" st_id="501" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
meminst17.54:6  %mC_load_54 = load float* %mC_addr_59, align 4

]]></Node>
<StgValue><ssdm name="mC_load_54"/></StgValue>
</operation>

<operation id="2345" st_id="501" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.54:10  %icmp_ln49_54 = icmp eq i6 %empty_181, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_54"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2346" st_id="502" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
meminst17.54:6  %mC_load_54 = load float* %mC_addr_59, align 4

]]></Node>
<StgValue><ssdm name="mC_load_54"/></StgValue>
</operation>

<operation id="2347" st_id="502" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
meminst17.54:7  %p_req182 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="p_req182"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2348" st_id="503" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0">
<![CDATA[
meminst17.54:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_55, float %mC_load_54, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2349" st_id="504" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1">
<![CDATA[
meminst17.54:9  %p_resp183 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_55)

]]></Node>
<StgValue><ssdm name="p_resp183"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2350" st_id="505" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1">
<![CDATA[
meminst17.54:9  %p_resp183 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_55)

]]></Node>
<StgValue><ssdm name="p_resp183"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2351" st_id="506" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1">
<![CDATA[
meminst17.54:9  %p_resp183 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_55)

]]></Node>
<StgValue><ssdm name="p_resp183"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2352" st_id="507" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1">
<![CDATA[
meminst17.54:9  %p_resp183 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_55)

]]></Node>
<StgValue><ssdm name="p_resp183"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2353" st_id="508" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1">
<![CDATA[
meminst17.54:9  %p_resp183 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_55)

]]></Node>
<StgValue><ssdm name="p_resp183"/></StgValue>
</operation>

<operation id="2354" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.54:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2355" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.54:12  %empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="2356" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.54:13  br i1 %icmp_ln49_54, label %hls_label_054, label %meminst17.54

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2357" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_054:0  %empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="2358" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_054:1  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2359" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
hls_label_054:2  br label %meminst17.55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2360" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.55:0  %empty_184 = phi i6 [ 0, %hls_label_054 ], [ %add_ln49_55, %meminst17.55 ]

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="2361" st_id="509" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.55:1  %add_ln49_55 = add i6 %empty_184, 1

]]></Node>
<StgValue><ssdm name="add_ln49_55"/></StgValue>
</operation>

<operation id="2362" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.55:2  %tmp_179 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 55, i6 %empty_184)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2363" st_id="509" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.55:3  %add_ln49_118 = add i64 %empty, %tmp_179

]]></Node>
<StgValue><ssdm name="add_ln49_118"/></StgValue>
</operation>

<operation id="2364" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.55:4  %OUTPUT_addr_56 = getelementptr float* %OUTPUT_r, i64 %add_ln49_118

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_56"/></StgValue>
</operation>

<operation id="2365" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.55:5  %mC_addr_60 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_179

]]></Node>
<StgValue><ssdm name="mC_addr_60"/></StgValue>
</operation>

<operation id="2366" st_id="509" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="12">
<![CDATA[
meminst17.55:6  %mC_load_55 = load float* %mC_addr_60, align 4

]]></Node>
<StgValue><ssdm name="mC_load_55"/></StgValue>
</operation>

<operation id="2367" st_id="509" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.55:10  %icmp_ln49_55 = icmp eq i6 %empty_184, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_55"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2368" st_id="510" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="12">
<![CDATA[
meminst17.55:6  %mC_load_55 = load float* %mC_addr_60, align 4

]]></Node>
<StgValue><ssdm name="mC_load_55"/></StgValue>
</operation>

<operation id="2369" st_id="510" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
meminst17.55:7  %p_req180 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="p_req180"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2370" st_id="511" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0">
<![CDATA[
meminst17.55:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_56, float %mC_load_55, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2371" st_id="512" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1">
<![CDATA[
meminst17.55:9  %p_resp181 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_56)

]]></Node>
<StgValue><ssdm name="p_resp181"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2372" st_id="513" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1">
<![CDATA[
meminst17.55:9  %p_resp181 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_56)

]]></Node>
<StgValue><ssdm name="p_resp181"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2373" st_id="514" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1">
<![CDATA[
meminst17.55:9  %p_resp181 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_56)

]]></Node>
<StgValue><ssdm name="p_resp181"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2374" st_id="515" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1">
<![CDATA[
meminst17.55:9  %p_resp181 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_56)

]]></Node>
<StgValue><ssdm name="p_resp181"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2375" st_id="516" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1">
<![CDATA[
meminst17.55:9  %p_resp181 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_56)

]]></Node>
<StgValue><ssdm name="p_resp181"/></StgValue>
</operation>

<operation id="2376" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.55:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2377" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.55:12  %empty_185 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="2378" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.55:13  br i1 %icmp_ln49_55, label %hls_label_055, label %meminst17.55

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2379" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_055:0  %empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="2380" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_055:1  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2381" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
hls_label_055:2  br label %meminst17.56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2382" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.56:0  %empty_187 = phi i6 [ 0, %hls_label_055 ], [ %add_ln49_56, %meminst17.56 ]

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="2383" st_id="517" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.56:1  %add_ln49_56 = add i6 %empty_187, 1

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>

<operation id="2384" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.56:2  %tmp_180 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 56, i6 %empty_187)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2385" st_id="517" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.56:3  %add_ln49_119 = add i64 %empty, %tmp_180

]]></Node>
<StgValue><ssdm name="add_ln49_119"/></StgValue>
</operation>

<operation id="2386" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.56:4  %OUTPUT_addr_57 = getelementptr float* %OUTPUT_r, i64 %add_ln49_119

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_57"/></StgValue>
</operation>

<operation id="2387" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.56:5  %mC_addr_61 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_180

]]></Node>
<StgValue><ssdm name="mC_addr_61"/></StgValue>
</operation>

<operation id="2388" st_id="517" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="12">
<![CDATA[
meminst17.56:6  %mC_load_56 = load float* %mC_addr_61, align 4

]]></Node>
<StgValue><ssdm name="mC_load_56"/></StgValue>
</operation>

<operation id="2389" st_id="517" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.56:10  %icmp_ln49_56 = icmp eq i6 %empty_187, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_56"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2390" st_id="518" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="12">
<![CDATA[
meminst17.56:6  %mC_load_56 = load float* %mC_addr_61, align 4

]]></Node>
<StgValue><ssdm name="mC_load_56"/></StgValue>
</operation>

<operation id="2391" st_id="518" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
meminst17.56:7  %p_req178 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="p_req178"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2392" st_id="519" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0">
<![CDATA[
meminst17.56:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_57, float %mC_load_56, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2393" st_id="520" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1">
<![CDATA[
meminst17.56:9  %p_resp179 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_57)

]]></Node>
<StgValue><ssdm name="p_resp179"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2394" st_id="521" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1">
<![CDATA[
meminst17.56:9  %p_resp179 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_57)

]]></Node>
<StgValue><ssdm name="p_resp179"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2395" st_id="522" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1">
<![CDATA[
meminst17.56:9  %p_resp179 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_57)

]]></Node>
<StgValue><ssdm name="p_resp179"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2396" st_id="523" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1">
<![CDATA[
meminst17.56:9  %p_resp179 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_57)

]]></Node>
<StgValue><ssdm name="p_resp179"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="2397" st_id="524" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1">
<![CDATA[
meminst17.56:9  %p_resp179 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_57)

]]></Node>
<StgValue><ssdm name="p_resp179"/></StgValue>
</operation>

<operation id="2398" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.56:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2399" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.56:12  %empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="2400" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.56:13  br i1 %icmp_ln49_56, label %hls_label_056, label %meminst17.56

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2401" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_056:0  %empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="2402" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_056:1  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2403" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
hls_label_056:2  br label %meminst17.57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="2404" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.57:0  %empty_190 = phi i6 [ 0, %hls_label_056 ], [ %add_ln49_57, %meminst17.57 ]

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="2405" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.57:1  %add_ln49_57 = add i6 %empty_190, 1

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>

<operation id="2406" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.57:2  %tmp_181 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 57, i6 %empty_190)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2407" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.57:3  %add_ln49_120 = add i64 %empty, %tmp_181

]]></Node>
<StgValue><ssdm name="add_ln49_120"/></StgValue>
</operation>

<operation id="2408" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.57:4  %OUTPUT_addr_58 = getelementptr float* %OUTPUT_r, i64 %add_ln49_120

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_58"/></StgValue>
</operation>

<operation id="2409" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.57:5  %mC_addr_62 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_181

]]></Node>
<StgValue><ssdm name="mC_addr_62"/></StgValue>
</operation>

<operation id="2410" st_id="525" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="12">
<![CDATA[
meminst17.57:6  %mC_load_57 = load float* %mC_addr_62, align 4

]]></Node>
<StgValue><ssdm name="mC_load_57"/></StgValue>
</operation>

<operation id="2411" st_id="525" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.57:10  %icmp_ln49_57 = icmp eq i6 %empty_190, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_57"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="2412" st_id="526" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="12">
<![CDATA[
meminst17.57:6  %mC_load_57 = load float* %mC_addr_62, align 4

]]></Node>
<StgValue><ssdm name="mC_load_57"/></StgValue>
</operation>

<operation id="2413" st_id="526" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
meminst17.57:7  %p_req176 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="p_req176"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2414" st_id="527" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0">
<![CDATA[
meminst17.57:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_58, float %mC_load_57, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2415" st_id="528" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1">
<![CDATA[
meminst17.57:9  %p_resp177 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_58)

]]></Node>
<StgValue><ssdm name="p_resp177"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2416" st_id="529" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1">
<![CDATA[
meminst17.57:9  %p_resp177 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_58)

]]></Node>
<StgValue><ssdm name="p_resp177"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2417" st_id="530" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1">
<![CDATA[
meminst17.57:9  %p_resp177 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_58)

]]></Node>
<StgValue><ssdm name="p_resp177"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2418" st_id="531" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1">
<![CDATA[
meminst17.57:9  %p_resp177 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_58)

]]></Node>
<StgValue><ssdm name="p_resp177"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2419" st_id="532" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1">
<![CDATA[
meminst17.57:9  %p_resp177 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_58)

]]></Node>
<StgValue><ssdm name="p_resp177"/></StgValue>
</operation>

<operation id="2420" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.57:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2421" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.57:12  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="2422" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.57:13  br i1 %icmp_ln49_57, label %hls_label_057, label %meminst17.57

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2423" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_057:0  %empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="2424" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_057:1  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2425" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
hls_label_057:2  br label %meminst17.58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2426" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.58:0  %empty_193 = phi i6 [ 0, %hls_label_057 ], [ %add_ln49_58, %meminst17.58 ]

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="2427" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.58:1  %add_ln49_58 = add i6 %empty_193, 1

]]></Node>
<StgValue><ssdm name="add_ln49_58"/></StgValue>
</operation>

<operation id="2428" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.58:2  %tmp_182 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 58, i6 %empty_193)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2429" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.58:3  %add_ln49_121 = add i64 %empty, %tmp_182

]]></Node>
<StgValue><ssdm name="add_ln49_121"/></StgValue>
</operation>

<operation id="2430" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.58:4  %OUTPUT_addr_59 = getelementptr float* %OUTPUT_r, i64 %add_ln49_121

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_59"/></StgValue>
</operation>

<operation id="2431" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.58:5  %mC_addr_63 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_182

]]></Node>
<StgValue><ssdm name="mC_addr_63"/></StgValue>
</operation>

<operation id="2432" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="12">
<![CDATA[
meminst17.58:6  %mC_load_58 = load float* %mC_addr_63, align 4

]]></Node>
<StgValue><ssdm name="mC_load_58"/></StgValue>
</operation>

<operation id="2433" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.58:10  %icmp_ln49_58 = icmp eq i6 %empty_193, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_58"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2434" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="12">
<![CDATA[
meminst17.58:6  %mC_load_58 = load float* %mC_addr_63, align 4

]]></Node>
<StgValue><ssdm name="mC_load_58"/></StgValue>
</operation>

<operation id="2435" st_id="534" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
meminst17.58:7  %p_req174 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="p_req174"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2436" st_id="535" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0">
<![CDATA[
meminst17.58:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_59, float %mC_load_58, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2437" st_id="536" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1">
<![CDATA[
meminst17.58:9  %p_resp175 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_59)

]]></Node>
<StgValue><ssdm name="p_resp175"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2438" st_id="537" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1">
<![CDATA[
meminst17.58:9  %p_resp175 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_59)

]]></Node>
<StgValue><ssdm name="p_resp175"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2439" st_id="538" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1">
<![CDATA[
meminst17.58:9  %p_resp175 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_59)

]]></Node>
<StgValue><ssdm name="p_resp175"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2440" st_id="539" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1">
<![CDATA[
meminst17.58:9  %p_resp175 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_59)

]]></Node>
<StgValue><ssdm name="p_resp175"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2441" st_id="540" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1">
<![CDATA[
meminst17.58:9  %p_resp175 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_59)

]]></Node>
<StgValue><ssdm name="p_resp175"/></StgValue>
</operation>

<operation id="2442" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.58:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2443" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.58:12  %empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="2444" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.58:13  br i1 %icmp_ln49_58, label %hls_label_058, label %meminst17.58

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2445" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_058:0  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_67) nounwind

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="2446" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_058:1  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2447" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
hls_label_058:2  br label %meminst17.59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2448" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.59:0  %empty_196 = phi i6 [ 0, %hls_label_058 ], [ %add_ln49_59, %meminst17.59 ]

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="2449" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.59:1  %add_ln49_59 = add i6 %empty_196, 1

]]></Node>
<StgValue><ssdm name="add_ln49_59"/></StgValue>
</operation>

<operation id="2450" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.59:2  %tmp_183 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 59, i6 %empty_196)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2451" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.59:3  %add_ln49_122 = add i64 %empty, %tmp_183

]]></Node>
<StgValue><ssdm name="add_ln49_122"/></StgValue>
</operation>

<operation id="2452" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.59:4  %OUTPUT_addr_60 = getelementptr float* %OUTPUT_r, i64 %add_ln49_122

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_60"/></StgValue>
</operation>

<operation id="2453" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.59:5  %mC_addr_64 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="mC_addr_64"/></StgValue>
</operation>

<operation id="2454" st_id="541" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="12">
<![CDATA[
meminst17.59:6  %mC_load_59 = load float* %mC_addr_64, align 4

]]></Node>
<StgValue><ssdm name="mC_load_59"/></StgValue>
</operation>

<operation id="2455" st_id="541" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.59:10  %icmp_ln49_59 = icmp eq i6 %empty_196, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_59"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2456" st_id="542" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="12">
<![CDATA[
meminst17.59:6  %mC_load_59 = load float* %mC_addr_64, align 4

]]></Node>
<StgValue><ssdm name="mC_load_59"/></StgValue>
</operation>

<operation id="2457" st_id="542" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
meminst17.59:7  %p_req172 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="p_req172"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2458" st_id="543" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0" op_121_bw="1" op_122_bw="0">
<![CDATA[
meminst17.59:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_60, float %mC_load_59, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2459" st_id="544" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1">
<![CDATA[
meminst17.59:9  %p_resp173 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_60)

]]></Node>
<StgValue><ssdm name="p_resp173"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2460" st_id="545" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1">
<![CDATA[
meminst17.59:9  %p_resp173 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_60)

]]></Node>
<StgValue><ssdm name="p_resp173"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2461" st_id="546" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1">
<![CDATA[
meminst17.59:9  %p_resp173 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_60)

]]></Node>
<StgValue><ssdm name="p_resp173"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2462" st_id="547" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1">
<![CDATA[
meminst17.59:9  %p_resp173 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_60)

]]></Node>
<StgValue><ssdm name="p_resp173"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2463" st_id="548" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1">
<![CDATA[
meminst17.59:9  %p_resp173 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_60)

]]></Node>
<StgValue><ssdm name="p_resp173"/></StgValue>
</operation>

<operation id="2464" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.59:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2465" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.59:12  %empty_197 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="2466" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.59:13  br i1 %icmp_ln49_59, label %hls_label_059, label %meminst17.59

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2467" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_059:0  %empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_68) nounwind

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="2468" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_059:1  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2469" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
hls_label_059:2  br label %meminst17.60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2470" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.60:0  %empty_199 = phi i6 [ 0, %hls_label_059 ], [ %add_ln49_60, %meminst17.60 ]

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="2471" st_id="549" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.60:1  %add_ln49_60 = add i6 %empty_199, 1

]]></Node>
<StgValue><ssdm name="add_ln49_60"/></StgValue>
</operation>

<operation id="2472" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.60:2  %tmp_184 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 60, i6 %empty_199)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2473" st_id="549" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.60:3  %add_ln49_123 = add i64 %empty, %tmp_184

]]></Node>
<StgValue><ssdm name="add_ln49_123"/></StgValue>
</operation>

<operation id="2474" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.60:4  %OUTPUT_addr_61 = getelementptr float* %OUTPUT_r, i64 %add_ln49_123

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_61"/></StgValue>
</operation>

<operation id="2475" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.60:5  %mC_addr_65 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="mC_addr_65"/></StgValue>
</operation>

<operation id="2476" st_id="549" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
meminst17.60:6  %mC_load_60 = load float* %mC_addr_65, align 4

]]></Node>
<StgValue><ssdm name="mC_load_60"/></StgValue>
</operation>

<operation id="2477" st_id="549" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.60:10  %icmp_ln49_60 = icmp eq i6 %empty_199, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_60"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2478" st_id="550" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
meminst17.60:6  %mC_load_60 = load float* %mC_addr_65, align 4

]]></Node>
<StgValue><ssdm name="mC_load_60"/></StgValue>
</operation>

<operation id="2479" st_id="550" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
meminst17.60:7  %p_req170 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="p_req170"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2480" st_id="551" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0" op_121_bw="1" op_122_bw="0" op_123_bw="1" op_124_bw="0">
<![CDATA[
meminst17.60:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_61, float %mC_load_60, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2481" st_id="552" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1">
<![CDATA[
meminst17.60:9  %p_resp171 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_61)

]]></Node>
<StgValue><ssdm name="p_resp171"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2482" st_id="553" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1">
<![CDATA[
meminst17.60:9  %p_resp171 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_61)

]]></Node>
<StgValue><ssdm name="p_resp171"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="2483" st_id="554" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1">
<![CDATA[
meminst17.60:9  %p_resp171 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_61)

]]></Node>
<StgValue><ssdm name="p_resp171"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="2484" st_id="555" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1">
<![CDATA[
meminst17.60:9  %p_resp171 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_61)

]]></Node>
<StgValue><ssdm name="p_resp171"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="2485" st_id="556" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1">
<![CDATA[
meminst17.60:9  %p_resp171 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_61)

]]></Node>
<StgValue><ssdm name="p_resp171"/></StgValue>
</operation>

<operation id="2486" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.60:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2487" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.60:12  %empty_200 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="2488" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.60:13  br i1 %icmp_ln49_60, label %hls_label_060, label %meminst17.60

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2489" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_060:0  %empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="2490" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_060:1  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2491" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
hls_label_060:2  br label %meminst17.61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="2492" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.61:0  %empty_202 = phi i6 [ 0, %hls_label_060 ], [ %add_ln49_61, %meminst17.61 ]

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="2493" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.61:1  %add_ln49_61 = add i6 %empty_202, 1

]]></Node>
<StgValue><ssdm name="add_ln49_61"/></StgValue>
</operation>

<operation id="2494" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.61:2  %tmp_185 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 61, i6 %empty_202)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2495" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.61:3  %add_ln49_124 = add i64 %empty, %tmp_185

]]></Node>
<StgValue><ssdm name="add_ln49_124"/></StgValue>
</operation>

<operation id="2496" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.61:4  %OUTPUT_addr_62 = getelementptr float* %OUTPUT_r, i64 %add_ln49_124

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_62"/></StgValue>
</operation>

<operation id="2497" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.61:5  %mC_addr_66 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="mC_addr_66"/></StgValue>
</operation>

<operation id="2498" st_id="557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="12">
<![CDATA[
meminst17.61:6  %mC_load_61 = load float* %mC_addr_66, align 4

]]></Node>
<StgValue><ssdm name="mC_load_61"/></StgValue>
</operation>

<operation id="2499" st_id="557" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.61:10  %icmp_ln49_61 = icmp eq i6 %empty_202, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_61"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="2500" st_id="558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="12">
<![CDATA[
meminst17.61:6  %mC_load_61 = load float* %mC_addr_66, align 4

]]></Node>
<StgValue><ssdm name="mC_load_61"/></StgValue>
</operation>

<operation id="2501" st_id="558" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
meminst17.61:7  %p_req168 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="p_req168"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="2502" st_id="559" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0" op_121_bw="1" op_122_bw="0" op_123_bw="1" op_124_bw="0" op_125_bw="1" op_126_bw="0">
<![CDATA[
meminst17.61:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_62, float %mC_load_61, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="2503" st_id="560" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1">
<![CDATA[
meminst17.61:9  %p_resp169 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_62)

]]></Node>
<StgValue><ssdm name="p_resp169"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="2504" st_id="561" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1">
<![CDATA[
meminst17.61:9  %p_resp169 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_62)

]]></Node>
<StgValue><ssdm name="p_resp169"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="2505" st_id="562" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1">
<![CDATA[
meminst17.61:9  %p_resp169 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_62)

]]></Node>
<StgValue><ssdm name="p_resp169"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="2506" st_id="563" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1">
<![CDATA[
meminst17.61:9  %p_resp169 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_62)

]]></Node>
<StgValue><ssdm name="p_resp169"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="2507" st_id="564" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1">
<![CDATA[
meminst17.61:9  %p_resp169 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_62)

]]></Node>
<StgValue><ssdm name="p_resp169"/></StgValue>
</operation>

<operation id="2508" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.61:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2509" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.61:12  %empty_203 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="2510" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.61:13  br i1 %icmp_ln49_61, label %hls_label_061, label %meminst17.61

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2511" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_061:0  %empty_201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_70) nounwind

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="2512" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_061:1  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2513" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0">
<![CDATA[
hls_label_061:2  br label %meminst17.62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="2514" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.62:0  %empty_205 = phi i6 [ 0, %hls_label_061 ], [ %add_ln49_62, %meminst17.62 ]

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="2515" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.62:1  %add_ln49_62 = add i6 %empty_205, 1

]]></Node>
<StgValue><ssdm name="add_ln49_62"/></StgValue>
</operation>

<operation id="2516" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.62:2  %tmp_186 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 62, i6 %empty_205)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2517" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.62:3  %add_ln49_125 = add i64 %empty, %tmp_186

]]></Node>
<StgValue><ssdm name="add_ln49_125"/></StgValue>
</operation>

<operation id="2518" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.62:4  %OUTPUT_addr_63 = getelementptr float* %OUTPUT_r, i64 %add_ln49_125

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_63"/></StgValue>
</operation>

<operation id="2519" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.62:5  %mC_addr_67 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_186

]]></Node>
<StgValue><ssdm name="mC_addr_67"/></StgValue>
</operation>

<operation id="2520" st_id="565" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
meminst17.62:6  %mC_load_62 = load float* %mC_addr_67, align 4

]]></Node>
<StgValue><ssdm name="mC_load_62"/></StgValue>
</operation>

<operation id="2521" st_id="565" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.62:10  %icmp_ln49_62 = icmp eq i6 %empty_205, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_62"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="2522" st_id="566" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
meminst17.62:6  %mC_load_62 = load float* %mC_addr_67, align 4

]]></Node>
<StgValue><ssdm name="mC_load_62"/></StgValue>
</operation>

<operation id="2523" st_id="566" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
meminst17.62:7  %p_req166 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="p_req166"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="2524" st_id="567" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0" op_121_bw="1" op_122_bw="0" op_123_bw="1" op_124_bw="0" op_125_bw="1" op_126_bw="0" op_127_bw="1" op_128_bw="0">
<![CDATA[
meminst17.62:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_63, float %mC_load_62, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="2525" st_id="568" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1">
<![CDATA[
meminst17.62:9  %p_resp167 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_63)

]]></Node>
<StgValue><ssdm name="p_resp167"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="2526" st_id="569" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1">
<![CDATA[
meminst17.62:9  %p_resp167 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_63)

]]></Node>
<StgValue><ssdm name="p_resp167"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="2527" st_id="570" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1">
<![CDATA[
meminst17.62:9  %p_resp167 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_63)

]]></Node>
<StgValue><ssdm name="p_resp167"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="2528" st_id="571" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1">
<![CDATA[
meminst17.62:9  %p_resp167 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_63)

]]></Node>
<StgValue><ssdm name="p_resp167"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="2529" st_id="572" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1">
<![CDATA[
meminst17.62:9  %p_resp167 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_63)

]]></Node>
<StgValue><ssdm name="p_resp167"/></StgValue>
</operation>

<operation id="2530" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.62:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2531" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.62:12  %empty_206 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="2532" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.62:13  br i1 %icmp_ln49_62, label %hls_label_062, label %meminst17.62

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2533" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_062:0  %empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_71) nounwind

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="2534" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_062:1  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2535" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
hls_label_062:2  br label %meminst17.63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="2536" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
meminst17.63:0  %empty_208 = phi i6 [ 0, %hls_label_062 ], [ %add_ln49_63, %meminst17.63 ]

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="2537" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.63:1  %add_ln49_63 = add i6 %empty_208, 1

]]></Node>
<StgValue><ssdm name="add_ln49_63"/></StgValue>
</operation>

<operation id="2538" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
meminst17.63:2  %tmp_187 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 63, i6 %empty_208)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2539" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst17.63:3  %add_ln49_126 = add i64 %empty, %tmp_187

]]></Node>
<StgValue><ssdm name="add_ln49_126"/></StgValue>
</operation>

<operation id="2540" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst17.63:4  %OUTPUT_addr_64 = getelementptr float* %OUTPUT_r, i64 %add_ln49_126

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_64"/></StgValue>
</operation>

<operation id="2541" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17.63:5  %mC_addr_68 = getelementptr [4096 x float]* %mC, i64 0, i64 %tmp_187

]]></Node>
<StgValue><ssdm name="mC_addr_68"/></StgValue>
</operation>

<operation id="2542" st_id="573" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="12">
<![CDATA[
meminst17.63:6  %mC_load_63 = load float* %mC_addr_68, align 4

]]></Node>
<StgValue><ssdm name="mC_load_63"/></StgValue>
</operation>

<operation id="2543" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst17.63:10  %icmp_ln49_63 = icmp eq i6 %empty_208, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_63"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="2544" st_id="574" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="12">
<![CDATA[
meminst17.63:6  %mC_load_63 = load float* %mC_addr_68, align 4

]]></Node>
<StgValue><ssdm name="mC_load_63"/></StgValue>
</operation>

<operation id="2545" st_id="574" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
meminst17.63:7  %p_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="p_req"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="2546" st_id="575" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="1" op_8_bw="0" op_9_bw="1" op_10_bw="0" op_11_bw="1" op_12_bw="0" op_13_bw="1" op_14_bw="0" op_15_bw="1" op_16_bw="0" op_17_bw="1" op_18_bw="0" op_19_bw="1" op_20_bw="0" op_21_bw="1" op_22_bw="0" op_23_bw="1" op_24_bw="0" op_25_bw="1" op_26_bw="0" op_27_bw="1" op_28_bw="0" op_29_bw="1" op_30_bw="0" op_31_bw="1" op_32_bw="0" op_33_bw="1" op_34_bw="0" op_35_bw="1" op_36_bw="0" op_37_bw="1" op_38_bw="0" op_39_bw="1" op_40_bw="0" op_41_bw="1" op_42_bw="0" op_43_bw="1" op_44_bw="0" op_45_bw="1" op_46_bw="0" op_47_bw="1" op_48_bw="0" op_49_bw="1" op_50_bw="0" op_51_bw="1" op_52_bw="0" op_53_bw="1" op_54_bw="0" op_55_bw="1" op_56_bw="0" op_57_bw="1" op_58_bw="0" op_59_bw="1" op_60_bw="0" op_61_bw="1" op_62_bw="0" op_63_bw="1" op_64_bw="0" op_65_bw="1" op_66_bw="0" op_67_bw="1" op_68_bw="0" op_69_bw="1" op_70_bw="0" op_71_bw="1" op_72_bw="0" op_73_bw="1" op_74_bw="0" op_75_bw="1" op_76_bw="0" op_77_bw="1" op_78_bw="0" op_79_bw="1" op_80_bw="0" op_81_bw="1" op_82_bw="0" op_83_bw="1" op_84_bw="0" op_85_bw="1" op_86_bw="0" op_87_bw="1" op_88_bw="0" op_89_bw="1" op_90_bw="0" op_91_bw="1" op_92_bw="0" op_93_bw="1" op_94_bw="0" op_95_bw="1" op_96_bw="0" op_97_bw="1" op_98_bw="0" op_99_bw="1" op_100_bw="0" op_101_bw="1" op_102_bw="0" op_103_bw="1" op_104_bw="0" op_105_bw="1" op_106_bw="0" op_107_bw="1" op_108_bw="0" op_109_bw="1" op_110_bw="0" op_111_bw="1" op_112_bw="0" op_113_bw="1" op_114_bw="0" op_115_bw="1" op_116_bw="0" op_117_bw="1" op_118_bw="0" op_119_bw="1" op_120_bw="0" op_121_bw="1" op_122_bw="0" op_123_bw="1" op_124_bw="0" op_125_bw="1" op_126_bw="0" op_127_bw="1" op_128_bw="0" op_129_bw="1" op_130_bw="0">
<![CDATA[
meminst17.63:8  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_64, float %mC_load_63, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="2547" st_id="576" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1" op_127_bw="0" op_128_bw="1">
<![CDATA[
meminst17.63:9  %p_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_64)

]]></Node>
<StgValue><ssdm name="p_resp"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="2548" st_id="577" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1" op_127_bw="0" op_128_bw="1">
<![CDATA[
meminst17.63:9  %p_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_64)

]]></Node>
<StgValue><ssdm name="p_resp"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="2549" st_id="578" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1" op_127_bw="0" op_128_bw="1">
<![CDATA[
meminst17.63:9  %p_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_64)

]]></Node>
<StgValue><ssdm name="p_resp"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="2550" st_id="579" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1" op_127_bw="0" op_128_bw="1">
<![CDATA[
meminst17.63:9  %p_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_64)

]]></Node>
<StgValue><ssdm name="p_resp"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="2551" st_id="580" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0" op_118_bw="1" op_119_bw="0" op_120_bw="1" op_121_bw="0" op_122_bw="1" op_123_bw="0" op_124_bw="1" op_125_bw="0" op_126_bw="1" op_127_bw="0" op_128_bw="1">
<![CDATA[
meminst17.63:9  %p_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_64)

]]></Node>
<StgValue><ssdm name="p_resp"/></StgValue>
</operation>

<operation id="2552" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst17.63:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2553" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17.63:12  %empty_209 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="2554" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17.63:13  br i1 %icmp_ln49_63, label %hls_label_0_end, label %meminst17.63

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="2555" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_72) nounwind

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="2556" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0">
<![CDATA[
hls_label_0_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
