v {xschem version=3.0.0 file_version=1.2 }
G {}
K {type=subcircuit
format="@name @pinlist @symname"
template="name=x1"
}
V {}
S {}
E {}
L 4 5390 -4030 5410 -4030 {}
L 4 5390 -3990 5410 -3990 {}
L 4 5390 -3950 5410 -3950 {}
L 4 5390 -3910 5410 -3910 {}
L 4 5390 -3870 5410 -3870 {}
L 4 5740 -4030 5760 -4030 {}
L 4 5390 -3830 5410 -3830 {}
L 4 5390 -3790 5410 -3790 {}
L 4 5390 -3750 5410 -3750 {}
L 4 5740 -3990 5760 -3990 {}
L 4 5390 -3710 5410 -3710 {}
L 4 5740 -3950 5760 -3950 {}
L 4 5390 -3670 5410 -3670 {}
L 4 5740 -3910 5760 -3910 {}
L 4 5390 -3630 5410 -3630 {}
L 4 5740 -3870 5760 -3870 {}
L 4 5390 -3590 5410 -3590 {}
L 4 5740 -3830 5760 -3830 {}
L 4 5390 -3550 5410 -3550 {}
L 4 5740 -3790 5760 -3790 {}
L 4 5390 -3510 5410 -3510 {}
L 4 5740 -3750 5760 -3750 {}
L 4 5390 -3470 5410 -3470 {}
L 4 5740 -3710 5760 -3710 {}
L 4 5390 -3430 5410 -3430 {}
L 4 5390 -3390 5410 -3390 {}
L 4 5740 -3670 5760 -3670 {}
L 4 5740 -3630 5760 -3630 {}
L 4 5740 -3590 5760 -3590 {}
L 4 5740 -3550 5760 -3550 {}
L 4 5740 -3510 5760 -3510 {}
L 4 5740 -3470 5760 -3470 {}
L 4 5740 -3430 5760 -3430 {}
L 4 5740 -3390 5760 -3390 {}
L 4 5410 -4060 5410 -3370 {}
L 4 5410 -4060 5740 -4060 {}
L 4 5410 -3370 5740 -3370 {}
L 4 5740 -4060 5740 -3370 {}
L 7 5560 -4080 5560 -4060 {}
L 7 5570 -3370 5570 -3350 {}
B 5 5557.5 -4082.5 5562.5 -4077.5 {name=VDD dir=inout }
B 5 5567.5 -3352.5 5572.5 -3347.5 {name=VSS dir=inout }
B 5 5387.5 -4032.5 5392.5 -4027.5 {name=WWL[0:15] dir=in }
B 5 5387.5 -3992.5 5392.5 -3987.5 {name=WWLD[0:7] dir=in }
B 5 5387.5 -3952.5 5392.5 -3947.5 {name=RWL[0:15] dir=in }
B 5 5387.5 -3912.5 5392.5 -3907.5 {name=RWLB[0:15] dir=in }
B 5 5387.5 -3872.5 5392.5 -3867.5 {name=Din[0:15] dir=in }
B 5 5757.5 -4032.5 5762.5 -4027.5 {name=SA_OUT[0:15] dir=out }
B 5 5387.5 -3832.5 5392.5 -3827.5 {name=WE dir=in }
B 5 5387.5 -3792.5 5392.5 -3787.5 {name=PRE_SRAM dir=in }
B 5 5387.5 -3752.5 5392.5 -3747.5 {name=PRE_VLSA dir=in }
B 5 5757.5 -3992.5 5762.5 -3987.5 {name=ADC0_OUT[0:3] dir=out }
B 5 5387.5 -3712.5 5392.5 -3707.5 {name=PRE_CLSA dir=in }
B 5 5757.5 -3952.5 5762.5 -3947.5 {name=ADC1_OUT[0:3] dir=out }
B 5 5387.5 -3672.5 5392.5 -3667.5 {name=PRE_A dir=in }
B 5 5757.5 -3912.5 5762.5 -3907.5 {name=ADC2_OUT[0:3] dir=out }
B 5 5387.5 -3632.5 5392.5 -3627.5 {name=SAEN dir=in }
B 5 5757.5 -3872.5 5762.5 -3867.5 {name=ADC3_OUT[0:3] dir=out }
B 5 5387.5 -3592.5 5392.5 -3587.5 {name=VCLP dir=in }
B 5 5757.5 -3832.5 5762.5 -3827.5 {name=ADC4_OUT[0:3] dir=out }
B 5 5387.5 -3552.5 5392.5 -3547.5 {name=EN dir=in }
B 5 5757.5 -3792.5 5762.5 -3787.5 {name=ADC5_OUT[0:3] dir=out }
B 5 5387.5 -3512.5 5392.5 -3507.5 {name=Iref0 dir=in }
B 5 5757.5 -3752.5 5762.5 -3747.5 {name=ADC6_OUT[0:3] dir=out }
B 5 5387.5 -3472.5 5392.5 -3467.5 {name=Iref1 dir=in }
B 5 5757.5 -3712.5 5762.5 -3707.5 {name=ADC7_OUT[0:3] dir=out }
B 5 5387.5 -3432.5 5392.5 -3427.5 {name=Iref2 dir=in }
B 5 5387.5 -3392.5 5392.5 -3387.5 {name=Iref3 dir=in }
B 5 5757.5 -3672.5 5762.5 -3667.5 {name=ADC8_OUT[0:3] dir=out }
B 5 5757.5 -3632.5 5762.5 -3627.5 {name=ADC9_OUT[0:3] dir=out }
B 5 5757.5 -3592.5 5762.5 -3587.5 {name=ADC10_OUT[0:3] dir=out }
B 5 5757.5 -3552.5 5762.5 -3547.5 {name=ADC11_OUT[0:3] dir=out }
B 5 5757.5 -3512.5 5762.5 -3507.5 {name=ADC12_OUT[0:3] dir=out }
B 5 5757.5 -3472.5 5762.5 -3467.5 {name=ADC13_OUT[0:3] dir=out }
B 5 5757.5 -3432.5 5762.5 -3427.5 {name=ADC14_OUT[0:3] dir=out }
B 5 5757.5 -3392.5 5762.5 -3387.5 {name=ADC15_OUT[0:3] dir=out }
T {@symname} 5510 -3756 0 0 0.3 0.3 {}
T {@name} 5685 -4082 0 0 0.2 0.2 {}
T {VDD} 5576 -4055 0 1 0.2 0.2 {}
T {VSS} 5564 -3375 2 1 0.2 0.2 {}
T {WWL[0:15]} 5415 -4034 0 0 0.2 0.2 {}
T {WWLD[0:7]} 5415 -3994 0 0 0.2 0.2 {}
T {RWL[0:15]} 5415 -3954 0 0 0.2 0.2 {}
T {RWLB[0:15]} 5415 -3914 0 0 0.2 0.2 {}
T {Din[0:15]} 5415 -3874 0 0 0.2 0.2 {}
T {SA_OUT[0:15]} 5735 -4034 0 1 0.2 0.2 {}
T {WE} 5415 -3834 0 0 0.2 0.2 {}
T {PRE_SRAM} 5415 -3794 0 0 0.2 0.2 {}
T {PRE_VLSA} 5415 -3754 0 0 0.2 0.2 {}
T {ADC0_OUT[0:3]} 5735 -3994 0 1 0.2 0.2 {}
T {PRE_CLSA} 5415 -3714 0 0 0.2 0.2 {}
T {ADC1_OUT[0:3]} 5735 -3954 0 1 0.2 0.2 {}
T {PRE_A} 5415 -3674 0 0 0.2 0.2 {}
T {ADC2_OUT[0:3]} 5735 -3914 0 1 0.2 0.2 {}
T {SAEN} 5415 -3634 0 0 0.2 0.2 {}
T {ADC3_OUT[0:3]} 5735 -3874 0 1 0.2 0.2 {}
T {VCLP} 5415 -3594 0 0 0.2 0.2 {}
T {ADC4_OUT[0:3]} 5735 -3834 0 1 0.2 0.2 {}
T {EN} 5415 -3554 0 0 0.2 0.2 {}
T {ADC5_OUT[0:3]} 5735 -3794 0 1 0.2 0.2 {}
T {Iref0} 5415 -3514 0 0 0.2 0.2 {}
T {ADC6_OUT[0:3]} 5735 -3754 0 1 0.2 0.2 {}
T {Iref1} 5415 -3474 0 0 0.2 0.2 {}
T {ADC7_OUT[0:3]} 5735 -3714 0 1 0.2 0.2 {}
T {Iref2} 5415 -3434 0 0 0.2 0.2 {}
T {Iref3} 5415 -3394 0 0 0.2 0.2 {}
T {ADC8_OUT[0:3]} 5735 -3674 0 1 0.2 0.2 {}
T {ADC9_OUT[0:3]} 5735 -3634 0 1 0.2 0.2 {}
T {ADC10_OUT[0:3]} 5735 -3594 0 1 0.2 0.2 {}
T {ADC11_OUT[0:3]} 5735 -3554 0 1 0.2 0.2 {}
T {ADC12_OUT[0:3]} 5735 -3514 0 1 0.2 0.2 {}
T {ADC13_OUT[0:3]} 5735 -3474 0 1 0.2 0.2 {}
T {ADC14_OUT[0:3]} 5735 -3434 0 1 0.2 0.2 {}
T {ADC15_OUT[0:3]} 5735 -3394 0 1 0.2 0.2 {}
