{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [3:0] q\n);\n\n    // Internal register to hold the counter value\n    logic [3:0] count;\n\n    // Sequential logic for counter with synchronous reset\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            count <= 4'b0000; // Reset counter to 0\n        end else begin\n            if (count == 4'b1111) begin\n                count <= 4'b0000; // Wrap around from 15 to 0\n            end else begin\n                count <= count + 1; // Increment counter\n            end\n        end\n    end\n\n    // Assign the internal count to the output\n    assign q = count;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}