# rtl-bites
Inspired from https://github.com/raulbehl/100DaysOfRTL/tree/main

Course Content:
Day 1: Introduction to RTL Design
Day 2: Introduction to Digital Logic
Day 3: Combinational Logic Design
Day 4: Introduction to Verilog/VHDL
Day 5: Combinational Circuits - Multiplexers, Decoders, and Encoders
Day 6: Sequential Logic Design - Flip-Flops and Latches
Day 7: Designing State Machines
Day 8: Timing Analysis and Constraints
Day 9: Synchronous Design - Clock Domain Crossing
Day 10: Synchronous Design - Finite State Machines
Day 11: Asynchronous Design - Hazards and Metastability
Day 12: Arithmetic Circuits - Adders and Subtractors
Day 13: Arithmetic Circuits - Multipliers and Dividers
Day 14: Memory Elements - Registers and Memories
Day 15: Memory Elements - RAM and ROM
Day 16: RTL ALU (Arithmetic Logic Unit)
Day 17: RTL Floating-Point Arithmetic
Day 18: RTL Shifters and Rotators
Day 19: RTL Datapath Design
Day 20: RTL Control Unit Design
Day 21: RTL Microarchitecture
Day 22: RTL Pipeline Design
Day 23: RTL Hazard Detection and Forwarding
Day 24: RTL Cache Design
Day 25: RTL Finite State Machine Optimization Techniques
Day 26: RTL Testing Methodologies
Day 27: RTL Testbench Development
Day 28: RTL Simulation and Debugging
Day 29: RTL Formal Verification
Day 30: RTL Clock Domain Crossing Verification
Day 31: RTL Low-Power Design Techniques
Day 32: RTL Verification with Assertions
Day 33: RTL Hardware Description Languages - SystemVerilog
Day 34: RTL Hardware Description Languages - VHDL
Day 35: RTL FPGA Design Techniques
Day 36: RTL ASIC Design Flow
Day 37: RTL Synthesis and Optimization
Day 38: RTL Design for Testability
Day 39: RTL Design for Manufacturability
Day 40: RTL Design for Security
Day 41: RTL Design for Safety-Critical Applications
Day 42: RTL Design for High-Performance Computing
Day 43: RTL Design for Machine Learning Accelerators
Day 44: RTL Design for IoT Applications
Day 45: RTL Design for Automotive Applications
Day 46: RTL Design for Wireless Communication Systems
Day 47: RTL Design for Video and Image Processing
Day 48: RTL Design for Audio Processing
Day 49: RTL Design for Cryptographic Systems
Day 50: RTL Design for Network-on-Chip (NoC) Architectures
Day 51: Introduction to UVM (Universal Verification Methodology)
Day 52: UVM Testbench Architecture
Day 53: UVM Components - Drivers and Monitors
Day 54: UVM Components - Sequencers and Scoreboards
Day 55: UVM Transactions and Configuration
Day 56: UVM Phases and Events
Day 57: UVM Register Abstraction and Testing
Day 58: UVM Coverage and Analysis
Day 59: UVM Assertions and Functional Coverage
Day 60: UVM Virtual Sequences and Sequences Libraries
Day 61: UVM Verification Planning and Methodologies
Day 62: UVM Advanced Topics - Sequences and Scoreboards
Day 63: UVM Advanced Topics - Configuration and Messaging
Day 64: UVM Advanced Topics - Advanced Techniques and Tips
Day 65: Introduction to Formal Verification
Day 66: Formal Verification Methodologies
Day 67: Formal Property Specification
Day 68: Formal Proof Techniques
Day 69: Formal Equivalence Checking
Day 70: Formal Bug Hunting and Debugging
Day 71: Formal Verification for RTL Design
Day 72: Introduction to Advanced RTL Design Topics
Day 73: Advanced RTL Design - High-Frequency Design Techniques
Day 74: Advanced RTL Design - Low-Power Design Techniques
Day 75: Advanced RTL Design - Clock Domain Crossing Techniques
Day 76: Advanced RTL Design - Timing Closure and Optimization
Day 77: Advanced RTL Design - Circuit Reliability and Resilience
Day 78: Advanced RTL Design - Design for Manufacturability (DFM)
Day 79: Advanced RTL Design - Design for Testability (DFT)
Day 80: Advanced RTL Design - Design for Security
Day 81: Advanced RTL Design - Design for Safety-Critical Applications
Day 82: Advanced RTL Design - Design for Automotive Applications
Day 83: Advanced RTL Design - Design for IoT Applications
Day 84: Advanced RTL Design - Design for AI and Machine Learning Accelerators
Day 85: Advanced RTL Design - Design for Custom Processors
Day 86: Advanced RTL Design - Design for RISC-V Processors
Day 87: Advanced RTL Design - Design for ARM Processors
Day 88: Advanced RTL Design - Design for DSP (Digital Signal Processing)
Day 89: Advanced RTL Design - Design for Mixed-Signal Systems
Day 90: Advanced RTL Design - Design for Network-on-Chip (NoC) Architectures
Day 91: Advanced RTL Design - Design for FPGA and ASIC Implementation
Day 92: Advanced RTL Design - Design for Low-Power Applications
Day 93: Advanced RTL Design - Design for High-Performance Computing
Day 94: Advanced RTL Design - Design for Emerging Technologies
Day 95: Introduction to Digital System Design
Day 96: Digital System Design Methodologies
Day 97: Digital System Design Tools and Flows
Day 98: Final Project - Complex RTL Design and Verification
Day 99: Final Project - Implementation and Validation
Day 100: Final Project - Presentation and Evaluation
