--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml example_top.twx example_top.ncd -o example_top.twr
example_top.pcf -ucf example_top.ucf

Design file:              example_top.ncd
Physical constraint file: example_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.698ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X41Y91.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y86.C1      net (fanout=3)        3.684   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X41Y86.C       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y91.CE      net (fanout=2)        0.787   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y91.CLK     Tceck                 0.408   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.663ns (1.192ns logic, 4.471ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X41Y91.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y86.C1      net (fanout=3)        3.684   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X41Y86.C       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y91.CE      net (fanout=2)        0.787   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y91.CLK     Tceck                 0.390   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (1.174ns logic, 4.471ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X41Y91.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y86.C1      net (fanout=3)        3.684   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X41Y86.C       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y91.CE      net (fanout=2)        0.787   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y91.CLK     Tceck                 0.382   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.166ns logic, 4.471ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X47Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y98.A3      net (fanout=3)        1.252   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X46Y98.A       Tilo                  0.142   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y99.SR      net (fanout=2)        0.186   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y99.CLK     Tcksr       (-Th)     0.139   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.237ns logic, 1.438ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X47Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y98.A3      net (fanout=3)        1.252   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X46Y98.A       Tilo                  0.142   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y99.SR      net (fanout=2)        0.186   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y99.CLK     Tcksr       (-Th)     0.138   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.238ns logic, 1.438ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X47Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y98.A3      net (fanout=3)        1.252   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X46Y98.A       Tilo                  0.142   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y99.SR      net (fanout=2)        0.186   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y99.CLK     Tcksr       (-Th)     0.132   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.244ns logic, 1.438ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.056ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y118.A6     net (fanout=3)        0.157   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X56Y118.CLK    Tas                   0.339   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.864ns logic, 0.157ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y118.AQ     Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y118.A6     net (fanout=3)        0.028   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X56Y118.CLK    Tah         (-Th)    -0.197   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.431ns logic, 0.028ns route)
                                                       (93.9% logic, 6.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 251 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X52Y85.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.799ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.764ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X37Y82.B3      net (fanout=7)        2.048   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X37Y82.B       Tilo                  0.259   gen_dbg_enable.my_vio_c3/U0/I_VIO/UPDATE<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X49Y84.A6      net (fanout=2)        0.991   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.201   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (1.408ns logic, 4.356ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.567ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y91.D2      net (fanout=4)        0.763   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y91.DMUX    Tilo                  0.298   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y84.A5      net (fanout=9)        2.005   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.201   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.447ns logic, 4.085ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.534ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X49Y84.A1      net (fanout=13)       1.508   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.201   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (1.454ns logic, 4.045ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X52Y85.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.777ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.742ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X37Y82.B3      net (fanout=7)        2.048   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X37Y82.B       Tilo                  0.259   gen_dbg_enable.my_vio_c3/U0/I_VIO/UPDATE<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X49Y84.A6      net (fanout=2)        0.991   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.386ns logic, 4.356ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.545ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.510ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y91.D2      net (fanout=4)        0.763   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y91.DMUX    Tilo                  0.298   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y84.A5      net (fanout=9)        2.005   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (1.425ns logic, 4.085ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.512ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.477ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X49Y84.A1      net (fanout=13)       1.508   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X49Y84.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X49Y84.B5      net (fanout=3)        0.447   c3_control0<5>
    SLICE_X49Y84.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X52Y85.SR      net (fanout=3)        0.870   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X52Y85.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (1.432ns logic, 4.045ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X35Y81.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.543ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y91.C4      net (fanout=13)       1.195   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y91.C       Tilo                  0.235   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X35Y81.SR      net (fanout=3)        1.799   c3_control0<20>
    SLICE_X35Y81.CLK     Trck                  0.324   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.508ns (1.294ns logic, 4.214ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.328ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.AQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X42Y86.D3      net (fanout=7)        0.793   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X42Y86.D       Tilo                  0.235   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<0>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X40Y91.C3      net (fanout=4)        1.477   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X40Y91.C       Tilo                  0.235   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X35Y81.SR      net (fanout=3)        1.799   c3_control0<20>
    SLICE_X35Y81.CLK     Trck                  0.324   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (1.224ns logic, 4.069ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.249ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.214ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.BQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X42Y86.D4      net (fanout=7)        0.714   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X42Y86.D       Tilo                  0.235   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<0>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X40Y91.C3      net (fanout=4)        1.477   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X40Y91.C       Tilo                  0.235   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X35Y81.SR      net (fanout=3)        1.799   c3_control0<20>
    SLICE_X35Y81.CLK     Trck                  0.324   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.224ns logic, 3.990ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X39Y74.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.584ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.CQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X39Y74.C4      net (fanout=2)        0.206   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X39Y74.CLK     Tah         (-Th)    -0.215   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.413ns logic, 0.206ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X39Y74.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.600ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.BQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X39Y74.B4      net (fanout=2)        0.222   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X39Y74.CLK     Tah         (-Th)    -0.215   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.413ns logic, 0.222ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (SLICE_X47Y83.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.573ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y84.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X47Y83.SR      net (fanout=1)        0.262   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X47Y83.CLK     Tremck      (-Th)    -0.146   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.346ns logic, 0.262ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 150 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.A2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.675ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.640ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.AQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X43Y80.D2      net (fanout=1)        1.219   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X43Y80.D       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y80.A3      net (fanout=1)        0.359   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X43Y80.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_SW0
    SLICE_X43Y80.B4      net (fanout=1)        0.557   gen_dbg_enable.my_ila_c3/N38
    SLICE_X43Y80.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X46Y83.A2      net (fanout=1)        0.949   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X46Y83.CLK     Tas                   0.349   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (1.556ns logic, 3.084ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.377ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.342ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y79.AQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X43Y80.C1      net (fanout=1)        0.738   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X43Y80.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y80.A2      net (fanout=1)        0.542   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y80.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_SW0
    SLICE_X43Y80.B4      net (fanout=1)        0.557   gen_dbg_enable.my_ila_c3/N38
    SLICE_X43Y80.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X46Y83.A2      net (fanout=1)        0.949   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X46Y83.CLK     Tas                   0.349   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.556ns logic, 2.786ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.356ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.321ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y79.CQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X43Y80.C2      net (fanout=1)        0.717   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X43Y80.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y80.A2      net (fanout=1)        0.542   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X43Y80.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_SW0
    SLICE_X43Y80.B4      net (fanout=1)        0.557   gen_dbg_enable.my_ila_c3/N38
    SLICE_X43Y80.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X46Y83.A2      net (fanout=1)        0.949   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X46Y83.CLK     Tas                   0.349   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.556ns logic, 2.765ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X38Y77.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.722ns (data path)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.DQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X38Y77.C2      net (fanout=21)       2.197   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.525ns logic, 2.197ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X38Y77.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.629ns (data path)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      2.629ns (Levels of Logic = 0)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.DQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X38Y77.B2      net (fanout=21)       2.104   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.525ns logic, 2.104ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3337 paths analyzed, 594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.837ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (SLICE_X39Y91.C6), 467 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.802ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.AQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X18Y48.A3      net (fanout=66)       5.095   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X18Y48.A       Tilo                  0.254   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
    SLICE_X19Y49.A3      net (fanout=1)        0.543   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
    SLICE_X19Y49.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B2      net (fanout=1)        2.429   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B       Tilo                  0.254   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.D1      net (fanout=1)        0.598   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.CMUX    Topdc                 0.456   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X39Y91.D1      net (fanout=1)        2.614   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y91.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X39Y91.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X39Y91.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.802ns (2.380ns logic, 11.422ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.545ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.BQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X19Y49.D3      net (fanout=66)       4.873   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X19Y49.D       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
    SLICE_X19Y49.A4      net (fanout=1)        0.503   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
    SLICE_X19Y49.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B2      net (fanout=1)        2.429   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B       Tilo                  0.254   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.D1      net (fanout=1)        0.598   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.CMUX    Topdc                 0.456   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X39Y91.D1      net (fanout=1)        2.614   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y91.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X39Y91.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X39Y91.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.545ns (2.385ns logic, 11.160ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.511ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.BQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X18Y48.A4      net (fanout=66)       4.804   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X18Y48.A       Tilo                  0.254   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
    SLICE_X19Y49.A3      net (fanout=1)        0.543   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_181
    SLICE_X19Y49.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_182
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B2      net (fanout=1)        2.429   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_131
    SLICE_X38Y64.B       Tilo                  0.254   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.D1      net (fanout=1)        0.598   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_8
    SLICE_X38Y64.CMUX    Topdc                 0.456   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X39Y91.D1      net (fanout=1)        2.614   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y91.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X39Y91.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X39Y91.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (2.380ns logic, 11.131ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y24.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.576ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y86.B4      net (fanout=13)       1.421   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y86.B       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y24.ENA     net (fanout=22)       5.721   c3_control0<6>
    RAMB16_X1Y24.CLKA    Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (1.214ns logic, 8.362ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.BQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X41Y86.D2      net (fanout=7)        1.206   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X41Y86.DMUX    Tilo                  0.337   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X41Y86.B3      net (fanout=2)        0.566   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X41Y86.B       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y24.ENA     net (fanout=22)       5.721   c3_control0<6>
    RAMB16_X1Y24.CLKA    Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (1.246ns logic, 7.493ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y91.D2      net (fanout=4)        0.763   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y91.DMUX    Tilo                  0.298   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y86.B2      net (fanout=9)        1.027   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y86.B       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X1Y24.ENA     net (fanout=22)       5.721   c3_control0<6>
    RAMB16_X1Y24.CLKA    Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (1.207ns logic, 7.511ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (SLICE_X52Y64.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y68.A2      net (fanout=13)       3.026   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y68.A       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X52Y64.SR      net (fanout=7)        2.686   c3_control0<14>
    SLICE_X52Y64.CLK     Tsrck                 0.470   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (1.440ns logic, 6.932ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X36Y82.A3      net (fanout=7)        2.028   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X36Y82.A       Tilo                  0.235   gen_dbg_enable.my_vio_c3/U0/I_VIO/OUTPUT_SHIFT<12>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X36Y68.A6      net (fanout=1)        1.286   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X36Y68.A       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X52Y64.SR      net (fanout=7)        2.686   c3_control0<14>
    SLICE_X52Y64.CLK     Tsrck                 0.470   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (1.370ns logic, 6.000ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.AMUX    Tshcko                0.518   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X41Y86.A2      net (fanout=3)        0.554   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X41Y86.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X36Y68.A3      net (fanout=12)       2.616   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X36Y68.A       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X52Y64.SR      net (fanout=7)        2.686   c3_control0<14>
    SLICE_X52Y64.CLK     Tsrck                 0.470   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (1.482ns logic, 5.856ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X36Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.CQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X36Y73.DX      net (fanout=1)        0.137   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X36Y73.CLK     Tckdi       (-Th)    -0.048   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X37Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.CQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X37Y74.DX      net (fanout=2)        0.149   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X37Y74.CLK     Tckdi       (-Th)    -0.059   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X49Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y84.AQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X49Y84.BX      net (fanout=2)        0.149   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X49Y84.CLK     Tckdi       (-Th)    -0.059   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP     
    "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 12.5 PHASE 0.8 ns      
   HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 12.5 PHASE 0.8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP       
  "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD 
TIMEGRP         "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 
1.5625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25325 paths analyzed, 1632 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.634ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X11Y87.CE), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.466ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.284 - 0.309)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y91.CQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.A5      net (fanout=12)       1.932   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.408   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.163ns logic, 7.303ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.093ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.DQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.A1      net (fanout=8)        1.559   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.408   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.093ns (2.163ns logic, 6.930ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.DQ      Tcko                  0.476   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D2       net (fanout=5)        2.364   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X5Y81.B1       net (fanout=4)        0.982   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.408   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (1.896ns logic, 6.959ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (SLICE_X11Y87.CE), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.448ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.284 - 0.309)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y91.CQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.A5      net (fanout=12)       1.932   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.390   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      9.448ns (2.145ns logic, 7.303ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.DQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.A1      net (fanout=8)        1.559   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.390   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      9.075ns (2.145ns logic, 6.930ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.DQ      Tcko                  0.476   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D2       net (fanout=5)        2.364   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X5Y81.B1       net (fanout=4)        0.982   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.390   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.878ns logic, 6.959ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (SLICE_X11Y87.CE), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.423ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.284 - 0.309)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y91.CQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.A5      net (fanout=12)       1.932   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.365   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (2.120ns logic, 7.303ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.050ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.DQ       Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.A1      net (fanout=8)        1.559   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X13Y87.AMUX    Tilo                  0.337   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A1       net (fanout=1)        1.078   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X4Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>13
    SLICE_X5Y81.B5       net (fanout=2)        0.680   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.365   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (2.120ns logic, 6.930ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.DQ      Tcko                  0.476   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D2       net (fanout=5)        2.364   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X5Y86.D        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X5Y81.B1       net (fanout=4)        0.982   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X5Y81.B        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X8Y86.A2       net (fanout=6)        1.309   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X8Y86.A        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/MCB_SYSRST
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039<2>1
    SLICE_X5Y88.C1       net (fanout=6)        1.351   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1039
    SLICE_X5Y88.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1240_inv3
    SLICE_X11Y87.CE      net (fanout=2)        0.953   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
    SLICE_X11Y87.CLK     Tceck                 0.365   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      8.812ns (1.853ns logic, 6.959ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3 (SLICE_X10Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y84.AQ       Tcko                  0.198   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y84.CE      net (fanout=21)       0.182   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y84.CLK     Tckce       (-Th)     0.104   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.094ns logic, 0.182ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2 (SLICE_X10Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y84.AQ       Tcko                  0.198   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y84.CE      net (fanout=21)       0.182   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X10Y84.CLK     Tckce       (-Th)     0.092   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<3>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.106ns logic, 0.182ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X5Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y82.CQ       Tcko                  0.198   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X5Y82.C5       net (fanout=3)        0.065   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X5Y82.CLK      Tah         (-Th)    -0.155   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<4>11
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X10Y85.CLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP   
      "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20164 paths analyzed, 4505 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.519ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4EN), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      11.376ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y63.A2       net (fanout=3)        2.481   c3_p0_rd_empty
    SLICE_X0Y63.A        Tilo                  0.235   c3_cmp_data_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0
    SLICE_X7Y68.A3       net (fanout=7)        1.754   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i
    SLICE_X7Y68.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X6Y54.B2       net (fanout=5)        1.530   c3_p0_rd_en
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.989   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.376ns (3.622ns logic, 7.754ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      7.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X6Y54.B5       net (fanout=3)        1.924   c3_p0_rd_empty
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.989   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (3.128ns logic, 3.913ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.606 - 0.675)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y63.DQ       Tcko                  0.430   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid
    SLICE_X7Y68.A1       net (fanout=3)        1.579   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
    SLICE_X7Y68.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X6Y54.B2       net (fanout=5)        1.530   c3_p0_rd_en
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.989   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (1.547ns logic, 5.098ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy (SLICE_X6Y69.AX), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.723 - 0.731)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y52.A6       net (fanout=3)        1.873   c3_p0_wr_full
    SLICE_X7Y52.A        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0
    SLICE_X10Y54.B5      net (fanout=8)        0.941   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o
    SLICE_X10Y54.B       Tilo                  0.254   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/wr_rdy
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_rdy_o1
    SLICE_X6Y58.B4       net (fanout=8)        1.071   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/wr_rdy
    SLICE_X6Y58.BMUX     Tilo                  0.326   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r<25>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wdp_valid1
    SLICE_X11Y64.A6      net (fanout=2)        1.247   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wdp_valid1
    SLICE_X11Y64.A       Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/push_cmd_r
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd14
    SLICE_X7Y69.D3       net (fanout=8)        1.155   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd
    SLICE_X7Y69.D        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.AX       net (fanout=1)        0.886   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.CLK      Tdick                 0.085   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    -------------------------------------------------  ---------------------------
    Total                                     10.925ns (3.752ns logic, 7.173ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.723 - 0.731)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y52.A6       net (fanout=3)        1.873   c3_p0_wr_full
    SLICE_X7Y52.A        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0
    SLICE_X7Y52.C5       net (fanout=8)        0.800   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o
    SLICE_X7Y52.C        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/last_word_o1
    SLICE_X6Y58.B2       net (fanout=8)        1.156   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
    SLICE_X6Y58.BMUX     Tilo                  0.326   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r<25>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wdp_valid1
    SLICE_X11Y64.A6      net (fanout=2)        1.247   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wdp_valid1
    SLICE_X11Y64.A       Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/push_cmd_r
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd14
    SLICE_X7Y69.D3       net (fanout=8)        1.155   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd
    SLICE_X7Y69.D        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.AX       net (fanout=1)        0.886   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.CLK      Tdick                 0.085   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    -------------------------------------------------  ---------------------------
    Total                                     10.874ns (3.757ns logic, 7.117ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.723 - 0.731)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y52.A6       net (fanout=3)        1.873   c3_p0_wr_full
    SLICE_X7Y52.A        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0
    SLICE_X7Y52.C5       net (fanout=8)        0.800   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o
    SLICE_X7Y52.C        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/last_word_o1
    SLICE_X7Y53.D5       net (fanout=8)        0.426   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
    SLICE_X7Y53.D        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/w1data<16>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd12
    SLICE_X11Y64.A3      net (fanout=1)        1.623   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd11
    SLICE_X11Y64.A       Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/push_cmd_r
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd14
    SLICE_X7Y69.D3       net (fanout=8)        1.155   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd
    SLICE_X7Y69.D        Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.AX       net (fanout=1)        0.886   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy_glue_rst
    SLICE_X6Y69.CLK      Tdick                 0.085   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy
    -------------------------------------------------  ---------------------------
    Total                                     10.453ns (3.690ns logic, 6.763ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2EN), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      10.930ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y63.A2       net (fanout=3)        2.481   c3_p0_rd_empty
    SLICE_X0Y63.A        Tilo                  0.235   c3_cmp_data_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0
    SLICE_X7Y68.A3       net (fanout=7)        1.754   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i
    SLICE_X7Y68.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X6Y54.B2       net (fanout=5)        1.530   c3_p0_rd_en
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P2EN        net (fanout=4)        1.543   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P2CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (3.622ns logic, 7.308ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X6Y54.B5       net (fanout=3)        1.924   c3_p0_rd_empty
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P2EN        net (fanout=4)        1.543   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P2CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (3.128ns logic, 3.467ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.297 - 0.317)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y63.DQ       Tcko                  0.430   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid
    SLICE_X7Y68.A1       net (fanout=3)        1.579   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
    SLICE_X7Y68.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X6Y54.B2       net (fanout=5)        1.530   c3_p0_rd_en
    SLICE_X6Y54.BMUX     Tilo                  0.326   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P2EN        net (fanout=4)        1.543   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P2CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (1.547ns logic, 4.652ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAMB16_X2Y38.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X2Y38.WEB0    net (fanout=58)       0.166   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
    RAMB16_X2Y38.CLKB    Trckc_WEB   (-Th)     0.053   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.147ns logic, 0.166ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAMB16_X2Y38.WEB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X2Y38.WEB1    net (fanout=58)       0.166   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
    RAMB16_X2Y38.CLKB    Trckc_WEB   (-Th)     0.053   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.147ns logic, 0.166ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAMB16_X2Y38.WEB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X2Y38.WEB2    net (fanout=58)       0.166   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_WR_EN
    RAMB16_X2Y38.CLKB    Trckc_WEB   (-Th)     0.053   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.147ns logic, 0.166ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y38.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.425ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.575ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.DQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y91.D2      net (fanout=4)        0.763   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y91.DMUX    Tilo                  0.298   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X45Y85.C1      net (fanout=9)        1.854   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X45Y85.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.821   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (0.987ns logic, 3.438ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.766ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.234ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y91.BQ      Tcko                  0.430   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y91.D1      net (fanout=4)        0.572   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y91.DMUX    Tilo                  0.298   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X45Y85.C1      net (fanout=9)        1.854   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X45Y85.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.821   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (0.987ns logic, 3.247ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.857ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AQ      Tcko                  0.476   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X45Y91.A3      net (fanout=1)        1.220   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X45Y91.A       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X45Y85.C3      net (fanout=13)       1.108   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X45Y85.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.821   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (0.994ns logic, 3.149ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_control0<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y84.DQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X45Y81.SR      net (fanout=11)       0.737   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
    SLICE_X45Y81.CLK     Trck                  0.280   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.710ns logic, 0.737ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO         TIMEGRP "TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_control0<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y84.DQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X45Y81.SR      net (fanout=11)       0.350   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
    SLICE_X45Y81.CLK     Tremck      (-Th)    -0.155   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.353ns logic, 0.350ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.445ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.445ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.CQ      Tcko                  0.198   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X43Y86.D5      net (fanout=7)        0.386   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X43Y86.D       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y85.C6      net (fanout=1)        0.145   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X45Y85.C       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.404   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.510ns logic, 0.935ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.468ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.468ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.BQ      Tcko                  0.198   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X43Y86.D4      net (fanout=7)        0.409   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X43Y86.D       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y85.C6      net (fanout=1)        0.145   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X45Y85.C       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.404   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.510ns logic, 0.958ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y81.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.554ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.554ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.AQ      Tcko                  0.198   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X43Y86.D3      net (fanout=7)        0.495   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X43Y86.D       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y85.C6      net (fanout=1)        0.145   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X45Y85.C       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y81.CLK     net (fanout=4)        0.404   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.510ns logic, 1.044ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|     13.837ns|      4.425ns|            0|            0|         3337|           12|
| TS_TO_gen_dbg_enablemy_ila_c3U|     30.000ns|      4.425ns|          N/A|            0|            0|           12|            0|
| 0I_YES_DU_ILAU_STATU_DIRTY_LDC|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     20.000ns|      5.000ns|     18.738ns|            0|            0|            0|        45489|
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_180                     |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_0                       |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_m|     12.800ns|      9.634ns|          N/A|            0|            0|        25325|            0|
| cb_drp_clk_bufg_in            |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|     12.800ns|     11.519ns|          N/A|            0|            0|        20164|            0|
| lk0_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock c3_sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c3_sys_clk     |   11.519|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 49258 paths, 0 nets, and 9552 connections

Design statistics:
   Minimum period:  13.837ns{1}   (Maximum frequency:  72.270MHz)
   Maximum path delay from/to any node:   5.698ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 24 16:16:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



