digraph "CFG for 'is_prime' function" {
	label="CFG for 'is_prime' function";

	Node0x11c3f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%1:\l  %2 = alloca i64, align 8\l  %3 = alloca i64, align 8\l  %4 = alloca i64, align 8\l  store i64 %0, i64* %2, align 8, !tbaa !954\l  call void @llvm.dbg.declare(metadata i64* %2, metadata !951, metadata\l... !DIExpression()), !dbg !958\l  %5 = bitcast i64* %3 to i8*, !dbg !959\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %5) #24, !dbg !959\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !952, metadata\l... !DIExpression()), !dbg !960\l  store i64 3, i64* %3, align 8, !dbg !960, !tbaa !954\l  %6 = bitcast i64* %4 to i8*, !dbg !961\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %6) #24, !dbg !961\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !953, metadata\l... !DIExpression()), !dbg !962\l  %7 = load i64, i64* %3, align 8, !dbg !963, !tbaa !954\l  %8 = load i64, i64* %3, align 8, !dbg !964, !tbaa !954\l  %9 = mul i64 %7, %8, !dbg !965\l  store i64 %9, i64* %4, align 8, !dbg !962, !tbaa !954\l  br label %10, !dbg !966\l}"];
	Node0x11c3f30 -> Node0x11c5710;
	Node0x11c5710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i64, i64* %4, align 8, !dbg !967, !tbaa !954\l  %12 = load i64, i64* %2, align 8, !dbg !968, !tbaa !954\l  %13 = icmp ult i64 %11, %12, !dbg !969\l  br i1 %13, label %14, label %19, !dbg !970\l|{<s0>T|<s1>F}}"];
	Node0x11c5710:s0 -> Node0x11c57a0;
	Node0x11c5710:s1 -> Node0x11c57f0;
	Node0x11c57a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%14:\l14:                                               \l  %15 = load i64, i64* %2, align 8, !dbg !971, !tbaa !954\l  %16 = load i64, i64* %3, align 8, !dbg !972, !tbaa !954\l  %17 = urem i64 %15, %16, !dbg !973\l  %18 = icmp ne i64 %17, 0, !dbg !970\l  br label %19\l}"];
	Node0x11c57a0 -> Node0x11c57f0;
	Node0x11c57f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i1 [ false, %10 ], [ %18, %14 ], !dbg !974\l  br i1 %20, label %21, label %30, !dbg !966\l|{<s0>T|<s1>F}}"];
	Node0x11c57f0:s0 -> Node0x11c5840;
	Node0x11c57f0:s1 -> Node0x11c5890;
	Node0x11c5840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%21:\l21:                                               \l  %22 = load i64, i64* %3, align 8, !dbg !975, !tbaa !954\l  %23 = add i64 %22, 1, !dbg !975\l  store i64 %23, i64* %3, align 8, !dbg !975, !tbaa !954\l  %24 = load i64, i64* %3, align 8, !dbg !977, !tbaa !954\l  %25 = mul i64 4, %24, !dbg !978\l  %26 = load i64, i64* %4, align 8, !dbg !979, !tbaa !954\l  %27 = add i64 %26, %25, !dbg !979\l  store i64 %27, i64* %4, align 8, !dbg !979, !tbaa !954\l  %28 = load i64, i64* %3, align 8, !dbg !980, !tbaa !954\l  %29 = add i64 %28, 1, !dbg !980\l  store i64 %29, i64* %3, align 8, !dbg !980, !tbaa !954\l  br label %10, !dbg !966, !llvm.loop !981\l}"];
	Node0x11c5840 -> Node0x11c5710;
	Node0x11c5890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%30:\l30:                                               \l  %31 = load i64, i64* %2, align 8, !dbg !985, !tbaa !954\l  %32 = load i64, i64* %3, align 8, !dbg !986, !tbaa !954\l  %33 = urem i64 %31, %32, !dbg !987\l  %34 = icmp ne i64 %33, 0, !dbg !985\l  %35 = zext i1 %34 to i64, !dbg !985\l  %36 = select i1 %34, i32 1, i32 0, !dbg !985\l  %37 = icmp ne i32 %36, 0, !dbg !988\l  %38 = bitcast i64* %4 to i8*, !dbg !989\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %38) #24, !dbg !989\l  %39 = bitcast i64* %3 to i8*, !dbg !989\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %39) #24, !dbg !989\l  ret i1 %37, !dbg !990\l}"];
}
