SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/
SET_PREFERENCE workingdirectory C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/tmp/
SET_PREFERENCE subworkingdirectory C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER depth 528
SET_PARAMETER data_width 16
SET_PARAMETER Component_Name dist_mem_gen_v7_2
SET_PARAMETER memory_type single_port_ram
SET_PARAMETER input_options non_registered
SET_PARAMETER input_clock_enable false
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER simple_dual_port_address non_registered
SET_PARAMETER output_options non_registered
SET_PARAMETER Pipeline_Stages 0
SET_PARAMETER common_output_clk false
SET_PARAMETER single_port_output_clock_enable false
SET_PARAMETER common_output_ce false
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER simple_dual_port_output_clock_enable false
SET_PARAMETER coefficient_file .\image_sensor_settings.coe
SET_PARAMETER default_data_radix 16
SET_PARAMETER default_data 0
SET_PARAMETER reset_qspo false
SET_PARAMETER reset_qdpo false
SET_PARAMETER reset_qsdpo false
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER sync_reset_qdpo false
SET_PARAMETER sync_reset_qsdpo false
SET_PARAMETER ce_overrides ce_overrides_sync_controls
SET_SIM_PARAMETER c_family zynq
SET_SIM_PARAMETER c_addr_width 10
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_depth 528
SET_SIM_PARAMETER c_has_clk 1
SET_SIM_PARAMETER c_has_d 1
SET_SIM_PARAMETER c_has_dpo 0
SET_SIM_PARAMETER c_has_dpra 0
SET_SIM_PARAMETER c_has_i_ce 0
SET_SIM_PARAMETER c_has_qdpo 0
SET_SIM_PARAMETER c_has_qdpo_ce 0
SET_SIM_PARAMETER c_has_qdpo_clk 0
SET_SIM_PARAMETER c_has_qdpo_rst 0
SET_SIM_PARAMETER c_has_qdpo_srst 0
SET_SIM_PARAMETER c_has_qspo 0
SET_SIM_PARAMETER c_has_qspo_ce 0
SET_SIM_PARAMETER c_has_qspo_rst 0
SET_SIM_PARAMETER c_has_qspo_srst 0
SET_SIM_PARAMETER c_has_spo 1
SET_SIM_PARAMETER c_has_spra 0
SET_SIM_PARAMETER c_has_we 1
SET_SIM_PARAMETER c_mem_init_file dist_mem_gen_v7_2.mif
SET_SIM_PARAMETER c_elaboration_dir C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/tmp/_cg/
SET_SIM_PARAMETER c_mem_type 1
SET_SIM_PARAMETER c_pipeline_stages 0
SET_SIM_PARAMETER c_qce_joined 0
SET_SIM_PARAMETER c_qualify_we 0
SET_SIM_PARAMETER c_read_mif 1
SET_SIM_PARAMETER c_reg_a_d_inputs 0
SET_SIM_PARAMETER c_reg_dpra_input 0
SET_SIM_PARAMETER c_sync_enable 1
SET_SIM_PARAMETER c_width 16
SET_CORE_NAME Distributed Memory Generator
SET_CORE_VERSION 7.2
SET_CORE_VLNV xilinx.com:ip:dist_mem_gen:7.2
SET_CORE_CLASS com.xilinx.ip.dist_mem_gen_v7_2.dist_mem_gen_v7_2
SET_CORE_PATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v7_2
SET_CORE_GUIPATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v7_2/gui/dist_mem_gen_v7_2.tcl
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v7_2\doc\pg063-dist-mem-gen.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v7_2\doc\dist_mem_gen_v7_2_vinfo.html><dist_mem_gen_v7_2_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v7_2\doc\pg063-dist-mem-gen.pdf><pg063-dist-mem-gen.pdf>
