
********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15

********************
State at the beginning of cycle 0:
	PC = 0
	Data Memory:
		dataMem[0] = 0		dataMem[16] = 0
		dataMem[1] = 0		dataMem[17] = 0
		dataMem[2] = 0		dataMem[18] = 0
		dataMem[3] = 0		dataMem[19] = 0
		dataMem[4] = 0		dataMem[20] = 0
		dataMem[5] = 0		dataMem[21] = 0
		dataMem[6] = 0		dataMem[22] = 0
		dataMem[7] = 0		dataMem[23] = 0
		dataMem[8] = 0		dataMem[24] = 0
		dataMem[9] = 0		dataMem[25] = 0
		dataMem[10] = 0 	dataMem[26] = 0
		dataMem[11] = 0 	dataMem[27] = 0
		dataMem[12] = 0 	dataMem[28] = 0
		dataMem[13] = 0 	dataMem[29] = 0
		dataMem[14] = 0 	dataMem[30] = 0
		dataMem[15] = 0 	dataMem[31] = 0
	Registers:
		regFile[0] = 0		regFile[16] = 0
		regFile[1] = 0		regFile[17] = 0
		regFile[2] = 0		regFile[18] = 0
		regFile[3] = 0		regFile[19] = 0
		regFile[4] = 0		regFile[20] = 0
		regFile[5] = 0		regFile[21] = 0
		regFile[6] = 0		regFile[22] = 0
		regFile[7] = 0		regFile[23] = 0
		regFile[8] = 0		regFile[24] = 0
		regFile[9] = 0		regFile[25] = 0
		regFile[10] = 0 	regFile[26] = 0
		regFile[11] = 0 	regFile[27] = 0
		regFile[12] = 0 	regFile[28] = 0
		regFile[13] = 0 	regFile[29] = 0
		regFile[14] = 0 	regFile[30] = 0
		regFile[15] = 0 	regFile[31] = 0
	IF/ID:
		Instruction: NOOP
		PCPlus4: 1
	ID/EX:
		Instruction: NOOP
		PCPlus4: 2
		branchTarget: 3
		readData1: 4
		readData2: 5
		immed: 6
		rs: 7
		rt: 8
		rd: 9
	EX/MEM:
		Instruction: NOOP
		aluResult: 10
		writeDataReg: 11
		writeReg: 12
	MEM/WB:
		Instruction: NOOP
		writeDataMem: 13
		writeDataALU: 14
		writeReg: 15
