module wideexpr_00962(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?($signed(-(u7)))&(s2):((+((ctrl[7]?(ctrl[7]?(1'sb1)<<<($signed(s6)):((ctrl[4]?(ctrl[3]?3'sb011:s6):$signed(6'b110000)))>>>(({4{s1}})|(+(s6)))):(s2)>>>(s3))))<<<((6'b111011)-(2'sb00)))<<<(+(($signed(4'sb1110))^(-((ctrl[3]?$unsigned(u4):((6'sb101011)&((ctrl[3]?3'b011:u4)))<<((ctrl[6]?(s5)-(6'sb000001):(1'sb0)^(s4)))))))));
  assign y1 = (ctrl[6]?-(((((5'sb10101)^~(s1))^~(((s5)<<<(3'sb000))+($signed(u5))))^((ctrl[4]?(ctrl[6]?+(1'sb0):$signed(s0)):5'sb10001)))-(s0)):1'sb0);
  assign y2 = $unsigned(-(-(s0)));
  assign y3 = {(ctrl[6]?+(s0):((+($signed(5'sb11010)))&(2'sb11))<<(6'sb101000))};
  assign y4 = (-(({1{(6'sb010110)^(3'sb010)}})>>>((ctrl[7]?4'sb0010:(1'sb0)>>>(u3)))))>>>(s1);
  assign y5 = $signed($signed((ctrl[5]?$signed(-(5'sb10010)):$signed(3'sb100))));
  assign y6 = (ctrl[6]?-((($signed(u3))<<({2{s7}}))>>>(((6'sb000011)&(s1))-(s4))):(($signed((s3)<<(s0)))-(($signed(s4))>>>(s5)))^~((+(u3))+(((ctrl[2]?s1:s5))-(5'sb11101))));
  assign y7 = 3'sb111;
endmodule
