\hypertarget{group__MOD__I2C}{}\doxysection{I2C Bus}
\label{group__MOD__I2C}\index{I2C Bus@{I2C Bus}}


Application-\/level I2C master driver.  


\doxysubsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{glue_2generic_2i2c_8h}{i2c.\+h}}
\begin{DoxyCompactList}\small\item\em Include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{glue_2generic_2i2c__config_8TEMPLATE_8h}{i2c\+\_\+config.\+TEMPLATE.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{glue_2generic_2i2c__internal_8h}{i2c\+\_\+internal.\+h}}
\begin{DoxyCompactList}\small\item\em Internal include for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. Abstracts register names between MSP430 devices. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{old__drivers_2drivers_2i2c_8c}{i2c.\+c}}
\begin{DoxyCompactList}\small\item\em Code for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{old__drivers_2drivers_2i2c_8h}{i2c.\+h}}
\begin{DoxyCompactList}\small\item\em Include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{old__drivers_2drivers_2i2c__config_8TEMPLATE_8h}{i2c\+\_\+config.\+TEMPLATE.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{old__drivers_2drivers_2i2c__internal_8h}{i2c\+\_\+internal.\+h}}
\begin{DoxyCompactList}\small\item\em Internal include for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. Abstracts register names between MSP430 devices. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config_8h}{i2c\+\_\+config.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__CC430F5137_8h}{i2c\+\_\+config\+\_\+\+CC430\+F5137.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430F5510_8h}{i2c\+\_\+config\+\_\+\+MSP430\+F5510.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430F5529_8h}{i2c\+\_\+config\+\_\+\+MSP430\+F5529.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR2355_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR2355.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR2433_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR2433.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR2476_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR2476.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR4133_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR4133.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR5969_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR5969.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR5994_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR5994.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{i2c__config__MSP430FR6989_8h}{i2c\+\_\+config\+\_\+\+MSP430\+FR6989.\+h}}
\begin{DoxyCompactList}\small\item\em Configuration include file for \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__MOD__I2C_gab5c0fbe837494c5f9130a5914854250d}\label{group__MOD__I2C_gab5c0fbe837494c5f9130a5914854250d}} 
\#define {\bfseries I2\+C\+\_\+\+READ}~0x1
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga9536bf85bced4f4e549a82fb18eb6140}\label{group__MOD__I2C_ga9536bf85bced4f4e549a82fb18eb6140}} 
\#define {\bfseries I2\+C\+\_\+\+WRITE}~0x2
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga0f179b769bc728c2c1135dec5d0f8d98}\label{group__MOD__I2C_ga0f179b769bc728c2c1135dec5d0f8d98}} 
\#define {\bfseries I2\+C\+\_\+\+SDA\+\_\+\+WAIT}~0x4
\item 
\mbox{\Hypertarget{group__MOD__I2C_gae214060e9495366415e98d85ae9ff1bc}\label{group__MOD__I2C_gae214060e9495366415e98d85ae9ff1bc}} 
\#define {\bfseries I2\+C\+\_\+\+LAST\+\_\+\+NAK}~0x8
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga3f16724b9b5f0af18c8a27b6e2d28c35}\label{group__MOD__I2C_ga3f16724b9b5f0af18c8a27b6e2d28c35}} 
\#define {\bfseries I2\+C\+\_\+\+NO\+\_\+\+ADDR\+\_\+\+SHIFT}~0x10
\item 
\mbox{\Hypertarget{group__MOD__I2C_gac93b08ce6513b3d4be1307eed07f015c}\label{group__MOD__I2C_gac93b08ce6513b3d4be1307eed07f015c}} 
\#define {\bfseries I2\+C\+\_\+\+REPEAT\+\_\+\+SA\+\_\+\+ON\+\_\+\+READ}~0x20
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga92da13ffd6d8beb2b46a2aaef6d4dbdc}\label{group__MOD__I2C_ga92da13ffd6d8beb2b46a2aaef6d4dbdc}} 
\#define {\bfseries I2\+C\+\_\+\+SHT\+\_\+\+INIT}~0x40
\item 
\mbox{\Hypertarget{group__MOD__I2C_gab5c0fbe837494c5f9130a5914854250d}\label{group__MOD__I2C_gab5c0fbe837494c5f9130a5914854250d}} 
\#define {\bfseries I2\+C\+\_\+\+READ}~0x1
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga9536bf85bced4f4e549a82fb18eb6140}\label{group__MOD__I2C_ga9536bf85bced4f4e549a82fb18eb6140}} 
\#define {\bfseries I2\+C\+\_\+\+WRITE}~0x2
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga0f179b769bc728c2c1135dec5d0f8d98}\label{group__MOD__I2C_ga0f179b769bc728c2c1135dec5d0f8d98}} 
\#define {\bfseries I2\+C\+\_\+\+SDA\+\_\+\+WAIT}~0x4
\item 
\mbox{\Hypertarget{group__MOD__I2C_gae214060e9495366415e98d85ae9ff1bc}\label{group__MOD__I2C_gae214060e9495366415e98d85ae9ff1bc}} 
\#define {\bfseries I2\+C\+\_\+\+LAST\+\_\+\+NAK}~0x8
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga3f16724b9b5f0af18c8a27b6e2d28c35}\label{group__MOD__I2C_ga3f16724b9b5f0af18c8a27b6e2d28c35}} 
\#define {\bfseries I2\+C\+\_\+\+NO\+\_\+\+ADDR\+\_\+\+SHIFT}~0x10
\item 
\mbox{\Hypertarget{group__MOD__I2C_gac93b08ce6513b3d4be1307eed07f015c}\label{group__MOD__I2C_gac93b08ce6513b3d4be1307eed07f015c}} 
\#define {\bfseries I2\+C\+\_\+\+REPEAT\+\_\+\+SA\+\_\+\+ON\+\_\+\+READ}~0x20
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga92da13ffd6d8beb2b46a2aaef6d4dbdc}\label{group__MOD__I2C_ga92da13ffd6d8beb2b46a2aaef6d4dbdc}} 
\#define {\bfseries I2\+C\+\_\+\+SHT\+\_\+\+INIT}~0x40
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} \{ \newline
\mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}{I2\+C\+\_\+\+IDLE}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}{I2\+C\+\_\+\+BUSY}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}{I2\+C\+\_\+\+FAILED}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}{I2\+C\+\_\+\+IDLE}}
, \newline
\mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}{I2\+C\+\_\+\+BUSY}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}{I2\+C\+\_\+\+FAILED}}
 \}
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga7ef78b55fc83cfdc2167e4bd97464736}\label{group__MOD__I2C_ga7ef78b55fc83cfdc2167e4bd97464736}} 
enum {\bfseries i2c\+\_\+state\+\_\+t} \{ \newline
{\bfseries SM\+\_\+\+SEND\+\_\+\+ADDR}
, {\bfseries SM\+\_\+\+WRITE\+\_\+\+DATA}
, {\bfseries SM\+\_\+\+SEND\+\_\+\+RESTART}
, {\bfseries SM\+\_\+\+READ\+\_\+\+DATA}
, \newline
{\bfseries SM\+\_\+\+DONE}
 \}
\item 
enum \mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} \{ \newline
\mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}{I2\+C\+\_\+\+IDLE}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}{I2\+C\+\_\+\+BUSY}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}{I2\+C\+\_\+\+FAILED}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}{I2\+C\+\_\+\+IDLE}}
, \newline
\mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}{I2\+C\+\_\+\+BUSY}}
, \mbox{\hyperlink{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}{I2\+C\+\_\+\+FAILED}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__MOD__I2C_ga55d5af25234f882dd1c82782e33491a4}{i2c\+\_\+transfer\+\_\+start}} (const uint16\+\_\+t base\+\_\+address, const \mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}} $\ast$pkg, void($\ast$callback)(\mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} result))
\begin{DoxyCompactList}\small\item\em Start an I2C transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} \mbox{\hyperlink{group__MOD__I2C_ga78f76f18ee80f78cbf6172166ebeb8f8}{i2c\+\_\+transfer\+\_\+status}} (void)
\begin{DoxyCompactList}\small\item\em Get the status of the I2C module. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga4a0c2de8c6043f26a346b6a00567795c}\label{group__MOD__I2C_ga4a0c2de8c6043f26a346b6a00567795c}} 
void {\bfseries i2c\+\_\+irq\+\_\+init} (uint16\+\_\+t usci\+\_\+base\+\_\+address)
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga2b46ea11d0747f5ff1a4fae0efab5c08}\label{group__MOD__I2C_ga2b46ea11d0747f5ff1a4fae0efab5c08}} 
{\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((interrupt(I2\+C\+\_\+\+ISR\+\_\+\+VECTOR)))
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga5730d9445429351b9f750084c5cb5aae}\label{group__MOD__I2C_ga5730d9445429351b9f750084c5cb5aae}} 
void \mbox{\hyperlink{group__MOD__I2C_ga5730d9445429351b9f750084c5cb5aae}{i2c\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em Initialize the I2C master module. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac15efb7df754e311fb8084edb7eb187a}\label{group__MOD__I2C_gac15efb7df754e311fb8084edb7eb187a}} 
void \mbox{\hyperlink{group__MOD__I2C_gac15efb7df754e311fb8084edb7eb187a}{i2c\+\_\+uninit}} (void)
\begin{DoxyCompactList}\small\item\em Uninitialize the I2C master module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__MOD__I2C_gaa5805737db64d1f0376404659e54477e}{i2c\+\_\+transfer\+\_\+start}} (const \mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}} $\ast$pkg, void($\ast$callback)(\mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} result))
\begin{DoxyCompactList}\small\item\em Start an I2C transfer. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__MOD__I2C_ga8e5641f8076f68c765517f2f933762c8}\label{group__MOD__I2C_ga8e5641f8076f68c765517f2f933762c8}} 
\mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}} {\bfseries pkg}
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~2
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~100
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~2
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~100
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~6
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gaab7e88c2fa3dfeca0135d5377e6aa092}\label{group__MOD__I2C_gaab7e88c2fa3dfeca0135d5377e6aa092}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB2}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B2\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~EUSCI\+\_\+\+B2\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~0
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~USCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~1
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacb5c859af6d3d4785a65aad5552f4e9a}\label{group__MOD__I2C_gacb5c859af6d3d4785a65aad5552f4e9a}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB1}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~USCI\+\_\+\+B1\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B1\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~0
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~USCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~EUSCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~EUSCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~6
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gaab7e88c2fa3dfeca0135d5377e6aa092}\label{group__MOD__I2C_gaab7e88c2fa3dfeca0135d5377e6aa092}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB2}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B2\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~EUSCI\+\_\+\+B2\+\_\+\+VECTOR
\end{DoxyCompactItemize}
\doxysubsection*{Configuration}
\label{_amgrp254f642527b45bc260048e30704edb39}%
Configuration defines for the \mbox{\hyperlink{group__MOD__I2C}{I2C Bus}} module \begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}{I2\+C\+\_\+\+USE\+\_\+\+DEV}}~4
\begin{DoxyCompactList}\small\item\em Select which USCI module to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}\label{group__MOD__I2C_gac78454542c9d82b231eead2bf9700119}} 
\#define {\bfseries I2\+C\+\_\+\+USES\+\_\+\+UCB0}
\item 
\#define \mbox{\hyperlink{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}{I2\+C\+\_\+\+CLK\+\_\+\+SRC}}~2
\begin{DoxyCompactList}\small\item\em Select which clock source to use. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}\label{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gacfff8df672c23fce527b7b1ea0f64b24}{I2\+C\+\_\+\+CLK\+\_\+\+DIV}}~20
\begin{DoxyCompactList}\small\item\em Clock Division (0x0004 to 0x\+FFFF) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}\label{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}} 
\#define \mbox{\hyperlink{group__MOD__I2C_gadf7ce2acdddfa62b606babb1c5d2994b}{I2\+C\+\_\+\+CWR1}}~0
\begin{DoxyCompactList}\small\item\em optional e\+USCI Control Word Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}\label{group__MOD__I2C_ga519f8372be8fbe83622ee0ec34a62870}} 
\#define {\bfseries I2\+C\+\_\+\+BASE\+\_\+\+ADDR}~EUSCI\+\_\+\+B0\+\_\+\+BASE
\item 
\mbox{\Hypertarget{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}\label{group__MOD__I2C_gaef3fac624b2c79c7c353449d5d1bb401}} 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+VECTOR}~USCI\+\_\+\+B0\+\_\+\+VECTOR
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Application-\/level I2C master driver. 

\begin{DoxyAuthor}{Author}
Alex Mykyta 

Petre Rodan

Alex Mykyta
\end{DoxyAuthor}
\hypertarget{group__MOD__I2C_autotoc_md0}{}\doxyparagraph{MSP430 Processor Families Supported\+:}\label{group__MOD__I2C_autotoc_md0}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Family   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Supported    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Family   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Supported    }\\\cline{1-2}
\endhead
1xx   &-\/    \\\cline{1-2}
2xx   &-\/    \\\cline{1-2}
4xx   &-\/    \\\cline{1-2}
5xx   &Yes    \\\cline{1-2}
6xx   &Yes   \\\cline{1-2}
\end{longtabu}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}\label{group__MOD__I2C_gaeed45b5fe842c931fe0732bad3dd29f9}} 
\index{I2C Bus@{I2C Bus}!I2C\_CLK\_SRC@{I2C\_CLK\_SRC}}
\index{I2C\_CLK\_SRC@{I2C\_CLK\_SRC}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_CLK\_SRC}{I2C\_CLK\_SRC}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CLK\+\_\+\+SRC~2}



Select which clock source to use. 

0 = External ~\newline
 1 = ACLK ~\newline
 2 = SMCLK \mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~2}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~2}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~6}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~0}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~1}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~0}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~6}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline
\mbox{\Hypertarget{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}\label{group__MOD__I2C_gad8ad4f421d1e38a34a3aa8969d4f96a0}} 
\index{I2C Bus@{I2C Bus}!I2C\_USE\_DEV@{I2C\_USE\_DEV}}
\index{I2C\_USE\_DEV@{I2C\_USE\_DEV}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{I2C\_USE\_DEV}{I2C\_USE\_DEV}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+USE\+\_\+\+DEV~4}



Select which USCI module to use. 

0 = USCIB0 ~\newline
 1 = USCIB1 ~\newline
 2 = USCIB2 ~\newline
 3 = USCIB3 ~\newline
 4 = EUSCIB0 ~\newline
 5 = EUSCIB1 ~\newline
 6 = EUSCIB2 ~\newline
 7 = EUSCIB3 ~\newline


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}\label{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}} 
\index{I2C Bus@{I2C Bus}!i2c\_status\_t@{i2c\_status\_t}}
\index{i2c\_status\_t@{i2c\_status\_t}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{i2c\_status\_t}{i2c\_status\_t}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_IDLE@{I2C\_IDLE}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_IDLE@{I2C\_IDLE}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}} 
I2\+C\+\_\+\+IDLE&bus is idle. ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_BUSY@{I2C\_BUSY}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_BUSY@{I2C\_BUSY}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}} 
I2\+C\+\_\+\+BUSY&a transfer is in progress. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_FAILED@{I2C\_FAILED}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_FAILED@{I2C\_FAILED}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}} 
I2\+C\+\_\+\+FAILED&previous transfer failed. ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_IDLE@{I2C\_IDLE}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_IDLE@{I2C\_IDLE}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}} 
I2\+C\+\_\+\+IDLE&Bus is idle. Ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_BUSY@{I2C\_BUSY}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_BUSY@{I2C\_BUSY}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}} 
I2\+C\+\_\+\+BUSY&A transfer is in progress. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_FAILED@{I2C\_FAILED}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_FAILED@{I2C\_FAILED}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}} 
I2\+C\+\_\+\+FAILED&Previous transfer failed. Ready for new transfer. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}\label{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}} 
\index{I2C Bus@{I2C Bus}!i2c\_status\_t@{i2c\_status\_t}}
\index{i2c\_status\_t@{i2c\_status\_t}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{i2c\_status\_t}{i2c\_status\_t}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_IDLE@{I2C\_IDLE}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_IDLE@{I2C\_IDLE}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}} 
I2\+C\+\_\+\+IDLE&bus is idle. ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_BUSY@{I2C\_BUSY}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_BUSY@{I2C\_BUSY}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}} 
I2\+C\+\_\+\+BUSY&a transfer is in progress. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_FAILED@{I2C\_FAILED}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_FAILED@{I2C\_FAILED}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}} 
I2\+C\+\_\+\+FAILED&previous transfer failed. ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_IDLE@{I2C\_IDLE}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_IDLE@{I2C\_IDLE}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a7810297ccb052132c025d8038759159e}} 
I2\+C\+\_\+\+IDLE&Bus is idle. Ready for new transfer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_BUSY@{I2C\_BUSY}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_BUSY@{I2C\_BUSY}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53a49e65f3960437d80b8328e7898cc90de}} 
I2\+C\+\_\+\+BUSY&A transfer is in progress. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C\_FAILED@{I2C\_FAILED}!I2C Bus@{I2C Bus}}\index{I2C Bus@{I2C Bus}!I2C\_FAILED@{I2C\_FAILED}}}\mbox{\Hypertarget{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}\label{group__MOD__I2C_ggada1e8e589688e2d6626421d8d85d9c53ad6448435af75b501874c2c2ba89d6e34}} 
I2\+C\+\_\+\+FAILED&Previous transfer failed. Ready for new transfer. \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__MOD__I2C_gaa5805737db64d1f0376404659e54477e}\label{group__MOD__I2C_gaa5805737db64d1f0376404659e54477e}} 
\index{I2C Bus@{I2C Bus}!i2c\_transfer\_start@{i2c\_transfer\_start}}
\index{i2c\_transfer\_start@{i2c\_transfer\_start}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{i2c\_transfer\_start()}{i2c\_transfer\_start()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void i2c\+\_\+transfer\+\_\+start (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}} $\ast$}]{pkg,  }\item[{void($\ast$)(\mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} result)}]{callback }\end{DoxyParamCaption})}



Start an I2C transfer. 

This function begins a new I2C transaction as described by the {\ttfamily pkg} struct. This function is nonblocking and returns immediately after the transfer is started. The status of the transfer can be polled using the \mbox{\hyperlink{group__MOD__I2C_ga78f76f18ee80f78cbf6172166ebeb8f8}{i2c\+\_\+transfer\+\_\+status()}} function. Alternatively, a {\ttfamily callback} function can be executed when the transfer completes.

\begin{DoxyNote}{Note}
Global interrupts must be enabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em pkg} & Pointer to a package struct that describes the transfer operation. \\
\hline
{\em callback} & Optional pointer to a callback function to execute once the transfer completes or fails. A NULL pointer disables the callback. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group__MOD__I2C_ga55d5af25234f882dd1c82782e33491a4}\label{group__MOD__I2C_ga55d5af25234f882dd1c82782e33491a4}} 
\index{I2C Bus@{I2C Bus}!i2c\_transfer\_start@{i2c\_transfer\_start}}
\index{i2c\_transfer\_start@{i2c\_transfer\_start}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{i2c\_transfer\_start()}{i2c\_transfer\_start()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void i2c\+\_\+transfer\+\_\+start (\begin{DoxyParamCaption}\item[{const uint16\+\_\+t}]{base\+\_\+address,  }\item[{const \mbox{\hyperlink{structi2c__package__t}{i2c\+\_\+package\+\_\+t}} $\ast$}]{pkg,  }\item[{void($\ast$)(\mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} result)}]{callback }\end{DoxyParamCaption})}



Start an I2C transfer. 

This function begins a new I2C transaction as described by the {\ttfamily pkg} struct. This function is nonblocking and returns immediately after the transfer is started. The status of the transfer can be polled using the \mbox{\hyperlink{group__MOD__I2C_ga78f76f18ee80f78cbf6172166ebeb8f8}{i2c\+\_\+transfer\+\_\+status()}} function. Alternatively, a {\ttfamily callback} function can be executed when the transfer completes.

\begin{DoxyNote}{Note}
Global interrupts must be enabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em base\+\_\+address} & MSP430-\/related register address of the USCI subsystem. can be USCI\+\_\+\+B0\+\_\+\+BASE -\/ USCI\+\_\+\+B1\+\_\+\+BASE, EUSCI\+\_\+\+B0\+\_\+\+BASE -\/ EUSCI\+\_\+\+B3\+\_\+\+BASE \\
\hline
{\em pkg} & Pointer to a package struct that describes the transfer operation. \\
\hline
{\em callback} & Optional pointer to a callback function to execute once the transfer completes or fails. A NULL pointer disables the callback. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group__MOD__I2C_ga78f76f18ee80f78cbf6172166ebeb8f8}\label{group__MOD__I2C_ga78f76f18ee80f78cbf6172166ebeb8f8}} 
\index{I2C Bus@{I2C Bus}!i2c\_transfer\_status@{i2c\_transfer\_status}}
\index{i2c\_transfer\_status@{i2c\_transfer\_status}!I2C Bus@{I2C Bus}}
\doxysubsubsection{\texorpdfstring{i2c\_transfer\_status()}{i2c\_transfer\_status()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__MOD__I2C_gada1e8e589688e2d6626421d8d85d9c53}{i2c\+\_\+status\+\_\+t}} i2c\+\_\+transfer\+\_\+status (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get the status of the I2C module. 

\begin{DoxyReturn}{Returns}
status of the bus. 
\end{DoxyReturn}
