
*** Running vivado
    with args -log top_SNN_uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_SNN_uart.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_SNN_uart.tcl -notrace
Command: link_design -top top_SNN_uart -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_CLK'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1469.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8546 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK/inst'
Finished Parsing XDC File [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK/inst'
Parsing XDC File [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1700.379 ; gain = 28.500
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2225.145 ; gain = 524.766
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK/inst'
Parsing XDC File [C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/constrs_1/new/zcu104.xdc]
Finished Parsing XDC File [C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.srcs/constrs_1/new/zcu104.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2226.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 20 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2226.219 ; gain = 1873.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.219 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19d3a4865

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2228.297 ; gain = 2.078

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d722dbc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16d722dbc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d3b3421b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: reset_IBUF_BUFG_inst, Net: reset_IBUF
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: fe998af8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fe998af8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e4011d3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2418.156 ; gain = 0.672
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 2418.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ac3898e3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2418.156 ; gain = 0.672

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.182 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 18 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 20 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1366d9a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.854 . Memory (MB): peak = 4743.719 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1366d9a72

Time (s): cpu = 00:02:26 ; elapsed = 00:01:43 . Memory (MB): peak = 4743.719 ; gain = 2325.563

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1366d9a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4743.719 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4743.719 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e2e68ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:34 . Memory (MB): peak = 4743.719 ; gain = 2517.500
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.735 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_SNN_uart_drc_opted.rpt -pb top_SNN_uart_drc_opted.pb -rpx top_SNN_uart_drc_opted.rpx
Command: report_drc -file top_SNN_uart_drc_opted.rpt -pb top_SNN_uart_drc_opted.pb -rpx top_SNN_uart_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4743.719 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 129488b1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 4743.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be3f1e12

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 126e644d2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 126e644d2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 126e644d2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18019dbba

Time (s): cpu = 00:02:54 ; elapsed = 00:01:58 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 947 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 333 nets or cells. Created 24 new cells, deleted 309 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net U_SNN/U_RL/fila_counter_reg_n_0_[0]. Replicated 54 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_RL/fila_counter_reg_n_0_[3]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/cnt_en. Replicated 8 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_CTRL/period_store. Replicated 44 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__0_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__1_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__2_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__3_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__4_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__5_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__6_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 180 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 180 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4743.719 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           24  |            309  |                   333  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |          180  |              0  |                    14  |           0  |           1  |  00:00:24  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          204  |            309  |                   347  |           0  |           8  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a2a6c7e1

Time (s): cpu = 00:06:55 ; elapsed = 00:04:51 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1fda02428

Time (s): cpu = 00:07:13 ; elapsed = 00:05:04 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fda02428

Time (s): cpu = 00:07:13 ; elapsed = 00:05:04 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12051bdcc

Time (s): cpu = 00:07:28 ; elapsed = 00:05:14 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c18d3ec

Time (s): cpu = 00:07:43 ; elapsed = 00:05:24 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17e3b5a1b

Time (s): cpu = 00:07:45 ; elapsed = 00:05:25 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 17e3b5a1b

Time (s): cpu = 00:07:45 ; elapsed = 00:05:26 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17565a4a4

Time (s): cpu = 00:08:13 ; elapsed = 00:05:43 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 13264a5b1

Time (s): cpu = 00:08:31 ; elapsed = 00:06:00 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 1b82a2871

Time (s): cpu = 00:08:32 ; elapsed = 00:06:01 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 184e97495

Time (s): cpu = 00:09:30 ; elapsed = 00:06:49 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 226e91461

Time (s): cpu = 00:10:31 ; elapsed = 00:07:22 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 3.6 Small Shape DP | Checksum: 226e91461

Time (s): cpu = 00:10:32 ; elapsed = 00:07:23 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24503c36d

Time (s): cpu = 00:10:44 ; elapsed = 00:07:40 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1120b4bc0

Time (s): cpu = 00:10:45 ; elapsed = 00:07:41 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1120b4bc0

Time (s): cpu = 00:10:46 ; elapsed = 00:07:41 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b2b53bb3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_lir_store_en_reg_rep__4_1[0], inserted BUFG to drive 4824 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee0ebab8

Time (s): cpu = 00:12:27 ; elapsed = 00:08:49 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.434. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2bc4747a0

Time (s): cpu = 00:13:32 ; elapsed = 00:09:52 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2bc4747a0

Time (s): cpu = 00:13:33 ; elapsed = 00:09:53 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bc4747a0

Time (s): cpu = 00:13:34 ; elapsed = 00:09:54 . Memory (MB): peak = 4743.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 3a7357e6e

Time (s): cpu = 00:13:45 ; elapsed = 00:10:05 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 30da3fd95

Time (s): cpu = 00:13:46 ; elapsed = 00:10:06 . Memory (MB): peak = 4743.719 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30da3fd95

Time (s): cpu = 00:13:47 ; elapsed = 00:10:07 . Memory (MB): peak = 4743.719 ; gain = 0.000
Ending Placer Task | Checksum: 234d6b87f

Time (s): cpu = 00:13:47 ; elapsed = 00:10:07 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:02 ; elapsed = 00:10:15 . Memory (MB): peak = 4743.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_SNN_uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_SNN_uart_utilization_placed.rpt -pb top_SNN_uart_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_SNN_uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 4743.719 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:58 . Memory (MB): peak = 4743.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 4743.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ef7c3c92 ConstDB: 0 ShapeSum: 5a6c451f RouteDB: eaee36ce

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d26b944e

Time (s): cpu = 00:03:22 ; elapsed = 00:02:42 . Memory (MB): peak = 4743.719 ; gain = 0.000
Post Restoration Checksum: NetGraph: b7213cef NumContArr: 101c6f15 Constraints: 9f1aa009 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 166584c0d

Time (s): cpu = 00:03:24 ; elapsed = 00:02:44 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 166584c0d

Time (s): cpu = 00:03:25 ; elapsed = 00:02:44 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 166584c0d

Time (s): cpu = 00:03:25 ; elapsed = 00:02:45 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 14fce89a2

Time (s): cpu = 00:03:32 ; elapsed = 00:02:51 . Memory (MB): peak = 4743.719 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1b9becdba

Time (s): cpu = 00:05:12 ; elapsed = 00:03:49 . Memory (MB): peak = 4743.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.521  | TNS=0.000  | WHS=-0.063 | THS=-2.685 |

Phase 2 Router Initialization | Checksum: 230b3f970

Time (s): cpu = 00:06:02 ; elapsed = 00:04:21 . Memory (MB): peak = 4775.324 ; gain = 31.605

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.30227e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 80354
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66566
  Number of Partially Routed Nets     = 13788
  Number of Node Overlaps             = 2


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d3253ace

Time (s): cpu = 00:07:13 ; elapsed = 00:05:04 . Memory (MB): peak = 4775.324 ; gain = 31.605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 39454
 Number of Nodes with overlaps = 9799
 Number of Nodes with overlaps = 3809
 Number of Nodes with overlaps = 1839
 Number of Nodes with overlaps = 1019
 Number of Nodes with overlaps = 510
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.021 | TNS=-0.032 | WHS=-0.021 | THS=-0.034 |

Phase 4.1 Global Iteration 0 | Checksum: 26c262897

Time (s): cpu = 00:21:46 ; elapsed = 00:14:12 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fccbe688

Time (s): cpu = 00:22:23 ; elapsed = 00:14:50 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2d4dc6233

Time (s): cpu = 00:22:53 ; elapsed = 00:15:19 . Memory (MB): peak = 4794.125 ; gain = 50.406
Phase 4 Rip-up And Reroute | Checksum: 2d4dc6233

Time (s): cpu = 00:22:53 ; elapsed = 00:15:20 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 34603b48b

Time (s): cpu = 00:23:50 ; elapsed = 00:15:55 . Memory (MB): peak = 4794.125 ; gain = 50.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 34603b48b

Time (s): cpu = 00:23:50 ; elapsed = 00:15:56 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 34603b48b

Time (s): cpu = 00:23:51 ; elapsed = 00:15:56 . Memory (MB): peak = 4794.125 ; gain = 50.406
Phase 5 Delay and Skew Optimization | Checksum: 34603b48b

Time (s): cpu = 00:23:51 ; elapsed = 00:15:57 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 293619c23

Time (s): cpu = 00:24:38 ; elapsed = 00:16:27 . Memory (MB): peak = 4794.125 ; gain = 50.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 371ae59d9

Time (s): cpu = 00:24:38 ; elapsed = 00:16:27 . Memory (MB): peak = 4794.125 ; gain = 50.406
Phase 6 Post Hold Fix | Checksum: 371ae59d9

Time (s): cpu = 00:24:39 ; elapsed = 00:16:28 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.59226 %
  Global Horizontal Routing Utilization  = 6.83369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 35cac270d

Time (s): cpu = 00:24:42 ; elapsed = 00:16:30 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 35cac270d

Time (s): cpu = 00:24:42 ; elapsed = 00:16:31 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 35cac270d

Time (s): cpu = 00:24:58 ; elapsed = 00:16:52 . Memory (MB): peak = 4794.125 ; gain = 50.406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 35cac270d

Time (s): cpu = 00:25:00 ; elapsed = 00:16:54 . Memory (MB): peak = 4794.125 ; gain = 50.406
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:00 ; elapsed = 00:16:54 . Memory (MB): peak = 4794.125 ; gain = 50.406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:25 ; elapsed = 00:17:08 . Memory (MB): peak = 4794.125 ; gain = 50.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4794.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 4794.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 4794.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_SNN_uart_drc_routed.rpt -pb top_SNN_uart_drc_routed.pb -rpx top_SNN_uart_drc_routed.rpx
Command: report_drc -file top_SNN_uart_drc_routed.rpt -pb top_SNN_uart_drc_routed.pb -rpx top_SNN_uart_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 4794.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_SNN_uart_methodology_drc_routed.rpt -pb top_SNN_uart_methodology_drc_routed.pb -rpx top_SNN_uart_methodology_drc_routed.rpx
Command: report_methodology -file top_SNN_uart_methodology_drc_routed.rpt -pb top_SNN_uart_methodology_drc_routed.pb -rpx top_SNN_uart_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/top_SNN_uart_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:43 ; elapsed = 00:01:35 . Memory (MB): peak = 5046.645 ; gain = 252.520
INFO: [runtcl-4] Executing : report_power -file top_SNN_uart_power_routed.rpt -pb top_SNN_uart_power_summary_routed.pb -rpx top_SNN_uart_power_routed.rpx
Command: report_power -file top_SNN_uart_power_routed.rpt -pb top_SNN_uart_power_summary_routed.pb -rpx top_SNN_uart_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:36 ; elapsed = 00:00:55 . Memory (MB): peak = 5071.078 ; gain = 24.434
INFO: [runtcl-4] Executing : report_route_status -file top_SNN_uart_route_status.rpt -pb top_SNN_uart_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_SNN_uart_timing_summary_routed.rpt -pb top_SNN_uart_timing_summary_routed.pb -rpx top_SNN_uart_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5071.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_SNN_uart_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_SNN_uart_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5071.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_SNN_uart_bus_skew_routed.rpt -pb top_SNN_uart_bus_skew_routed.pb -rpx top_SNN_uart_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_SNN_uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/interpolation/m_divmult input U_SNN/U_RL/interpolation/m_divmult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/k_mult/mult11 input U_SNN/U_RL/k_mult/mult11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/k_mult/mult13 input U_SNN/U_RL/k_mult/mult13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/k_mult/mult17 input U_SNN/U_RL/k_mult/mult17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/k_mult/mult7 input U_SNN/U_RL/k_mult/mult7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP U_SNN/U_RL/spike_train/mult_res input U_SNN/U_RL/spike_train/mult_res/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/interpolation/m_divmult multiplier stage U_SNN/U_RL/interpolation/m_divmult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/k_mult/mult11 multiplier stage U_SNN/U_RL/k_mult/mult11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/k_mult/mult13 multiplier stage U_SNN/U_RL/k_mult/mult13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/k_mult/mult17 multiplier stage U_SNN/U_RL/k_mult/mult17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/k_mult/mult7 multiplier stage U_SNN/U_RL/k_mult/mult7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP U_SNN/U_RL/spike_train/mult_res multiplier stage U_SNN/U_RL/spike_train/mult_res/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_SNN_uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/rafam/VivadoProjects/SNN_UART/SNN_UART.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun 29 20:08:19 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:12 ; elapsed = 00:01:52 . Memory (MB): peak = 5300.238 ; gain = 229.160
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 20:08:19 2020...
