Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 14 19:53:07 2022
| Host         : LAPTOP-Q4VDTN43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RAM_Accumulator_timing_summary_routed.rpt -pb RAM_Accumulator_timing_summary_routed.pb -rpx RAM_Accumulator_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM_Accumulator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: CLOCK/tmp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.035        0.000                      0                   78        0.250        0.000                      0                   78        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.035        0.000                      0                   78        0.250        0.000                      0                   78        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.138ns (25.970%)  route 3.244ns (74.030%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.472    CLOCK/tmp_clk
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.138ns (25.970%)  route 3.244ns (74.030%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.472    CLOCK/tmp_clk
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.138ns (25.970%)  route 3.244ns (74.030%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.472    CLOCK/tmp_clk
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.138ns (25.970%)  route 3.244ns (74.030%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.472    CLOCK/tmp_clk
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  CLOCK/div_cnt_reg[4]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y7          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.138ns (26.527%)  route 3.152ns (73.473%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.380    CLOCK/tmp_clk
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.138ns (26.527%)  route 3.152ns (73.473%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.380    CLOCK/tmp_clk
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[6]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.138ns (26.527%)  route 3.152ns (73.473%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.380    CLOCK/tmp_clk
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[7]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.138ns (26.527%)  route 3.152ns (73.473%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.380    CLOCK/tmp_clk
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.451    14.792    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  CLOCK/div_cnt_reg[8]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.524    14.507    CLOCK/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.138ns (26.834%)  route 3.103ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.910     9.331    CLOCK/tmp_clk
    SLICE_X52Y9          FDRE                                         r  CLOCK/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.450    14.791    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  CLOCK/div_cnt_reg[10]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y9          FDRE (Setup_fdre_C_R)       -0.524    14.506    CLOCK/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.138ns (26.834%)  route 3.103ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.569     5.090    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.677     6.286    CLOCK/div_cnt[16]
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.124     6.410 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.811    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.336    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.460 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.548     8.009    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.133 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     8.297    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.910     9.331    CLOCK/tmp_clk
    SLICE_X52Y9          FDRE                                         r  CLOCK/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.450    14.791    CLOCK/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  CLOCK/div_cnt_reg[11]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y9          FDRE (Setup_fdre_C_R)       -0.524    14.506    CLOCK/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.104     1.723    sseg/CLK_DIV/count_reg_n_0_[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.833 r  sseg/CLK_DIV/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.833    sseg/CLK_DIV/count_reg[0]_i_1_n_6
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.103     1.722    sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    sseg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    sseg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sseg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y0          FDRE                                         r  sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    sseg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    sseg/CLK_DIV/clk
    SLICE_X61Y3          FDRE                                         r  sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.723    sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X61Y3          FDRE                                         r  sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    sseg/CLK_DIV/clk
    SLICE_X61Y3          FDRE                                         r  sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.105     1.582    sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.724    sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.729    sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y2          FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sseg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.729    sseg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    sseg/CLK_DIV/clk
    SLICE_X61Y1          FDRE                                         r  sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.105     1.583    sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   CLOCK/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    CLOCK/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    CLOCK/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y9    CLOCK/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   CLOCK/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   CLOCK/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   CLOCK/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y1    sseg/CLK_DIV/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y1    sseg/CLK_DIV/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   CLOCK/div_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   CLOCK/div_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   CLOCK/div_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   CLOCK/div_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   CLOCK/div_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   CLOCK/div_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   CLOCK/div_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   CLOCK/div_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   CLOCK/div_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   CLOCK/div_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   CLOCK/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    CLOCK/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    CLOCK/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    CLOCK/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   CLOCK/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   CLOCK/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   CLOCK/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y1    sseg/CLK_DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y1    sseg/CLK_DIV/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y1    sseg/CLK_DIV/count_reg[7]/C



