###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:54:50 2025
#  Design:            axis_sa
#  Command:           report_timing -early -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.hold.timing.rpt"
###############################################################
Path 1: MET (0.410 ns) Hold Check with Pin retime_s1_99_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[1][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_99_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.118 (P)    0.000 (I)
            Arrival:=    0.006        0.013

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[1][0]       -      sx_data[1][0]  R     (arrival)                          1  0.025   0.000    0.513  
  g44788/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.025   0.026    0.539  
  retime_s1_99_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.539  
#-------------------------------------------------------------------------------------------------------------
Path 2: MET (0.411 ns) Hold Check with Pin retime_s1_111_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_111_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.014

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.411

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][2]        -      sk_data[6][2]  R     (arrival)                          1  0.026   0.000    0.514  
  g44801/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.026   0.025    0.539  
  retime_s1_111_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.539  
#--------------------------------------------------------------------------------------------------------------
Path 3: MET (0.412 ns) Hold Check with Pin retime_s1_135_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_135_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.412

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][4]        -      sk_data[6][4]  R     (arrival)                          1  0.027   0.000    0.515  
  g44829/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.027   0.025    0.540  
  retime_s1_135_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.540  
#--------------------------------------------------------------------------------------------------------------
Path 4: MET (0.414 ns) Hold Check with Pin retime_s1_62_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[1][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_62_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.118 (P)    0.000 (I)
            Arrival:=    0.007        0.014

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.030
              Slack:=    0.414

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[1][3]       -      sx_data[1][3]  R     (arrival)                          1  0.027   0.000    0.514  
  g44724/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.027   0.030    0.544  
  retime_s1_62_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.544  
#-------------------------------------------------------------------------------------------------------------
Path 5: MET (0.414 ns) Hold Check with Pin retime_s1_27_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[0][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_27_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.016
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.005        0.016

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.016
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.414

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[0][3]       -      sx_data[0][3]  R     (arrival)                          1  0.030   0.000    0.516  
  g44677/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.030   0.026    0.543  
  retime_s1_27_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (0.414 ns) Hold Check with Pin retime_s1_151_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_151_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.414

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][5]        -      sk_data[6][5]  R     (arrival)                          1  0.028   0.000    0.515  
  g44852/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.028   0.027    0.542  
  retime_s1_151_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.542  
#--------------------------------------------------------------------------------------------------------------
Path 7: MET (0.414 ns) Hold Check with Pin retime_s1_123_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_123_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.414

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][1]        -      sk_data[6][1]  R     (arrival)                          1  0.027   0.000    0.515  
  g44816/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.027   0.028    0.543  
  retime_s1_123_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.543  
#--------------------------------------------------------------------------------------------------------------
Path 8: MET (0.415 ns) Hold Check with Pin retime_s1_152_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[2][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_152_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.118 (P)    0.000 (I)
            Arrival:=    0.006        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.415

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[2][3]        -      sx_data[2][3]  R     (arrival)                         1  0.027   0.000    0.515  
  g44853/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.025    0.540  
  retime_s1_152_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.540  
#-------------------------------------------------------------------------------------------------------------
Path 9: MET (0.415 ns) Hold Check with Pin retime_s1_173_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[2][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_173_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.415

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[2][1]        -      sx_data[2][1]  R     (arrival)                         1  0.027   0.000    0.515  
  g44889/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.025    0.539  
  retime_s1_173_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.539  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (0.415 ns) Hold Check with Pin retime_s1_114_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_114_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.415

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][0]        -      sk_data[6][0]  R     (arrival)                          1  0.028   0.000    0.515  
  g44805/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.028   0.028    0.543  
  retime_s1_114_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.543  
#--------------------------------------------------------------------------------------------------------------
Path 11: MET (0.415 ns) Hold Check with Pin retime_s1_178_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_178_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.003        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.415

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[5][5]        -      sk_data[5][5]  R     (arrival)                         1  0.024   0.000    0.513  
  g44909/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.024    0.537  
  retime_s1_178_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.537  
#-------------------------------------------------------------------------------------------------------------
Path 12: MET (0.415 ns) Hold Check with Pin retime_s1_162_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_162_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.415

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][7]        -      sk_data[6][7]  R     (arrival)                          1  0.028   0.000    0.515  
  g44870/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.028   0.028    0.543  
  retime_s1_162_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.543  
#--------------------------------------------------------------------------------------------------------------
Path 13: MET (0.416 ns) Hold Check with Pin retime_s1_154_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[2][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_154_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[2][2]        -      sx_data[2][2]  R     (arrival)                         1  0.029   0.000    0.515  
  g44855/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.029   0.025    0.541  
  retime_s1_154_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.541  
#-------------------------------------------------------------------------------------------------------------
Path 14: MET (0.416 ns) Hold Check with Pin retime_s1_33_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_33_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.003        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.416

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[5][3]       -      sk_data[5][3]  R     (arrival)                         1  0.025   0.000    0.514  
  g45173/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.024    0.538  
  retime_s1_33_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.538  
#------------------------------------------------------------------------------------------------------------
Path 15: MET (0.416 ns) Hold Check with Pin retime_s1_186_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_186_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[5][1]        -      sk_data[5][1]  R     (arrival)                         1  0.028   0.000    0.515  
  g44930/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.028   0.024    0.540  
  retime_s1_186_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.540  
#-------------------------------------------------------------------------------------------------------------
Path 16: MET (0.416 ns) Hold Check with Pin retime_s1_35_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_35_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.003        0.014

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.416

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[5][6]       -      sk_data[5][6]  R     (arrival)                         1  0.025   0.000    0.514  
  g44686/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.024    0.538  
  retime_s1_35_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.538  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (0.417 ns) Hold Check with Pin retime_s1_127_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[0][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_127_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.018

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.417

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sx_data[0][0]        -      sx_data[0][0]  R     (arrival)                          1  0.033   0.000    0.518  
  g44820/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.033   0.027    0.545  
  retime_s1_127_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.545  
#--------------------------------------------------------------------------------------------------------------
Path 18: MET (0.417 ns) Hold Check with Pin retime_s1_191_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[2][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_191_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.016
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.016

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.016
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.417

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[2][0]        -      sx_data[2][0]  R     (arrival)                         1  0.030   0.000    0.516  
  g44937/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.030   0.025    0.542  
  retime_s1_191_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.542  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (0.417 ns) Hold Check with Pin retime_s1_174_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_174_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.417

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[5][0]        -      sk_data[5][0]  R     (arrival)                         1  0.027   0.000    0.515  
  g44893/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.026    0.540  
  retime_s1_174_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.540  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (0.417 ns) Hold Check with Pin retime_s1_56_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_56_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.012
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.012

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.012
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.417

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[4][1]       -      sk_data[4][1]  R     (arrival)                         1  0.023   0.000    0.512  
  g44718/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.536  
  retime_s1_56_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.536  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (0.418 ns) Hold Check with Pin retime_s1_193_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[1][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_193_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.118 (P)    0.000 (I)
            Arrival:=    0.007        0.015

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.033
              Slack:=    0.418

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sx_data[1][2]        -      sx_data[1][2]  R     (arrival)                          1  0.027   0.000    0.515  
  g44938/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.027   0.033    0.548  
  retime_s1_193_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.548  
#--------------------------------------------------------------------------------------------------------------
Path 22: MET (0.418 ns) Hold Check with Pin retime_s1_165_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[0][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_165_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.018

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.418

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sx_data[0][2]        -      sx_data[0][2]  R     (arrival)                          1  0.034   0.000    0.518  
  g44874/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.034   0.028    0.547  
  retime_s1_165_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.547  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (0.418 ns) Hold Check with Pin retime_s1_42_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_42_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.003        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.418

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[5][2]       -      sk_data[5][2]  R     (arrival)                         1  0.028   0.000    0.515  
  g44692/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.028   0.025    0.540  
  retime_s1_42_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.540  
#------------------------------------------------------------------------------------------------------------
Path 24: MET (0.418 ns) Hold Check with Pin retime_s1_129_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_129_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.418

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[4][2]        -      sk_data[4][2]  R     (arrival)                         1  0.024   0.000    0.513  
  g44824/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.023    0.537  
  retime_s1_129_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.537  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (0.418 ns) Hold Check with Pin retime_s1_87_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_87_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.019
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.019

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.019
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.418

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[7][1]       -      sk_data[7][1]  R     (arrival)                          1  0.036   0.000    0.520  
  g44770/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.036   0.026    0.546  
  retime_s1_87_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.546  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (0.418 ns) Hold Check with Pin retime_s1_131_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_131_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.019
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.019

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.019
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.418

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][0]        -      sk_data[7][0]  R     (arrival)                          1  0.036   0.000    0.520  
  g44823/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.036   0.026    0.546  
  retime_s1_131_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.546  
#--------------------------------------------------------------------------------------------------------------
Path 27: MET (0.418 ns) Hold Check with Pin retime_s1_147_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_147_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.001        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.418

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[4][4]        -      sk_data[4][4]  R     (arrival)                         1  0.024   0.000    0.513  
  g44846/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.024    0.537  
  retime_s1_147_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.537  
#-------------------------------------------------------------------------------------------------------------
Path 28: MET (0.419 ns) Hold Check with Pin retime_s1_66_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_66_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.018

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.419

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[6][3]       -      sk_data[6][3]  R     (arrival)                          1  0.034   0.000    0.518  
  g44732/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.034   0.028    0.547  
  retime_s1_66_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.547  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (0.419 ns) Hold Check with Pin retime_s1_164_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_164_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.003        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.419

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[5][4]        -      sk_data[5][4]  R     (arrival)                         1  0.029   0.000    0.516  
  g44873/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.029   0.025    0.540  
  retime_s1_164_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.540  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (0.419 ns) Hold Check with Pin retime_s1_132_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[5][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_132_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.024
              Slack:=    0.419

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[5][7]        -      sk_data[5][7]  R     (arrival)                         1  0.025   0.000    0.514  
  g44826/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.024    0.537  
  retime_s1_132_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.537  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (0.419 ns) Hold Check with Pin retime_s1_91_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_91_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.012

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.012
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.419

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[4][0]       -      sk_data[4][0]  R     (arrival)                         1  0.023   0.000    0.513  
  g44781/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.025    0.537  
  retime_s1_91_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.537  
#------------------------------------------------------------------------------------------------------------
Path 32: MET (0.419 ns) Hold Check with Pin retime_s1_150_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[6][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_150_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.018

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.419

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[6][6]        -      sk_data[6][6]  R     (arrival)                          1  0.033   0.000    0.518  
  g44851/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.033   0.029    0.547  
  retime_s1_150_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.547  
#--------------------------------------------------------------------------------------------------------------
Path 33: MET (0.419 ns) Hold Check with Pin retime_s1_179_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_179_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.419

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[4][3]        -      sk_data[4][3]  R     (arrival)                         1  0.024   0.000    0.513  
  g44910/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.025    0.537  
  retime_s1_179_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.537  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (0.419 ns) Hold Check with Pin retime_s1_184_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_184_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.030
              Slack:=    0.419

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][5]        -      sk_data[7][5]  R     (arrival)                          1  0.031   0.000    0.517  
  g44922/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.031   0.030    0.547  
  retime_s1_184_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.547  
#--------------------------------------------------------------------------------------------------------------
Path 35: MET (0.420 ns) Hold Check with Pin retime_s1_86_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[3][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_86_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.420

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sx_data[3][0]       -      sx_data[3][0]  R     (arrival)                         1  0.033   0.000    0.518  
  g44766/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.033   0.026    0.544  
  retime_s1_86_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.544  
#------------------------------------------------------------------------------------------------------------
Path 36: MET (0.420 ns) Hold Check with Pin retime_s1_176_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_176_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.004        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.030
              Slack:=    0.420

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][6]        -      sk_data[7][6]  R     (arrival)                          1  0.032   0.000    0.517  
  g44896/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.032   0.030    0.548  
  retime_s1_176_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.548  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (0.420 ns) Hold Check with Pin retime_s1_136_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_136_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.030
              Slack:=    0.420

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][3]        -      sk_data[7][3]  R     (arrival)                          1  0.032   0.000    0.518  
  g44830/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.032   0.030    0.548  
  retime_s1_136_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.548  
#--------------------------------------------------------------------------------------------------------------
Path 38: MET (0.420 ns) Hold Check with Pin retime_s1_93_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[3][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_93_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.420

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sx_data[3][3]       -      sx_data[3][3]  R     (arrival)                         1  0.034   0.000    0.518  
  g44665/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.026    0.545  
  retime_s1_93_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.545  
#------------------------------------------------------------------------------------------------------------
Path 39: MET (0.420 ns) Hold Check with Pin retime_s1_185_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_185_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.014

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.420

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[4][7]        -      sk_data[4][7]  R     (arrival)                         1  0.026   0.000    0.514  
  g44927/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.025    0.539  
  retime_s1_185_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.539  
#-------------------------------------------------------------------------------------------------------------
Path 40: MET (0.420 ns) Hold Check with Pin retime_s1_71_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_71_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.420

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[7][4]       -      sk_data[7][4]  R     (arrival)                          1  0.032   0.000    0.517  
  g44742/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.032   0.031    0.548  
  retime_s1_71_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.022   0.000    0.548  
#-------------------------------------------------------------------------------------------------------------
Path 41: MET (0.421 ns) Hold Check with Pin retime_s1_88_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[0][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_88_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.021
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.021

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.021
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.421

#-------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[0][1]       -      sx_data[0][1]  R     (arrival)                          1  0.038   0.000    0.521  
  g44774/Y            -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.038   0.029    0.550  
  retime_s1_88_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.550  
#-------------------------------------------------------------------------------------------------------------
Path 42: MET (0.421 ns) Hold Check with Pin retime_s1_112_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_112_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.013
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.013

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.013
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.421

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[4][6]        -      sk_data[4][6]  R     (arrival)                         1  0.024   0.000    0.513  
  g44802/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.026    0.539  
  retime_s1_112_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.539  
#-------------------------------------------------------------------------------------------------------------
Path 43: MET (0.421 ns) Hold Check with Pin retime_s1_188_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_188_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.014

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.421

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][2]        -      sk_data[3][2]  R     (arrival)                         1  0.027   0.000    0.515  
  g44932/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.025    0.539  
  retime_s1_188_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.539  
#-------------------------------------------------------------------------------------------------------------
Path 44: MET (0.421 ns) Hold Check with Pin retime_s1_190_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[1][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_190_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.118 (P)    0.000 (I)
            Arrival:=    0.007        0.014

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.037
              Slack:=    0.421

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sx_data[1][1]        -      sx_data[1][1]  R     (arrival)                          1  0.026   0.000    0.514  
  g44936/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.026   0.037    0.551  
  retime_s1_190_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    0.551  
#--------------------------------------------------------------------------------------------------------------
Path 45: MET (0.421 ns) Hold Check with Pin retime_s1_96_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[4][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_96_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.001        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.421

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[4][5]       -      sk_data[4][5]  R     (arrival)                         1  0.027   0.000    0.515  
  g44638/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.025    0.539  
  retime_s1_96_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.539  
#------------------------------------------------------------------------------------------------------------
Path 46: MET (0.421 ns) Hold Check with Pin retime_s1_138_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_138_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.005        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.032
              Slack:=    0.421

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][2]        -      sk_data[7][2]  R     (arrival)                          1  0.032   0.000    0.517  
  g44833/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.032   0.031    0.549  
  retime_s1_138_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.549  
#--------------------------------------------------------------------------------------------------------------
Path 47: MET (0.421 ns) Hold Check with Pin retime_s1_146_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[3][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_146_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.020
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.020

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.020
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.421

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sx_data[3][1]        -      sx_data[3][1]  R     (arrival)                         1  0.037   0.000    0.520  
  g44844/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.037   0.026    0.546  
  retime_s1_146_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.546  
#-------------------------------------------------------------------------------------------------------------
Path 48: MET (0.421 ns) Hold Check with Pin retime_s1_142_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_142_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.421

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][1]        -      sk_data[3][1]  R     (arrival)                         1  0.028   0.000    0.515  
  g44839/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.028   0.025    0.540  
  retime_s1_142_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.540  
#-------------------------------------------------------------------------------------------------------------
Path 49: MET (0.422 ns) Hold Check with Pin retime_s1_94_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sx_data[3][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_94_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.020
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.020

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.020
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.422

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sx_data[3][2]       -      sx_data[3][2]  R     (arrival)                         1  0.036   0.000    0.520  
  g44678/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.036   0.027    0.546  
  retime_s1_94_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.546  
#------------------------------------------------------------------------------------------------------------
Path 50: MET (0.422 ns) Hold Check with Pin retime_s1_155_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_155_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.016
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.016

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.016
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.422

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][3]        -      sk_data[3][3]  R     (arrival)                         1  0.029   0.000    0.516  
  g44858/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.029   0.025    0.541  
  retime_s1_155_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.541  
#-------------------------------------------------------------------------------------------------------------
Path 51: MET (0.423 ns) Hold Check with Pin retime_s1_134_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_134_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.017

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.423

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][4]        -      sk_data[3][4]  R     (arrival)                         1  0.031   0.000    0.517  
  g44828/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.031   0.025    0.541  
  retime_s1_134_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.541  
#-------------------------------------------------------------------------------------------------------------
Path 52: MET (0.423 ns) Hold Check with Pin VALID_data_reg[1][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) s_valid
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.014
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.014

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.014
        Input Delay:+    0.500
          Data Path:+    0.038
              Slack:=    0.423

#-----------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  s_valid                 -      s_valid  R     (arrival)                          1  0.026   0.000    0.514  
  g39987__8428/Y          -      A->Y     F     NAND2_X1B_A9PP140ZTUL_C35          2  0.026   0.020    0.534  
  g43907/Y                -      B->Y     R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.026   0.018    0.552  
  VALID_data_reg[1][0]/D  -      D        R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.019   0.000    0.552  
#-----------------------------------------------------------------------------------------------------------
Path 53: MET (0.423 ns) Hold Check with Pin retime_s1_126_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[7][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_126_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.004        0.017

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.033
              Slack:=    0.423

#--------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  sk_data[7][7]        -      sk_data[7][7]  R     (arrival)                          1  0.032   0.000    0.518  
  g44819/Y             -      B0N->Y         R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.032   0.033    0.551  
  retime_s1_126_reg/D  -      D              R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    0.551  
#--------------------------------------------------------------------------------------------------------------
Path 54: MET (0.423 ns) Hold Check with Pin retime_s1_145_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_145_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.015

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.015
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.423

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][7]        -      sk_data[3][7]  R     (arrival)                         1  0.028   0.000    0.515  
  g44843/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.028   0.027    0.542  
  retime_s1_145_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.542  
#-------------------------------------------------------------------------------------------------------------
Path 55: MET (0.424 ns) Hold Check with Pin retime_s1_175_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_175_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.016
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.016

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.016
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.424

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][4]        -      sk_data[2][4]  R     (arrival)                         1  0.030   0.000    0.516  
  g44902/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.030   0.025    0.541  
  retime_s1_175_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.541  
#-------------------------------------------------------------------------------------------------------------
Path 56: MET (0.425 ns) Hold Check with Pin retime_s1_77_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_77_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.017
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.017

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.017
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.425

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[2][1]       -      sk_data[2][1]  R     (arrival)                         1  0.032   0.000    0.518  
  g44707/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.032   0.026    0.544  
  retime_s1_77_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.544  
#------------------------------------------------------------------------------------------------------------
Path 57: MET (0.426 ns) Hold Check with Pin retime_s1_189_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_189_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.426

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][5]        -      sk_data[2][5]  R     (arrival)                         1  0.033   0.000    0.518  
  g44934/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.033   0.025    0.543  
  retime_s1_189_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 58: MET (0.426 ns) Hold Check with Pin retime_s1_170_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_170_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.426

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][6]        -      sk_data[2][6]  R     (arrival)                         1  0.033   0.000    0.518  
  g44883/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.033   0.025    0.543  
  retime_s1_170_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 59: MET (0.426 ns) Hold Check with Pin retime_s1_144_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_144_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.426

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][1]        -      sk_data[1][1]  R     (arrival)                         1  0.034   0.000    0.519  
  g44845/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.025    0.543  
  retime_s1_144_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 60: MET (0.426 ns) Hold Check with Pin retime_s1_143_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_143_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.426

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][7]        -      sk_data[2][7]  R     (arrival)                         1  0.033   0.000    0.518  
  g44841/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.033   0.025    0.543  
  retime_s1_143_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 61: MET (0.426 ns) Hold Check with Pin retime_s1_187_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_187_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.025
              Slack:=    0.426

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][0]        -      sk_data[1][0]  R     (arrival)                         1  0.034   0.000    0.518  
  g44931/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.025    0.543  
  retime_s1_187_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.543  
#-------------------------------------------------------------------------------------------------------------
Path 62: MET (0.427 ns) Hold Check with Pin retime_s1_44_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_44_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.111 (P)    0.000 (I)
            Arrival:=   -0.000        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.427

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[3][0]       -      sk_data[3][0]  R     (arrival)                         1  0.034   0.000    0.518  
  g44968/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.027    0.545  
  retime_s1_44_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.545  
#------------------------------------------------------------------------------------------------------------
Path 63: MET (0.427 ns) Hold Check with Pin retime_s1_177_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_177_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.021
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.021

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.021
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.427

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][3]        -      sk_data[0][3]  R     (arrival)                         1  0.040   0.000    0.521  
  g44904/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.040   0.026    0.547  
  retime_s1_177_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.547  
#-------------------------------------------------------------------------------------------------------------
Path 64: MET (0.428 ns) Hold Check with Pin retime_s1_140_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_140_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.021
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.021

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.021
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.428

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][0]        -      sk_data[0][0]  R     (arrival)                         1  0.040   0.000    0.522  
  g44836/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.040   0.026    0.547  
  retime_s1_140_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.547  
#-------------------------------------------------------------------------------------------------------------
Path 65: MET (0.428 ns) Hold Check with Pin retime_s1_156_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_156_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.019
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.019

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.019
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.428

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][2]        -      sk_data[1][2]  R     (arrival)                         1  0.035   0.000    0.519  
  g44859/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.035   0.026    0.545  
  retime_s1_156_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.545  
#-------------------------------------------------------------------------------------------------------------
Path 66: MET (0.428 ns) Hold Check with Pin retime_s1_158_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.018
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.018

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.018
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.428

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][3]        -      sk_data[2][3]  R     (arrival)                         1  0.034   0.000    0.518  
  g44862/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.026    0.545  
  retime_s1_158_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.545  
#-------------------------------------------------------------------------------------------------------------
Path 67: MET (0.429 ns) Hold Check with Pin retime_s1_153_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][3]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_153_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.020
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.110 (P)    0.000 (I)
            Arrival:=   -0.002        0.020

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=    0.020
        Input Delay:+    0.500
          Data Path:+    0.026
              Slack:=    0.429

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][3]        -      sk_data[1][3]  R     (arrival)                         1  0.037   0.000    0.520  
  g44854/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.037   0.026    0.546  
  retime_s1_153_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.546  
#-------------------------------------------------------------------------------------------------------------
Path 68: MET (0.429 ns) Hold Check with Pin retime_s1_105_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_105_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.021
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.021

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.021
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.429

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][6]        -      sk_data[3][6]  R     (arrival)                         1  0.039   0.000    0.521  
  g44795/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.039   0.027    0.548  
  retime_s1_105_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.548  
#-------------------------------------------------------------------------------------------------------------
Path 69: MET (0.431 ns) Hold Check with Pin retime_s1_181_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_181_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.022
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.022

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.022
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.431

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[2][2]        -      sk_data[2][2]  R     (arrival)                         1  0.040   0.000    0.522  
  g44915/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.040   0.028    0.550  
  retime_s1_181_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.550  
#-------------------------------------------------------------------------------------------------------------
Path 70: MET (0.431 ns) Hold Check with Pin retime_s1_182_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_182_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.024
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.024

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.024
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.431

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][4]        -      sk_data[0][4]  R     (arrival)                         1  0.044   0.000    0.524  
  g44926/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.044   0.027    0.551  
  retime_s1_182_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.551  
#-------------------------------------------------------------------------------------------------------------
Path 71: MET (0.431 ns) Hold Check with Pin retime_s1_120_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[3][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_120_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.021
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.021

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.021
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.431

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[3][5]        -      sk_data[3][5]  R     (arrival)                         1  0.038   0.000    0.521  
  g44813/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.038   0.029    0.550  
  retime_s1_120_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.550  
#-------------------------------------------------------------------------------------------------------------
Path 72: MET (0.431 ns) Hold Check with Pin retime_s1_110_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_110_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.023
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.023

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.023
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.431

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][7]        -      sk_data[1][7]  R     (arrival)                         1  0.042   0.000    0.523  
  g44800/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.042   0.028    0.551  
  retime_s1_110_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.551  
#-------------------------------------------------------------------------------------------------------------
Path 73: MET (0.432 ns) Hold Check with Pin retime_s1_63_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[2][0]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_63_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.022
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.022

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.022
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.432

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[2][0]       -      sk_data[2][0]  R     (arrival)                         1  0.041   0.000    0.522  
  g44727/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.041   0.029    0.551  
  retime_s1_63_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.551  
#------------------------------------------------------------------------------------------------------------
Path 74: MET (0.432 ns) Hold Check with Pin retime_s1_102_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_102_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.023
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.023

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.023
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.432

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][5]        -      sk_data[1][5]  R     (arrival)                         1  0.042   0.000    0.523  
  g44791/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.042   0.029    0.552  
  retime_s1_102_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.552  
#-------------------------------------------------------------------------------------------------------------
Path 75: MET (0.432 ns) Hold Check with Pin retime_s1_119_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][1]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_119_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.023
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.023

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.023
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.432

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][1]        -      sk_data[0][1]  R     (arrival)                         1  0.043   0.000    0.523  
  g44811/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.043   0.029    0.552  
  retime_s1_119_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.552  
#-------------------------------------------------------------------------------------------------------------
Path 76: MET (0.433 ns) Hold Check with Pin retime_s1_141_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][4]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_141_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.023
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.023

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.023
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.433

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[1][4]        -      sk_data[1][4]  R     (arrival)                         1  0.043   0.000    0.523  
  g44837/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.043   0.029    0.552  
  retime_s1_141_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.552  
#-------------------------------------------------------------------------------------------------------------
Path 77: MET (0.434 ns) Hold Check with Pin retime_s1_92_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[1][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_92_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.025
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.025

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.025
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.434

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[1][6]       -      sk_data[1][6]  R     (arrival)                         1  0.046   0.000    0.525  
  g44676/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.046   0.029    0.553  
  retime_s1_92_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.553  
#------------------------------------------------------------------------------------------------------------
Path 78: MET (0.434 ns) Hold Check with Pin retime_s1_139_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][2]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_139_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.027
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.027

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.027
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.434

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][2]        -      sk_data[0][2]  R     (arrival)                         1  0.049   0.000    0.527  
  g44834/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.049   0.027    0.554  
  retime_s1_139_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.554  
#-------------------------------------------------------------------------------------------------------------
Path 79: MET (0.435 ns) Hold Check with Pin retime_s1_54_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][5]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_54_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.027
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.027

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.027
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.435

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[0][5]       -      sk_data[0][5]  R     (arrival)                         1  0.051   0.000    0.528  
  g44714/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.051   0.027    0.555  
  retime_s1_54_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.555  
#------------------------------------------------------------------------------------------------------------
Path 80: MET (0.436 ns) Hold Check with Pin retime_s1_81_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][7]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_81_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.028
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.028

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.028
        Input Delay:+    0.500
          Data Path:+    0.028
              Slack:=    0.436

#------------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  sk_data[0][7]       -      sk_data[0][7]  R     (arrival)                         1  0.052   0.000    0.528  
  g44760/Y            -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.052   0.027    0.556  
  retime_s1_81_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.556  
#------------------------------------------------------------------------------------------------------------
Path 81: MET (0.438 ns) Hold Check with Pin retime_s1_83_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) s_last
              Clock: (R) CLK
           Endpoint: (R) retime_s1_83_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.016
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.016

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.016
        Input Delay:+    0.500
          Data Path:+    0.051
              Slack:=    0.438

#------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  s_last              -      s_last  R     (arrival)                          1  0.030   0.000    0.516  
  g39217__9945/Y      -      BN->Y   R     NOR2XB_X1M_A9PP140ZTUL_C35         1  0.030   0.023    0.539  
  g44078/Y            -      B0N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.016   0.028    0.567  
  retime_s1_83_reg/D  -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.567  
#------------------------------------------------------------------------------------------------------
Path 82: MET (0.439 ns) Hold Check with Pin retime_s1_167_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) sk_data[0][6]
              Clock: (R) CLK
           Endpoint: (R) retime_s1_167_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.030
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.001        0.030

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.030
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.439

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sk_data[0][6]        -      sk_data[0][6]  R     (arrival)                         1  0.055   0.001    0.530  
  g44879/Y             -      A->Y           R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.055   0.028    0.558  
  retime_s1_167_reg/D  -      D              R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.558  
#-------------------------------------------------------------------------------------------------------------
Path 83: MET (0.485 ns) Hold Check with Pin VALID_data_reg[3][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.027
              Slack:=    0.485

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.002    0.590  
  g45629/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.011    0.601  
  g43896/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.010   0.013    0.614  
  VALID_data_reg[3][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.614  
#--------------------------------------------------------------------------------------------------------
Path 84: MET (0.488 ns) Hold Check with Pin VALID_data_reg[6][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[6][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.029
              Slack:=    0.488

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.003    0.590  
  g45631/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.012    0.603  
  g43901/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.011   0.014    0.617  
  VALID_data_reg[6][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.617  
#--------------------------------------------------------------------------------------------------------
Path 85: MET (0.489 ns) Hold Check with Pin VALID_data_reg[2][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.030
              Slack:=    0.489

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.002    0.590  
  g45628/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.015    0.604  
  g43899/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.013    0.618  
  VALID_data_reg[2][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.618  
#--------------------------------------------------------------------------------------------------------
Path 86: MET (0.491 ns) Hold Check with Pin VALID_data_reg[7][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[7][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.491

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.003    0.590  
  g45638/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.015    0.605  
  g43900/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.013    0.618  
  VALID_data_reg[7][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.618  
#--------------------------------------------------------------------------------------------------------
Path 87: MET (0.491 ns) Hold Check with Pin VALID_data_reg[8][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[8][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.491

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.003    0.591  
  g45657/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.014    0.604  
  g43902/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.014    0.618  
  VALID_data_reg[8][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.618  
#--------------------------------------------------------------------------------------------------------
Path 88: MET (0.491 ns) Hold Check with Pin VALID_data_reg[10][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[10][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.491

#---------------------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  rstn                     -      rstn  R     (arrival)                         12  0.168   0.003    0.591  
  g45663/Y                 -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.014    0.605  
  g43904/Y                 -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.014    0.618  
  VALID_data_reg[10][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.618  
#---------------------------------------------------------------------------------------------------------
Path 89: MET (0.492 ns) Hold Check with Pin VALID_data_reg[11][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[11][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.492

#---------------------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  rstn                     -      rstn  R     (arrival)                         12  0.168   0.003    0.591  
  g45662/Y                 -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.014    0.604  
  g43905/Y                 -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.014    0.618  
  VALID_data_reg[11][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.618  
#---------------------------------------------------------------------------------------------------------
Path 90: MET (0.492 ns) Hold Check with Pin VALID_data_reg[9][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[9][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.127
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.031
              Slack:=    0.492

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.003    0.591  
  g45627/Y                -      A->Y  F     NAND2XB_X1M_A9PP140ZTUL_C35        1  0.168   0.014    0.605  
  g43903/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.012   0.013    0.619  
  VALID_data_reg[9][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.619  
#--------------------------------------------------------------------------------------------------------
Path 91: MET (0.496 ns) Hold Check with Pin VALID_data_reg[5][0]/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) VALID_data_reg[5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.087

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.037
              Slack:=    0.496

#--------------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  rstn                    -      rstn  R     (arrival)                         12  0.168   0.003    0.590  
  g45635/Y                -      A->Y  F     NAND2_X1B_A9PP140ZTUL_C35          1  0.168   0.018    0.608  
  g43898/Y                -      B->Y  R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.019   0.016    0.625  
  VALID_data_reg[5][0]/D  -      D     R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.625  
#--------------------------------------------------------------------------------------------------------
Path 92: MET (0.499 ns) Hold Check with Pin retime_s1_34_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (R) retime_s1_34_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.116 (P)    0.000 (I)
            Arrival:=    0.004        0.087

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    0.034
              Slack:=    0.499

#---------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  rstn                -      rstn  R     (arrival)                        12  0.168   0.003    0.590  
  g44073/Y            -      B->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.168   0.031    0.622  
  retime_s1_34_reg/D  -      D     R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.622  
#---------------------------------------------------------------------------------------------------
Path 93: MET (0.549 ns) Hold Check with Pin retime_s6_81_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s6_81_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.058
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.004        0.058

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.058
        Input Delay:+    0.500
          Data Path:+    0.114
              Slack:=    0.549

#------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  m_ready             -      m_ready  F     (arrival)                         2  0.111   0.002    0.559  
  g39228__8428/Y      -      A->Y     R     NAND3_X1M_A9PP140ZTUL_C35         4  0.111   0.090    0.650  
  g46606/Y            -      B0->Y    R     OA21_X1M_A9PP140ZTUL_C35          1  0.092   0.022    0.672  
  retime_s6_81_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.672  
#------------------------------------------------------------------------------------------------------
Path 94: MET (0.551 ns) Hold Check with Pin retime_s3_264_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s3_264_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.058
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.001        0.058

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.058
        Input Delay:+    0.500
          Data Path:+    0.113
              Slack:=    0.551

#-------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  m_ready              -      m_ready  F     (arrival)                         2  0.111   0.002    0.559  
  g39228__8428/Y       -      A->Y     R     NAND3_X1M_A9PP140ZTUL_C35         4  0.111   0.090    0.649  
  g46608/Y             -      B0->Y    R     OA21_X1M_A9PP140ZTUL_C35          1  0.092   0.021    0.671  
  retime_s3_264_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.671  
#-------------------------------------------------------------------------------------------------------
Path 95: MET (0.552 ns) Hold Check with Pin retime_s4_153_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s4_153_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.058
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.112 (P)    0.000 (I)
            Arrival:=    0.000        0.058

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.058
        Input Delay:+    0.500
          Data Path:+    0.114
              Slack:=    0.552

#-------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  m_ready              -      m_ready  F     (arrival)                         2  0.111   0.002    0.559  
  g39228__8428/Y       -      A->Y     R     NAND3_X1M_A9PP140ZTUL_C35         4  0.111   0.090    0.650  
  g46607/Y             -      B0->Y    R     OA21_X1M_A9PP140ZTUL_C35          1  0.092   0.022    0.671  
  retime_s4_153_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.671  
#-------------------------------------------------------------------------------------------------------
Path 96: MET (0.568 ns) Hold Check with Pin retime_s1_21_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s1_21_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.059
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.002        0.059

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.059
        Input Delay:+    0.500
          Data Path:+    0.130
              Slack:=    0.568

#------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  m_ready             -      m_ready  R     (arrival)                         2  0.112   0.002    0.561  
  g39228__8428/Y      -      A->Y     F     NAND3_X1M_A9PP140ZTUL_C35         4  0.112   0.075    0.636  
  g40365/Y            -      A->Y     R     NAND2XB_X1M_A9PP140ZTUL_C35       2  0.091   0.035    0.671  
  g43894/Y            -      A->Y     R     OR2_X1B_A9PP140ZTUL_C35           1  0.026   0.018    0.689  
  retime_s1_21_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.007   0.000    0.689  
#------------------------------------------------------------------------------------------------------
Path 97: MET (0.639 ns) Hold Check with Pin retime_s2_95_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s2_95_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.058
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.058

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.124
       Launch Clock:=    0.058
        Input Delay:+    0.500
          Data Path:+    0.205
              Slack:=    0.639

#------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  m_ready             -      m_ready  F     (arrival)                         2  0.111   0.002    0.560  
  g39821__6783/Y      -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35         2  0.111   0.067    0.627  
  g45875/Y            -      A->Y     F     INV_X1M_A9PP140ZTUL_C35          23  0.067   0.102    0.729  
  g2/Y                -      A0->Y    R     OAI2XB1_X1M_A9PP140ZTUL_C35       1  0.145   0.034    0.763  
  retime_s2_95_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.763  
#------------------------------------------------------------------------------------------------------
Path 98: MET (0.642 ns) Hold Check with Pin retime_s5_125_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s5_125_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.059
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.113 (P)    0.000 (I)
            Arrival:=    0.002        0.059

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.059
        Input Delay:+    0.500
          Data Path:+    0.204
              Slack:=    0.642

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  m_ready                          -      m_ready  R     (arrival)                         2  0.112   0.002    0.561  
  g39228__8428/Y                   -      A->Y     F     NAND3_X1M_A9PP140ZTUL_C35         4  0.112   0.075    0.636  
  g40365/Y                         -      A->Y     R     NAND2XB_X1M_A9PP140ZTUL_C35       2  0.091   0.035    0.671  
  g42730/Y                         -      S0->Y    R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.026    0.697  
  cts_opt_inst_FE_PHC986_n_2312/Y  -      A->Y     R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.017   0.066    0.763  
  retime_s5_125_reg/D              -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.763  
#-------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.656 ns) Hold Check with Pin retime_s1_23_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s1_23_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.059
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.115 (P)    0.000 (I)
            Arrival:=    0.004        0.059

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.059
        Input Delay:+    0.500
          Data Path:+    0.219
              Slack:=    0.656

#------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  m_ready             -      m_ready  R     (arrival)                         2  0.112   0.002    0.561  
  g39821__6783/Y      -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35         2  0.112   0.065    0.626  
  g46525/Y            -      AN->Y    F     NOR2B_X1M_A9PP140ZTUL_C35        32  0.072   0.119    0.745  
  g43895/Y            -      A->Y     R     NAND2XB_X1M_A9PP140ZTUL_C35       1  0.166   0.033    0.778  
  retime_s1_23_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.778  
#------------------------------------------------------------------------------------------------------
Path 100: MET (0.660 ns) Hold Check with Pin retime_s3_318_reg/CK->D
               View: bc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (R) retime_s3_318_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
         Drv Adjust:+    0.000        0.058
        Src Latency:+   -0.111        0.000
        Net Latency:+    0.117 (P)    0.000 (I)
            Arrival:=    0.006        0.058

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.124
       Launch Clock:=    0.058
        Input Delay:+    0.500
          Data Path:+    0.227
              Slack:=    0.660

#-------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  m_ready              -      m_ready  F     (arrival)                         2  0.111   0.002    0.560  
  g39821__6783/Y       -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35         2  0.111   0.067    0.627  
  g45875/Y             -      A->Y     F     INV_X1M_A9PP140ZTUL_C35          23  0.067   0.102    0.729  
  g45583/Y             -      S0->Y    R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.145   0.056    0.785  
  retime_s3_318_reg/D  -      D        R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.785  
#-------------------------------------------------------------------------------------------------------

