

================================================================
== Vitis HLS Report for 'B_IO_L2_in_1_x0'
================================================================
* Date:           Sun Sep 18 13:57:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |  min  |    max   |   Type  |
    +---------+----------+----------+-----------+-------+----------+---------+
    |    52227|  25313283|  0.174 ms|  84.369 ms|  52227|  25313283|     none|
    +---------+----------+----------+-----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles)  | Iteration |  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3     |    43008|  25304064|  14 ~ 8237|          -|          -|   3072|        no|
        | + B_IO_L2_in_1_x0_loop_4                                                  |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_1_x0_loop_5                                                |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_1_x0_loop_6                                                |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_1_x0_loop_7_B_IO_L2_in_1_x0_loop_8                           |     8192|      8192|        129|        128|        128|     64|       yes|
        | + B_IO_L2_in_1_x0_loop_12                                                 |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_1_x0_loop_13                                               |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_1_x0_loop_14                                               |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_1_x0_loop_15_B_IO_L2_in_1_x0_loop_16                         |     8192|      8192|        129|        128|        128|     64|       yes|
        |- B_IO_L2_in_1_x0_loop_20_B_IO_L2_in_1_x0_loop_21_B_IO_L2_in_1_x0_loop_22  |     9216|      9216|         18|         18|         80|    512|       yes|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      597|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       43|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|     2010|     -|
|Register             |        -|      -|     1046|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1046|     2650|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U38  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_ping_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     2|  256|     1|          512|
    |local_B_pong_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     2|  256|     1|          512|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  0|   0|    0|     4|  512|     2|         1024|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1366_fu_1071_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1367_fu_1132_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_1368_fu_945_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1369_fu_970_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1370_fu_795_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1371_fu_820_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1372_fu_916_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1373_fu_898_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1374_fu_844_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln691_1375_fu_766_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1376_fu_748_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_666_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln890_277_fu_1059_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln890_278_fu_933_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_279_fu_783_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_280_fu_862_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln890_281_fu_593_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_1138_p2                 |         +|   0|  0|  17|          10|           1|
    |c3_95_fu_910_p2                      |         +|   0|  0|  12|           4|           1|
    |c3_96_fu_760_p2                      |         +|   0|  0|  12|           4|           1|
    |add_i_i611_cast_fu_607_p2            |         -|   0|  0|  13|           6|           6|
    |add_i_i611_cast_mid1_fu_703_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln1343_1_fu_660_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1343_fu_642_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln1344_fu_689_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_1108_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state100_pp2_stage90_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state145_pp4_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_pp5_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1345_fu_654_p2                |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln1356_fu_742_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1424_fu_892_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln886_26_fu_737_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln886_fu_887_p2                 |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890108_fu_619_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1384_fu_1065_p2           |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln890_1385_fu_1077_p2           |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln890_1386_fu_1102_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1387_fu_939_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1388_fu_922_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1389_fu_904_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1390_fu_789_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1391_fu_772_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1392_fu_754_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1393_fu_951_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1394_fu_801_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_613_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state142_pp3_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1     |        or|   0|  0|   2|           1|           1|
    |or_ln1343_fu_632_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1344_1_fu_684_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1344_fu_672_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1500_fu_1114_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_850_p2                   |        or|   0|  0|   2|           1|           1|
    |c2_V_80_fu_854_p3                    |    select|   0|  0|   8|           1|           1|
    |select_ln1343_1_fu_648_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln1343_fu_625_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln1344_fu_709_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln1500_fu_1120_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln691_39_fu_826_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_976_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln890_316_fu_1083_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_317_fu_1144_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln890_318_fu_957_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_319_fu_807_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_320_fu_868_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_717_p3               |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|   2|           2|           1|
    |arb_fu_839_p2                        |       xor|   0|  0|   2|           2|           1|
    |xor_ln1343_fu_637_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln1344_fu_678_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_1096_p2                 |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 597|         283|         219|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+-----+-----------+
    |                   Name                   |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                 |  1528|        288|    1|        288|
    |ap_done                                   |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                   |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                   |     9|          2|    1|          2|
    |ap_phi_mux_c4_V_81_phi_fu_370_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c4_V_phi_fu_438_p4             |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_119_phi_fu_461_p4         |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_120_phi_fu_393_p4         |     9|          2|    2|          4|
    |ap_phi_mux_c6_V_111_phi_fu_404_p4         |     9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_472_p4             |     9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten9_phi_fu_450_p4  |     9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_382_p4   |     9|          2|    7|         14|
    |arb_30_reg_319                            |     9|          2|    1|          2|
    |c1_V_reg_293                              |     9|          2|    3|          6|
    |c2_V_reg_331                              |     9|          2|    8|         16|
    |c3_94_reg_343                             |     9|          2|    4|          8|
    |c3_reg_411                                |     9|          2|    4|          8|
    |c4_V_80_reg_423                           |     9|          2|    2|          4|
    |c4_V_81_reg_366                           |     9|          2|    2|          4|
    |c4_V_82_reg_355                           |     9|          2|    2|          4|
    |c4_V_reg_434                              |     9|          2|    2|          4|
    |c5_V_119_reg_457                          |     9|          2|    2|          4|
    |c5_V_120_reg_389                          |     9|          2|    2|          4|
    |c5_V_reg_490                              |     9|          2|    2|          4|
    |c6_V_111_reg_400                          |     9|          2|    6|         12|
    |c6_V_reg_468                              |     9|          2|    6|         12|
    |c7_V_reg_512                              |     9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_1_x010_blk_n            |     9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_2_x011_blk_n            |     9|          2|    1|          2|
    |fifo_B_PE_0_1_x066_blk_n                  |     9|          2|    1|          2|
    |fifo_B_PE_0_1_x066_din                    |    97|         20|   32|        640|
    |indvar_flatten17_reg_281                  |     9|          2|   11|         22|
    |indvar_flatten37_reg_270                  |     9|          2|   12|         24|
    |indvar_flatten45_reg_501                  |     9|          2|   10|         20|
    |indvar_flatten58_reg_479                  |     9|          2|   10|         20|
    |indvar_flatten9_reg_446                   |     9|          2|    7|         14|
    |indvar_flatten_reg_378                    |     9|          2|    7|         14|
    |local_B_ping_V_address0                   |    14|          3|    1|          3|
    +------------------------------------------+------+-----------+-----+-----------+
    |Total                                     |  2010|        393|  185|       1237|
    +------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_i_i611_cast_reg_1182      |    3|   0|    6|          3|
    |add_ln691_1367_reg_1463       |    4|   0|    4|          0|
    |add_ln691_1372_reg_1367       |    2|   0|    2|          0|
    |add_ln691_1375_reg_1253       |    2|   0|    2|          0|
    |add_ln890_277_reg_1440        |   10|   0|   10|          0|
    |add_ln890_278_reg_1376        |    7|   0|    7|          0|
    |add_ln890_279_reg_1262        |    7|   0|    7|          0|
    |add_ln890_281_reg_1177        |   12|   0|   12|          0|
    |and_ln1343_1_reg_1202         |    1|   0|    1|          0|
    |and_ln1344_reg_1211           |    1|   0|    1|          0|
    |ap_CS_fsm                     |  287|   0|  287|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1       |    1|   0|    1|          0|
    |arb_30_reg_319                |    1|   0|    1|          0|
    |c1_V_reg_293                  |    3|   0|    3|          0|
    |c2_V_reg_331                  |    8|   0|    8|          0|
    |c3_94_reg_343                 |    4|   0|    4|          0|
    |c3_reg_411                    |    4|   0|    4|          0|
    |c4_V_80_reg_423               |    2|   0|    2|          0|
    |c4_V_81_reg_366               |    2|   0|    2|          0|
    |c4_V_82_reg_355               |    2|   0|    2|          0|
    |c4_V_reg_434                  |    2|   0|    2|          0|
    |c5_V_119_reg_457              |    2|   0|    2|          0|
    |c5_V_120_reg_389              |    2|   0|    2|          0|
    |c5_V_reg_490                  |    2|   0|    2|          0|
    |c6_V_111_reg_400              |    6|   0|    6|          0|
    |c6_V_reg_468                  |    6|   0|    6|          0|
    |c7_V_reg_512                  |    4|   0|    4|          0|
    |empty_reg_1458                |    3|   0|    3|          0|
    |icmp_ln890108_reg_1191        |    1|   0|    1|          0|
    |icmp_ln890_1387_reg_1381      |    1|   0|    1|          0|
    |icmp_ln890_1388_reg_1372      |    1|   0|    1|          0|
    |icmp_ln890_1389_reg_1358      |    1|   0|    1|          0|
    |icmp_ln890_1390_reg_1267      |    1|   0|    1|          0|
    |icmp_ln890_1391_reg_1258      |    1|   0|    1|          0|
    |icmp_ln890_1392_reg_1244      |    1|   0|    1|          0|
    |indvar_flatten17_reg_281      |   11|   0|   11|          0|
    |indvar_flatten37_reg_270      |   12|   0|   12|          0|
    |indvar_flatten45_reg_501      |   10|   0|   10|          0|
    |indvar_flatten58_reg_479      |   10|   0|   10|          0|
    |indvar_flatten9_reg_446       |    7|   0|    7|          0|
    |indvar_flatten_reg_378        |    7|   0|    7|          0|
    |intra_trans_en_reg_305        |    1|   0|    1|          0|
    |or_ln1344_reg_1207            |    1|   0|    1|          0|
    |p_Result_0_0_1_reg_1291       |   32|   0|   32|          0|
    |p_Result_0_0_2_reg_1296       |   32|   0|   32|          0|
    |p_Result_0_0_3_reg_1301       |   32|   0|   32|          0|
    |p_Result_0_0_4_reg_1306       |   32|   0|   32|          0|
    |p_Result_0_0_5_reg_1311       |   32|   0|   32|          0|
    |p_Result_0_0_6_reg_1316       |   32|   0|   32|          0|
    |p_Result_0_0_7_reg_1321       |   32|   0|   32|          0|
    |p_Result_4545_0_0_1_reg_1405  |   32|   0|   32|          0|
    |p_Result_4545_0_0_2_reg_1410  |   32|   0|   32|          0|
    |p_Result_4545_0_0_3_reg_1415  |   32|   0|   32|          0|
    |p_Result_4545_0_0_4_reg_1420  |   32|   0|   32|          0|
    |p_Result_4545_0_0_5_reg_1425  |   32|   0|   32|          0|
    |p_Result_4545_0_0_6_reg_1430  |   32|   0|   32|          0|
    |p_Result_4545_0_0_7_reg_1435  |   32|   0|   32|          0|
    |select_ln1344_reg_1216        |    3|   0|    6|          3|
    |select_ln691_39_reg_1281      |    6|   0|    6|          0|
    |select_ln691_reg_1395         |    6|   0|    6|          0|
    |select_ln890_316_reg_1448     |    2|   0|    2|          0|
    |select_ln890_317_reg_1468     |   10|   0|   10|          0|
    |select_ln890_318_reg_1385     |    2|   0|    2|          0|
    |select_ln890_319_reg_1271     |    2|   0|    2|          0|
    |select_ln890_reg_1222         |    3|   0|    3|          0|
    |tmp_s_reg_1473                |   32|   0|   32|          0|
    |trunc_ln674_13_reg_1286       |   32|   0|   32|          0|
    |trunc_ln674_reg_1400          |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1046|   0| 1052|          6|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|fifo_B_B_IO_L2_in_1_x010_dout     |   in|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_2_x011_din      |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_B_IO_L2_in_2_x011_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_B_IO_L2_in_2_x011_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_PE_0_1_x066_din            |  out|   32|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
|fifo_B_PE_0_1_x066_full_n         |   in|    1|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
|fifo_B_PE_0_1_x066_write          |  out|    1|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

