<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>XPU-DSAM7S: src/inc/fpga.hpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_c3cf2c74c7940f3e35baf1198f30407c.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_0ac38a7dae44175058684dd30d12e64d.html">inc</a>
  </div>
</div>
</div>
<h1>fpga.hpp</h1><a href="fpga_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#ifndef _FPGA_HPP_INCLUDED</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span><span class="preprocessor">#define _FPGA_HPP_INCLUDED</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span>
<a name="l00004"></a>00004 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00005"></a>00005 <span class="comment">//      Definitions</span>
<a name="l00006"></a>00006 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00009"></a>00009 <span class="comment">// FPGA JTAG</span>
<a name="l00010"></a><a class="code" href="fpga_8hpp.html#817a103db781bb066e1a3985c2d68adc">00010</a> <span class="preprocessor">#define FPGA_JTAG_TCK           AT91C_PIO_PA1      // output</span>
<a name="l00011"></a><a class="code" href="fpga_8hpp.html#dd695ecabb5d527fb9d067959824556d">00011</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_JTAG_TMS           AT91C_PIO_PA2      // output</span>
<a name="l00012"></a><a class="code" href="fpga_8hpp.html#746e52f7616748d9b43ef68fc8f42342">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_JTAG_TDI           AT91C_PIO_PA3      // output</span>
<a name="l00013"></a><a class="code" href="fpga_8hpp.html#6042a89b4372ca06b56cf1eda4b127fb">00013</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_JTAG_TDO           AT91C_PIO_PA23     // input</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00016"></a>00016 <span class="comment">// FPGA I/O</span>
<a name="l00017"></a><a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">00017</a> <span class="preprocessor">#define FPGA_RESET              AT91C_PIO_PA7      // Output</span>
<a name="l00018"></a><a class="code" href="fpga_8hpp.html#f1d49212ed30d391131337b796cd40af">00018</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_A0                 AT91C_PIO_PA24     // Output</span>
<a name="l00019"></a><a class="code" href="fpga_8hpp.html#832931f52c17bb76648efa17faf13a5b">00019</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_A1                 AT91C_PIO_PA25     // Output</span>
<a name="l00020"></a><a class="code" href="fpga_8hpp.html#1622aadc5e38c7f6dc4703a57accffe2">00020</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_A2                 AT91C_PIO_PA26     // Output</span>
<a name="l00021"></a><a class="code" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">00021</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_RDn                AT91C_PIO_PA27     // Output</span>
<a name="l00022"></a><a class="code" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">00022</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_WRn                AT91C_PIO_PA28     // Output</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a><a class="code" href="fpga_8hpp.html#81a22a4dd9723e0e09db055cfeef48b3">00024</a> <span class="preprocessor">#define FPGA_INTn               AT91C_PIO_PA20     // Input</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a><a class="code" href="fpga_8hpp.html#3fc2660cb4ebb5db550adc26695218c5">00026</a> <span class="preprocessor">#define FPGA_D0                 AT91C_PIO_PA8      // Input/Output</span>
<a name="l00027"></a><a class="code" href="fpga_8hpp.html#7813c77b0dcb63f684c0d9c622ad2029">00027</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D1                 AT91C_PIO_PA9      // Input/Output</span>
<a name="l00028"></a><a class="code" href="fpga_8hpp.html#7713edbe3eb75ad68cae9d42226bf636">00028</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D2                 AT91C_PIO_PA10     // Input/Output</span>
<a name="l00029"></a><a class="code" href="fpga_8hpp.html#2489ccea66b2acbdb98fff71fee353e0">00029</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D3                 AT91C_PIO_PA11     // Input/Output</span>
<a name="l00030"></a><a class="code" href="fpga_8hpp.html#1c5cc7f148ad378ef0d0defaf9e648c9">00030</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D4                 AT91C_PIO_PA12     // Input/Output</span>
<a name="l00031"></a><a class="code" href="fpga_8hpp.html#e2cfa50cb919b8184ac30efef4df88be">00031</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D5                 AT91C_PIO_PA13     // Input/Output</span>
<a name="l00032"></a><a class="code" href="fpga_8hpp.html#f03750c079a6a05bdb15afb68cdd7084">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D6                 AT91C_PIO_PA14     // Input/Output</span>
<a name="l00033"></a><a class="code" href="fpga_8hpp.html#3c2c040f3804f205178ad1c36eff377d">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define FPGA_D7                 AT91C_PIO_PA15     // Input/Output</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a><a class="code" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">00035</a> <span class="preprocessor">#define FPGA_DATA \</span>
<a name="l00036"></a>00036 <span class="preprocessor">    ( FPGA_D0 | FPGA_D1 | FPGA_D2 | FPGA_D3 \</span>
<a name="l00037"></a>00037 <span class="preprocessor">    | FPGA_D4 | FPGA_D5 | FPGA_D6 | FPGA_D7 )</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a><a class="code" href="fpga_8hpp.html#9bddf0e9b5cec29bb30001650d19cf55">00039</a> <span class="preprocessor">#define FPGA_ADDR \</span>
<a name="l00040"></a>00040 <span class="preprocessor">    ( FPGA_A0 | FPGA_A1 | FPGA_A2 )</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00043"></a>00043 <span class="keyword">enum</span> <span class="comment">// FPGA Read registers</span>
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045     <span class="comment">// Page independent</span>
<a name="l00046"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65">00046</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65">XPI_R_INT_REQUEST</a>          = 0, <span class="comment">// D5..0: CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00047"></a>00047     <span class="comment">// Page 0</span>
<a name="l00048"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128">00048</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128">XPI_R_P0_SC_CTX</a>            = 1, <span class="comment">// D7..0= CTX data</span>
<a name="l00049"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2">00049</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2">XPI_R_P0_SC_CRX</a>            = 2, <span class="comment">// D7..0= CRX data</span>
<a name="l00050"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7">00050</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7">XPI_R_P0_SC_EIRQ</a>           = 3, <span class="comment">// D0= EIRQ</span>
<a name="l00051"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0">00051</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0">XPI_R_P0_FC_FDFA</a>           = 4, <span class="comment">// D5= FCA5 .. D2= FCA0, D1= FCD1, D0= FCD0</span>
<a name="l00052"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000">00052</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000">XPI_R_P0_FC_SENSE</a>          = 5, <span class="comment">// D0= SENSE</span>
<a name="l00053"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">00053</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">XPI_R_P0_FC_STATUS</a>         = 6, <span class="comment">// D3= SENSE, D2= FCE, D1= FCD, D0= FCC</span>
<a name="l00054"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657">00054</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657">XPI_R_P0_GLB_STATUS</a>        = 7, <span class="comment">// D1= EIRQ, D0= MCPU</span>
<a name="l00055"></a>00055     <span class="comment">// Page 1</span>
<a name="l00056"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266">00056</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266">XPI_R_P1_IRQ_ENABLE</a>        = 1, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00057"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248">00057</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248">XPI_R_P1_MAGIC_LSB</a>         = 4, <span class="comment">// D7..0= '10101010' (0xAA)</span>
<a name="l00058"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2">00058</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2">XPI_R_P1_MAGIC_MSB</a>         = 5, <span class="comment">// D7..0= '00010001' (0x11)</span>
<a name="l00059"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a">00059</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a">XPI_R_P1_BOARD_POS</a>         = 7, <span class="comment">// D5..0= KA5..0</span>
<a name="l00060"></a>00060     <span class="comment">// Page 2</span>
<a name="l00061"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011">00061</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011">XPI_R_P2_PCM_ACK</a>           = 0, <span class="comment">// Dummy read (data should be ignored)</span>
<a name="l00062"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393">00062</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393">XPI_R_P2_PCM_R0</a>            = 4, <span class="comment">// D7..0= PCM data</span>
<a name="l00063"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117">00063</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117">XPI_R_P2_PCM_R1</a>            = 5, <span class="comment">// D7..0= PCM data</span>
<a name="l00064"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb">00064</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb">XPI_R_P2_PCM_T0</a>            = 6, <span class="comment">// D7..0= PCM data</span>
<a name="l00065"></a><a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451">00065</a>     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451">XPI_R_P2_PCM_T1</a>            = 7  <span class="comment">// D7..0= PCM data</span>
<a name="l00066"></a>00066     };
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00069"></a>00069 <span class="keyword">enum</span> <span class="comment">// FPGA Write registers</span>
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="comment">// Page independent</span>
<a name="l00072"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">00072</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>            = 0, <span class="comment">// D1..0= A4..3</span>
<a name="l00073"></a>00073     <span class="comment">// Page 0</span>
<a name="l00074"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa">00074</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa">XPI_W_P0_IRQ_ENABLE</a>        = 1, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00075"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21">00075</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21">XPI_W_P0_IRQ_DISABLE</a>       = 2, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00076"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6">00076</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6">XPI_W_P0_LED_SET</a>           = 3, <span class="comment">// D2= LED_R, D1= LED_Y, D0= LED_G</span>
<a name="l00077"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d">00077</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d">XPI_W_P0_LED_CLEAR</a>         = 4, <span class="comment">// D2= LED_R, D1= LED_Y, D0= LED_G</span>
<a name="l00078"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">00078</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>        = 5, <span class="comment">// D2= FCE, D1= FCD, D0= FCC</span>
<a name="l00079"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba">00079</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba">XPI_W_P0_GLB_CONTROL</a>       = 7, <span class="comment">// D0= MCPU</span>
<a name="l00080"></a>00080     <span class="comment">// Page 1</span>
<a name="l00081"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808">00081</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808">XPI_W_P1_SC_CTX_DATA</a>       = 1, <span class="comment">// D7..0= CTX data</span>
<a name="l00082"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70">00082</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70">XPI_W_P1_SC_CTX_INCFIFO</a>    = 2, <span class="comment">// D7..0= ignored; inc FIFO &amp; enable CTXE</span>
<a name="l00083"></a>00083     <span class="comment">// Page 2</span>
<a name="l00084"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968">00084</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968">XPI_W_P2_PCM_R0</a>            = 4, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00085"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82">00085</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82">XPI_W_P2_PCM_R1</a>            = 5, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00086"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122">00086</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122">XPI_W_P2_PCM_T0</a>            = 6, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00087"></a><a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b">00087</a>     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b">XPI_W_P2_PCM_T1</a>            = 7  <span class="comment">// D5..0= PCM time slot</span>
<a name="l00088"></a>00088     };
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00091"></a>00091 <span class="keyword">enum</span> <span class="comment">// FPGA Register Bitmap</span>
<a name="l00092"></a>00092 {
<a name="l00093"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61">00093</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61">XPI_IRQ_CTXE</a>        = 0x20, <span class="comment">// CTX empty</span>
<a name="l00094"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed">00094</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed">XPI_IRQ_PCM</a>         = 0x10, <span class="comment">// PCM frame sync</span>
<a name="l00095"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99">00095</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99">XPI_IRQ_EIRQ</a>        = 0x08, <span class="comment">// EIRQ changed event</span>
<a name="l00096"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23">00096</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23">XPI_IRQ_CRX</a>         = 0x04, <span class="comment">// CRX data received event</span>
<a name="l00097"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29">00097</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29">XPI_IRQ_CTX</a>         = 0x02, <span class="comment">// CTX data received event</span>
<a name="l00098"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2">00098</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2">XPI_IRQ_FC</a>          = 0x01, <span class="comment">// FC data received event</span>
<a name="l00099"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83">00099</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83">XPI_LED_R</a>           = 0x04, <span class="comment">// Red LED</span>
<a name="l00100"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930">00100</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930">XPI_LED_Y</a>           = 0x02, <span class="comment">// Yellow LED</span>
<a name="l00101"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70">00101</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70">XPI_LED_G</a>           = 0x01, <span class="comment">// Green LED</span>
<a name="l00102"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">00102</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">XPI_FC_SENSE</a>        = 0x08, <span class="comment">// SENSE bit</span>
<a name="l00103"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">00103</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">XPI_FC_FCE</a>          = 0x04, <span class="comment">// FCE bit</span>
<a name="l00104"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">00104</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">XPI_FC_FCD</a>          = 0x02, <span class="comment">// FCD bit</span>
<a name="l00105"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">00105</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">XPI_FC_FCC</a>          = 0x01, <span class="comment">// FCC bit</span>
<a name="l00106"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e">00106</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e">XPI_GLB_MCPU</a>        = 0x01, <span class="comment">// MCPU bit</span>
<a name="l00107"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef">00107</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef">XPI_GLB_EIRQ</a>        = 0x02, <span class="comment">// EIRQ bit</span>
<a name="l00108"></a><a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709">00108</a>     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709">XPI_GLB_MCTX_BUSY</a>   = 0x04, <span class="comment">// MCTX_BUSY bit</span>
<a name="l00109"></a>00109     };
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="comment">//------------------------------------------------------------------------------</span>
<a name="l00112"></a>00112 <span class="comment">// FPGA I/O methods</span>
<a name="l00113"></a>00113 
<a name="l00114"></a><a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">00114</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a>( <span class="keywordtype">void</span> )
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116     AT91F_PIO_OutputEnable( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">FPGA_DATA</a> );
<a name="l00117"></a>00117     }
<a name="l00118"></a>00118 
<a name="l00119"></a><a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">00119</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a>( <span class="keywordtype">void</span> )
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121     AT91F_PIO_OutputDisable( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">FPGA_DATA</a> );
<a name="l00122"></a>00122     }
<a name="l00123"></a>00123 
<a name="l00124"></a><a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">00124</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> addr, <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> data )
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     AT91F_PIO_ForceOutput( AT91C_BASE_PIOA,
<a name="l00127"></a>00127         <a class="code" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">FPGA_RDn</a> | ( ( addr &amp; 0x7 ) &lt;&lt; 24 ) | ( ( data &amp; 0xFF ) &lt;&lt; 8 )
<a name="l00128"></a>00128         );
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">FPGA_WRn</a> );
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 
<a name="l00135"></a><a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">00135</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> addr )
<a name="l00136"></a>00136 {
<a name="l00137"></a>00137     AT91F_PIO_ForceOutput( AT91C_BASE_PIOA,
<a name="l00138"></a>00138         <a class="code" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">FPGA_WRn</a> | ( ( addr &amp; 0x7 ) &lt;&lt; 24 )
<a name="l00139"></a>00139         );
<a name="l00140"></a>00140     
<a name="l00141"></a>00141     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> data = ( AT91F_PIO_GetInput( AT91C_BASE_PIOA ) &gt;&gt; 8 ) &amp; 0xFF;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">FPGA_RDn</a> );
<a name="l00146"></a>00146 
<a name="l00147"></a>00147     <span class="keywordflow">return</span> data;
<a name="l00148"></a>00148     }
<a name="l00149"></a>00149 
<a name="l00150"></a><a class="code" href="fpga_8hpp.html#cac79b5f043fff8ed106d7dd5307f4cd">00150</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8hpp.html#cac79b5f043fff8ed106d7dd5307f4cd">FPGA_SetReset</a>( <span class="keywordtype">bool</span> reset = <span class="keyword">true</span> )
<a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <span class="keywordflow">if</span> ( reset )
<a name="l00153"></a>00153         AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00154"></a>00154     <span class="keywordflow">else</span>
<a name="l00155"></a>00155         AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00156"></a>00156     }
<a name="l00157"></a>00157 
<a name="l00158"></a><a class="code" href="fpga_8hpp.html#e5b55ceddf6a33085052f1844ea59647">00158</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="fpga_8hpp.html#e5b55ceddf6a33085052f1844ea59647">FPGA_IsReset</a>( <span class="keywordtype">void</span> )
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="common_8h.html#0c7779daa8274056a6abd444c2089ade">ISSET</a>( AT91F_PIO_GetInput( AT91C_BASE_PIOA ), <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00161"></a>00161     }
<a name="l00162"></a>00162 
<a name="l00163"></a><a class="code" href="fpga_8hpp.html#e5b14b685c12e00e21d8f726c1c805bb">00163</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8hpp.html#e5b14b685c12e00e21d8f726c1c805bb">FPGA_PulseReset</a>( <span class="keywordtype">void</span> )
<a name="l00164"></a>00164 {
<a name="l00165"></a>00165     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00166"></a>00166     
<a name="l00167"></a>00167     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00170"></a>00170     }
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code" href="fpga_8cpp.html#6ec2141bcc427ee6a3c18bdb187846d3">FPGA_FC_Command</a>( <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> cmd );
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 <span class="preprocessor">#endif // _FPGA_HPP_INCLUDED</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Mar 10 02:42:32 2008 for XPU-DSAM7S by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
