Fitter Status : Successful - Sat Jun 23 02:35:45 2018
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Lite Edition
Revision Name : LVDS_echo_FPGA1_4bit
Top-level Entity Name : LVDS_echo_FPGA12_qsys
Family : Cyclone IV E
Device : EP4CE22F17C6
Timing Models : Final
Total logic elements : 14,387 / 22,320 ( 64 % )
    Total combinational functions : 11,589 / 22,320 ( 52 % )
    Dedicated logic registers : 9,858 / 22,320 ( 44 % )
Total registers : 9870
Total pins : 36 / 154 ( 23 % )
Total virtual pins : 0
Total memory bits : 277,440 / 608,256 ( 46 % )
Embedded Multiplier 9-bit elements : 0 / 132 ( 0 % )
Total PLLs : 4 / 4 ( 100 % )
