ARM GAS  /tmp/ccttrCR3.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"app.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Src/app.c"
  25              		.section	.text.LL_Buffer_addr_start,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	LL_Buffer_addr_start:
  32              	.LVL0:
  33              	.LFB2660:
  34              		.file 2 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
ARM GAS  /tmp/ccttrCR3.s 			page 2


  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <assert.h>
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup User I/O Return Values & Callback Event Types
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Epoch Blocks
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  /tmp/ccttrCR3.s 			page 3


  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,                 /**< */
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0),   /**< First EpochBlock of an Epoch */
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),     /**< Last EpochBlock of an Epoch */
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),          /**< Item is an Epoch Blob */
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),       /**< Last EpochBlock */
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),       /**< Pure HW EpochBlock */
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),       /**< Pure SW EpochBlock */
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),        /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),      /**< ATON lib internal EpochBlock (used to impleme
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob_encrypted = (0x1 << 8) /**< The blob is encrypted and must be decrypted o
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for User Callbacks
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
ARM GAS  /tmp/ccttrCR3.s 			page 4


 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if - in case this epoch is a blob (see above) - the blob is encrypted
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
ARM GAS  /tmp/ccttrCR3.s 			page 5


 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Input, Output, and Internal Buffers
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT2 = 2,
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT2 = 3,
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT4 = 4,
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT4 = 5,
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 6,
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 7,
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 8,
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 9,
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 10,
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 11,
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 12,
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 13,
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 14,
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 15,
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 16,
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 17,
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 18,
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 19,
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 20,
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
ARM GAS  /tmp/ccttrCR3.s 			page 6


 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for Buffer Analysis
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  /tmp/ccttrCR3.s 			page 7


 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types and Declaration Macros for ATON Runtime Execution & User AP
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
ARM GAS  /tmp/ccttrCR3.s 			page 8


 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // NDEBUG
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Inline Implementations
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
ARM GAS  /tmp/ccttrCR3.s 			page 9


 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb)
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob_encrypted) != 0);
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf)
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
ARM GAS  /tmp/ccttrCR3.s 			page 10


 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     if (buf->is_user_allocated)
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       unsigned char **tmp = (unsigned char **)buf->addr_base.p;
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return buf->addr_base.p;
 487:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf)
 490:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  35              		.loc 2 490 3 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
 491:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_start;
  40              		.loc 2 491 5 view .LVU1
  41              	.LBB221:
  42              	.LBI221:
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43              		.loc 2 479 32 view .LVU2
  44              	.LBB222:
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  45              		.loc 2 481 5 view .LVU3
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  46              		.loc 2 481 8 is_stmt 0 view .LVU4
  47 0000 027D     		ldrb	r2, [r0, #20]	@ zero_extendqisi2
  48              	.LBB223:
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
  49              		.loc 2 483 23 view .LVU5
  50 0002 4368     		ldr	r3, [r0, #4]
  51              	.LBE223:
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     {
  52              		.loc 2 481 8 view .LVU6
  53 0004 02B1     		cbz	r2, .L2
  54              	.LBB224:
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****       return *tmp;
  55              		.loc 2 483 7 is_stmt 1 view .LVU7
  56              	.LVL1:
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  57              		.loc 2 484 7 view .LVU8
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  58              		.loc 2 484 14 is_stmt 0 view .LVU9
  59 0006 1B68     		ldr	r3, [r3]
  60              	.LVL2:
  61              	.L2:
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     }
  62              		.loc 2 484 14 view .LVU10
  63              	.LBE224:
  64              	.LBE222:
  65              	.LBE221:
  66              		.loc 2 491 37 discriminator 1 view .LVU11
  67 0008 8068     		ldr	r0, [r0, #8]
  68              	.LVL3:
 492:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
  69              		.loc 2 492 3 view .LVU12
  70 000a 1844     		add	r0, r0, r3
ARM GAS  /tmp/ccttrCR3.s 			page 11


  71 000c 7047     		bx	lr
  72              		.cfi_endproc
  73              	.LFE2660:
  75              		.section	.text.copy_pd_box,"ax",%progbits
  76              		.align	1
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	copy_pd_box:
  82              	.LVL4:
  83              	.LFB7365:
   1:Src/app.c     **** /**
   2:Src/app.c     ****   ******************************************************************************
   3:Src/app.c     ****   * @file    app.c
   4:Src/app.c     ****   * @author  MDG Application Team
   5:Src/app.c     ****   ******************************************************************************
   6:Src/app.c     ****   * @attention
   7:Src/app.c     ****   *
   8:Src/app.c     ****   * Copyright (c) 2024 STMicroelectronics.
   9:Src/app.c     ****   * All rights reserved.
  10:Src/app.c     ****   *
  11:Src/app.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  12:Src/app.c     ****   * in the root directory of this software component.
  13:Src/app.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:Src/app.c     ****   *
  15:Src/app.c     ****   ******************************************************************************
  16:Src/app.c     ****   */
  17:Src/app.c     **** 
  18:Src/app.c     **** #include "app.h"
  19:Src/app.c     **** 
  20:Src/app.c     **** #include <stdint.h>
  21:Src/app.c     **** #include <stdio.h>
  22:Src/app.c     **** 
  23:Src/app.c     **** #include "app_cam.h"
  24:Src/app.c     **** #include "app_config.h"
  25:Src/app.c     **** #include "IPL_resize.h"
  26:Src/app.c     **** #include "app_postprocess.h"
  27:Src/app.c     **** #include "isp_api.h"
  28:Src/app.c     **** #include "ld.h"
  29:Src/app.c     **** #include "ll_aton_runtime.h"
  30:Src/app.c     **** #include "cmw_camera.h"
  31:Src/app.c     **** #include "scrl.h"
  32:Src/app.c     **** #ifdef STM32N6570_DK_REV
  33:Src/app.c     **** #include "stm32n6570_discovery.h"
  34:Src/app.c     **** #else
  35:Src/app.c     **** #include "stm32n6xx_nucleo.h"
  36:Src/app.c     **** #endif
  37:Src/app.c     **** #include "stm32_lcd.h"
  38:Src/app.c     **** #include "stm32_lcd_ex.h"
  39:Src/app.c     **** #include "stm32n6xx_hal.h"
  40:Src/app.c     **** #include "FreeRTOS.h"
  41:Src/app.c     **** #include "task.h"
  42:Src/app.c     **** #include "semphr.h"
  43:Src/app.c     **** #include "utils.h"
  44:Src/app.c     **** 
  45:Src/app.c     **** #define FREERTOS_PRIORITY(p) ((UBaseType_t)((int)tskIDLE_PRIORITY + configMAX_PRIORITIES / 2 + (p))
  46:Src/app.c     **** 
ARM GAS  /tmp/ccttrCR3.s 			page 12


  47:Src/app.c     **** #ifndef M_PI
  48:Src/app.c     **** #define M_PI 3.14159265358979323846
  49:Src/app.c     **** #endif
  50:Src/app.c     **** 
  51:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
  52:Src/app.c     **** #include "nema_core.h"
  53:Src/app.c     **** #include "nema_error.h"
  54:Src/app.c     **** void nema_enable_tiling(int);
  55:Src/app.c     **** #endif
  56:Src/app.c     **** 
  57:Src/app.c     **** #define LCD_FG_WIDTH LCD_BG_WIDTH
  58:Src/app.c     **** #define LCD_FG_HEIGHT LCD_BG_HEIGHT
  59:Src/app.c     **** 
  60:Src/app.c     **** #define CACHE_OP(__op__) do { \
  61:Src/app.c     ****   if (is_cache_enable()) { \
  62:Src/app.c     ****     __op__; \
  63:Src/app.c     ****   } \
  64:Src/app.c     **** } while (0)
  65:Src/app.c     **** 
  66:Src/app.c     **** #define DBG_INFO 0
  67:Src/app.c     **** #define USE_FILTERED_TS 1
  68:Src/app.c     **** 
  69:Src/app.c     **** #define BQUEUE_MAX_BUFFERS 2
  70:Src/app.c     **** #define CPU_LOAD_HISTORY_DEPTH 8
  71:Src/app.c     **** 
  72:Src/app.c     **** #define DISPLAY_BUFFER_NB (DISPLAY_DELAY + 2)
  73:Src/app.c     **** 
  74:Src/app.c     **** /* palm detector */
  75:Src/app.c     **** #define PD_MAX_HAND_NB 1
  76:Src/app.c     **** 
  77:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
  78:Src/app.c     **** typedef float app_v3_t[3];
  79:Src/app.c     **** #endif
  80:Src/app.c     **** 
  81:Src/app.c     **** typedef struct {
  82:Src/app.c     ****   float cx;
  83:Src/app.c     ****   float cy;
  84:Src/app.c     ****   float w;
  85:Src/app.c     ****   float h;
  86:Src/app.c     ****   float rotation;
  87:Src/app.c     **** } roi_t;
  88:Src/app.c     **** 
  89:Src/app.c     **** #define UTIL_LCD_COLOR_TRANSPARENT 0
  90:Src/app.c     **** 
  91:Src/app.c     **** #ifdef STM32N6570_DK_REV
  92:Src/app.c     **** #define LCD_FONT Font20
  93:Src/app.c     **** #define DISK_RADIUS 2
  94:Src/app.c     **** #else
  95:Src/app.c     **** #define LCD_FONT Font12
  96:Src/app.c     **** #define DISK_RADIUS 1
  97:Src/app.c     **** #endif
  98:Src/app.c     **** 
  99:Src/app.c     **** typedef struct
 100:Src/app.c     **** {
 101:Src/app.c     ****   uint32_t X0;
 102:Src/app.c     ****   uint32_t Y0;
 103:Src/app.c     ****   uint32_t XSize;
ARM GAS  /tmp/ccttrCR3.s 			page 13


 104:Src/app.c     ****   uint32_t YSize;
 105:Src/app.c     **** } Rectangle_TypeDef;
 106:Src/app.c     **** 
 107:Src/app.c     **** typedef struct {
 108:Src/app.c     ****   SemaphoreHandle_t free;
 109:Src/app.c     ****   StaticSemaphore_t free_buffer;
 110:Src/app.c     ****   SemaphoreHandle_t ready;
 111:Src/app.c     ****   StaticSemaphore_t ready_buffer;
 112:Src/app.c     ****   int buffer_nb;
 113:Src/app.c     ****   uint8_t *buffers[BQUEUE_MAX_BUFFERS];
 114:Src/app.c     ****   int free_idx;
 115:Src/app.c     ****   int ready_idx;
 116:Src/app.c     **** } bqueue_t;
 117:Src/app.c     **** 
 118:Src/app.c     **** typedef struct {
 119:Src/app.c     ****   uint64_t current_total;
 120:Src/app.c     ****   uint64_t current_thread_total;
 121:Src/app.c     ****   uint64_t prev_total;
 122:Src/app.c     ****   uint64_t prev_thread_total;
 123:Src/app.c     ****   struct {
 124:Src/app.c     ****     uint64_t total;
 125:Src/app.c     ****     uint64_t thread;
 126:Src/app.c     ****     uint32_t tick;
 127:Src/app.c     ****   } history[CPU_LOAD_HISTORY_DEPTH];
 128:Src/app.c     **** } cpuload_info_t;
 129:Src/app.c     **** 
 130:Src/app.c     **** typedef struct {
 131:Src/app.c     ****   int is_valid;
 132:Src/app.c     ****   pd_pp_box_t pd_hands;
 133:Src/app.c     ****   roi_t roi;
 134:Src/app.c     ****   ld_point_t ld_landmarks[LD_LANDMARK_NB];
 135:Src/app.c     **** } hand_info_t;
 136:Src/app.c     **** 
 137:Src/app.c     **** typedef struct {
 138:Src/app.c     ****   float nn_period_ms;
 139:Src/app.c     ****   uint32_t pd_ms;
 140:Src/app.c     ****   uint32_t hl_ms;
 141:Src/app.c     ****   uint32_t pp_ms;
 142:Src/app.c     ****   uint32_t disp_ms;
 143:Src/app.c     ****   int is_ld_displayed;
 144:Src/app.c     ****   int is_pd_displayed;
 145:Src/app.c     ****   int pd_hand_nb;
 146:Src/app.c     ****   float pd_max_prob;
 147:Src/app.c     ****   hand_info_t hands[PD_MAX_HAND_NB];
 148:Src/app.c     **** } display_info_t;
 149:Src/app.c     **** 
 150:Src/app.c     **** typedef struct {
 151:Src/app.c     ****   SemaphoreHandle_t update;
 152:Src/app.c     ****   StaticSemaphore_t update_buffer;
 153:Src/app.c     ****   SemaphoreHandle_t lock;
 154:Src/app.c     ****   StaticSemaphore_t lock_buffer;
 155:Src/app.c     ****   display_info_t info;
 156:Src/app.c     **** } display_t;
 157:Src/app.c     **** 
 158:Src/app.c     **** typedef struct {
 159:Src/app.c     ****   uint32_t nn_in_len;
 160:Src/app.c     ****   float *prob_out;
ARM GAS  /tmp/ccttrCR3.s 			page 14


 161:Src/app.c     ****   uint32_t prob_out_len;
 162:Src/app.c     ****   float *boxes_out;
 163:Src/app.c     ****   uint32_t boxes_out_len;
 164:Src/app.c     ****   pd_model_pp_static_param_t static_param;
 165:Src/app.c     ****   pd_pp_out_t pd_out;
 166:Src/app.c     **** } pd_model_info_t;
 167:Src/app.c     **** 
 168:Src/app.c     **** typedef struct {
 169:Src/app.c     ****   uint8_t *nn_in;
 170:Src/app.c     ****   uint32_t nn_in_len;
 171:Src/app.c     ****   float *prob_out;
 172:Src/app.c     ****   uint32_t prob_out_len;
 173:Src/app.c     ****   float *landmarks_out;
 174:Src/app.c     ****   uint32_t landmarks_out_len;
 175:Src/app.c     **** } hl_model_info_t;
 176:Src/app.c     **** 
 177:Src/app.c     **** typedef struct {
 178:Src/app.c     ****   Button_TypeDef button_id;
 179:Src/app.c     ****   int prev_state;
 180:Src/app.c     ****   void (*on_click_handler)(void *cb_args);
 181:Src/app.c     ****   void *cb_args;
 182:Src/app.c     **** } button_t;
 183:Src/app.c     **** 
 184:Src/app.c     **** /* Globals */
 185:Src/app.c     **** /* Lcd Background area */
 186:Src/app.c     **** static Rectangle_TypeDef lcd_bg_area = {
 187:Src/app.c     ****   .X0 = 0,
 188:Src/app.c     ****   .Y0 = 0,
 189:Src/app.c     ****   .XSize = LCD_BG_WIDTH,
 190:Src/app.c     ****   .YSize = LCD_BG_HEIGHT,
 191:Src/app.c     **** };
 192:Src/app.c     **** /* Lcd Foreground area */
 193:Src/app.c     **** static Rectangle_TypeDef lcd_fg_area = {
 194:Src/app.c     ****   .X0 = 0,
 195:Src/app.c     ****   .Y0 = 0,
 196:Src/app.c     ****   .XSize = LCD_FG_WIDTH,
 197:Src/app.c     ****   .YSize = LCD_FG_HEIGHT,
 198:Src/app.c     **** };
 199:Src/app.c     **** /* Lcd Background Buffer */
 200:Src/app.c     **** static uint8_t lcd_bg_buffer[DISPLAY_BUFFER_NB][LCD_BG_WIDTH * LCD_BG_HEIGHT * DISPLAY_BPP] ALIGN_3
 201:Src/app.c     **** static int lcd_bg_buffer_disp_idx = 1;
 202:Src/app.c     **** static int lcd_bg_buffer_capt_idx = 0;
 203:Src/app.c     **** /* Lcd Foreground Buffer */
 204:Src/app.c     **** static uint8_t lcd_fg_buffer[2][LCD_FG_WIDTH * LCD_FG_HEIGHT* 2] ALIGN_32 IN_PSRAM;
 205:Src/app.c     **** static int lcd_fg_buffer_rd_idx;
 206:Src/app.c     **** static display_t disp = {
 207:Src/app.c     ****   .info.is_ld_displayed = 1,
 208:Src/app.c     ****   .info.is_pd_displayed = 0,
 209:Src/app.c     **** };
 210:Src/app.c     **** static cpuload_info_t cpu_load;
 211:Src/app.c     **** /* screen buffer */
 212:Src/app.c     **** static uint8_t screen_buffer[LCD_BG_WIDTH * LCD_BG_HEIGHT * 2] ALIGN_32 IN_PSRAM;
 213:Src/app.c     **** 
 214:Src/app.c     **** /* model */
 215:Src/app.c     ****  /* palm detector */
 216:Src/app.c     **** LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(palm_detector);
 217:Src/app.c     **** static roi_t rois[PD_MAX_HAND_NB];
ARM GAS  /tmp/ccttrCR3.s 			page 15


 218:Src/app.c     ****  /* hand landmark */
 219:Src/app.c     **** LL_ATON_DECLARE_NAMED_NN_INSTANCE_AND_INTERFACE(hand_landmark);
 220:Src/app.c     **** static ld_point_t ld_landmarks[PD_MAX_HAND_NB][LD_LANDMARK_NB];
 221:Src/app.c     **** static uint32_t frame_event_nb;
 222:Src/app.c     **** static volatile uint32_t frame_event_nb_for_resize;
 223:Src/app.c     **** 
 224:Src/app.c     ****  /* nn input buffers */
 225:Src/app.c     **** static uint8_t nn_input_buffers[2][NN_WIDTH * NN_HEIGHT * NN_BPP] ALIGN_32 IN_PSRAM;
 226:Src/app.c     **** static bqueue_t nn_input_queue;
 227:Src/app.c     **** 
 228:Src/app.c     ****  /* rtos */
 229:Src/app.c     **** static StaticTask_t nn_thread;
 230:Src/app.c     **** static StackType_t nn_thread_stack[2 * configMINIMAL_STACK_SIZE];
 231:Src/app.c     **** static StaticTask_t dp_thread;
 232:Src/app.c     **** static StackType_t dp_thread_stack[2 *configMINIMAL_STACK_SIZE];
 233:Src/app.c     **** static StaticTask_t isp_thread;
 234:Src/app.c     **** static StackType_t isp_thread_stack[2 *configMINIMAL_STACK_SIZE];
 235:Src/app.c     **** static SemaphoreHandle_t isp_sem;
 236:Src/app.c     **** static StaticSemaphore_t isp_sem_buffer;
 237:Src/app.c     **** 
 238:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
 239:Src/app.c     **** static GFXMMU_HandleTypeDef hgfxmmu;
 240:Src/app.c     **** static nema_cmdlist_t cl;
 241:Src/app.c     **** #endif
 242:Src/app.c     **** 
 243:Src/app.c     **** static int is_cache_enable()
 244:Src/app.c     **** {
 245:Src/app.c     **** #if defined(USE_DCACHE)
 246:Src/app.c     ****   return 1;
 247:Src/app.c     **** #else
 248:Src/app.c     ****   return 0;
 249:Src/app.c     **** #endif
 250:Src/app.c     **** }
 251:Src/app.c     **** 
 252:Src/app.c     **** static float pd_normalize_angle(float angle)
 253:Src/app.c     **** {
 254:Src/app.c     ****   return angle - 2 * M_PI * floorf((angle - (-M_PI)) / (2 * M_PI));
 255:Src/app.c     **** }
 256:Src/app.c     **** 
 257:Src/app.c     **** /* Without rotation support allow limited amount of angles */
 258:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 259:Src/app.c     **** static float pd_cook_rotation(float angle)
 260:Src/app.c     **** {
 261:Src/app.c     ****   if (angle >= (3 * M_PI) / 4)
 262:Src/app.c     ****     angle = M_PI;
 263:Src/app.c     ****   else if (angle >= (1 * M_PI) / 4)
 264:Src/app.c     ****     angle = M_PI / 2;
 265:Src/app.c     ****   else if (angle >= -(1 * M_PI) / 4)
 266:Src/app.c     ****     angle = 0;
 267:Src/app.c     ****   else if (angle >= -(3 * M_PI) / 4)
 268:Src/app.c     ****     angle = -M_PI / 2;
 269:Src/app.c     ****   else
 270:Src/app.c     ****     angle = -M_PI;
 271:Src/app.c     **** 
 272:Src/app.c     ****   return angle;
 273:Src/app.c     **** }
 274:Src/app.c     **** #else
ARM GAS  /tmp/ccttrCR3.s 			page 16


 275:Src/app.c     **** static float pd_cook_rotation(float angle)
 276:Src/app.c     **** {
 277:Src/app.c     ****   return angle;
 278:Src/app.c     **** }
 279:Src/app.c     **** #endif
 280:Src/app.c     **** 
 281:Src/app.c     **** static float pd_compute_rotation(pd_pp_box_t *box)
 282:Src/app.c     **** {
 283:Src/app.c     ****   float x0, y0, x1, y1;
 284:Src/app.c     ****   float rotation;
 285:Src/app.c     **** 
 286:Src/app.c     ****   x0 = box->pKps[0].x;
 287:Src/app.c     ****   y0 = box->pKps[0].y;
 288:Src/app.c     ****   x1 = box->pKps[2].x;
 289:Src/app.c     ****   y1 = box->pKps[2].y;
 290:Src/app.c     **** 
 291:Src/app.c     ****   rotation = M_PI * 0.5 - atan2f(-(y1 - y0), x1 - x0);
 292:Src/app.c     **** 
 293:Src/app.c     ****   return pd_cook_rotation(pd_normalize_angle(rotation));
 294:Src/app.c     **** }
 295:Src/app.c     **** 
 296:Src/app.c     **** static void cvt_pd_coord_to_screen_coord(pd_pp_box_t *box)
 297:Src/app.c     **** {
 298:Src/app.c     ****   int i;
 299:Src/app.c     **** 
 300:Src/app.c     ****   /* This is not a typo. Since screen aspect ratio was conserved. We really want to use LCD_BG_WIDT
 301:Src/app.c     ****    * y positions.
 302:Src/app.c     ****    */
 303:Src/app.c     **** 
 304:Src/app.c     ****   box->x_center *= LCD_BG_WIDTH;
 305:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 306:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 307:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 308:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 309:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 310:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 311:Src/app.c     ****   }
 312:Src/app.c     **** }
 313:Src/app.c     **** 
 314:Src/app.c     **** static void roi_shift_and_scale(roi_t *roi, float shift_x, float shift_y, float scale_x, float scal
 315:Src/app.c     **** {
 316:Src/app.c     ****   float long_side;
 317:Src/app.c     ****   float sx, sy;
 318:Src/app.c     **** 
 319:Src/app.c     ****   sx = (roi->w * shift_x * cos(roi->rotation) - roi->h * shift_y * sin(roi->rotation));
 320:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 321:Src/app.c     **** 
 322:Src/app.c     ****   roi->cx += sx;
 323:Src/app.c     ****   roi->cy += sy;
 324:Src/app.c     **** 
 325:Src/app.c     ****   long_side = MAX(roi->w, roi->h);
 326:Src/app.c     ****   roi->w = long_side;
 327:Src/app.c     ****   roi->h = long_side;
 328:Src/app.c     **** 
 329:Src/app.c     ****   roi->w *= scale_x;
 330:Src/app.c     ****   roi->h *= scale_y;
 331:Src/app.c     **** }
ARM GAS  /tmp/ccttrCR3.s 			page 17


 332:Src/app.c     **** 
 333:Src/app.c     **** static void pd_box_to_roi(pd_pp_box_t *box,  roi_t *roi)
 334:Src/app.c     **** {
 335:Src/app.c     ****   const float shift_x = 0;
 336:Src/app.c     ****   const float shift_y = -0.5;
 337:Src/app.c     ****   const float scale = 2.6;
 338:Src/app.c     **** 
 339:Src/app.c     ****   roi->cx = box->x_center;
 340:Src/app.c     ****   roi->cy = box->y_center;
 341:Src/app.c     ****   roi->w = box->width;
 342:Src/app.c     ****   roi->h = box->height;
 343:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 344:Src/app.c     **** 
 345:Src/app.c     ****   roi_shift_and_scale(roi, shift_x, shift_y, scale, scale);
 346:Src/app.c     **** 
 347:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 348:Src/app.c     ****   /* In that case we can cancel rotation. This ensure corners are corrected oriented */
 349:Src/app.c     ****   roi->rotation = 0;
 350:Src/app.c     **** #endif
 351:Src/app.c     **** }
 352:Src/app.c     **** 
 353:Src/app.c     **** static void copy_pd_box(pd_pp_box_t *dst, pd_pp_box_t *src)
 354:Src/app.c     **** {
  84              		.loc 1 354 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
 355:Src/app.c     ****   int i;
  88              		.loc 1 355 3 view .LVU14
 356:Src/app.c     **** 
 357:Src/app.c     ****   dst->prob = src->prob;
  89              		.loc 1 357 3 view .LVU15
 354:Src/app.c     ****   int i;
  90              		.loc 1 354 1 is_stmt 0 view .LVU16
  91 0000 30B5     		push	{r4, r5, lr}
  92              		.cfi_def_cfa_offset 12
  93              		.cfi_offset 4, -12
  94              		.cfi_offset 5, -8
  95              		.cfi_offset 14, -4
 358:Src/app.c     ****   dst->x_center = src->x_center;
 359:Src/app.c     ****   dst->y_center = src->y_center;
 360:Src/app.c     ****   dst->width = src->width;
 361:Src/app.c     ****   dst->height = src->height;
 362:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
  96              		.loc 1 362 10 view .LVU17
  97 0002 4FF0070E 		mov	lr, #7
 357:Src/app.c     ****   dst->x_center = src->x_center;
  98              		.loc 1 357 18 view .LVU18
  99 0006 0B68     		ldr	r3, [r1]	@ float
 100              		.loc 1 362 10 view .LVU19
 101 0008 4EF001E0 		dls	lr, lr
 357:Src/app.c     ****   dst->x_center = src->x_center;
 102              		.loc 1 357 13 view .LVU20
 103 000c 0360     		str	r3, [r0]	@ float
 358:Src/app.c     ****   dst->x_center = src->x_center;
 104              		.loc 1 358 3 is_stmt 1 view .LVU21
 358:Src/app.c     ****   dst->x_center = src->x_center;
ARM GAS  /tmp/ccttrCR3.s 			page 18


 105              		.loc 1 358 22 is_stmt 0 view .LVU22
 106 000e 4B68     		ldr	r3, [r1, #4]	@ float
 363:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 107              		.loc 1 363 23 view .LVU23
 108 0010 4C69     		ldr	r4, [r1, #20]
 358:Src/app.c     ****   dst->x_center = src->x_center;
 109              		.loc 1 358 17 view .LVU24
 110 0012 4360     		str	r3, [r0, #4]	@ float
 359:Src/app.c     ****   dst->width = src->width;
 111              		.loc 1 359 3 is_stmt 1 view .LVU25
 359:Src/app.c     ****   dst->width = src->width;
 112              		.loc 1 359 22 is_stmt 0 view .LVU26
 113 0014 8B68     		ldr	r3, [r1, #8]	@ float
 114              		.loc 1 363 8 view .LVU27
 115 0016 4569     		ldr	r5, [r0, #20]
 359:Src/app.c     ****   dst->width = src->width;
 116              		.loc 1 359 17 view .LVU28
 117 0018 8360     		str	r3, [r0, #8]	@ float
 360:Src/app.c     ****   dst->height = src->height;
 118              		.loc 1 360 3 is_stmt 1 view .LVU29
 360:Src/app.c     ****   dst->height = src->height;
 119              		.loc 1 360 19 is_stmt 0 view .LVU30
 120 001a CB68     		ldr	r3, [r1, #12]	@ float
 360:Src/app.c     ****   dst->height = src->height;
 121              		.loc 1 360 14 view .LVU31
 122 001c C360     		str	r3, [r0, #12]	@ float
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 123              		.loc 1 361 3 is_stmt 1 view .LVU32
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 124              		.loc 1 361 20 is_stmt 0 view .LVU33
 125 001e 0B69     		ldr	r3, [r1, #16]	@ float
 361:Src/app.c     ****   for (i = 0 ; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++)
 126              		.loc 1 361 15 view .LVU34
 127 0020 0361     		str	r3, [r0, #16]	@ float
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 128              		.loc 1 362 3 is_stmt 1 view .LVU35
 129              	.LVL5:
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 130              		.loc 1 362 18 discriminator 1 view .LVU36
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 131              		.loc 1 362 10 is_stmt 0 view .LVU37
 132 0022 0023     		movs	r3, #0
 133              	.LVL6:
 134              	.L7:
 135              		.loc 1 363 5 is_stmt 1 view .LVU38
 136              		.loc 1 363 18 is_stmt 0 view .LVU39
 137 0024 05EBC302 		add	r2, r5, r3, lsl #3
 138 0028 04EBC301 		add	r1, r4, r3, lsl #3
 139 002c 03C9     		ldm	r1, {r0, r1}
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 140              		.loc 1 362 50 discriminator 3 view .LVU40
 141 002e 0133     		adds	r3, r3, #1
 142              	.LVL7:
 143              		.loc 1 363 18 view .LVU41
 144 0030 82E80300 		stm	r2, {r0, r1}
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 145              		.loc 1 362 50 is_stmt 1 discriminator 3 view .LVU42
ARM GAS  /tmp/ccttrCR3.s 			page 19


 146              	.LVL8:
 362:Src/app.c     ****     dst->pKps[i] = src->pKps[i];
 147              		.loc 1 362 18 discriminator 1 view .LVU43
 148 0034 0FF00BC0 		le	lr, .L7
 364:Src/app.c     **** }
 149              		.loc 1 364 1 is_stmt 0 view .LVU44
 150 0038 30BD     		pop	{r4, r5, pc}
 151              		.cfi_endproc
 152              	.LFE7365:
 154              		.section	.text.clamp_point,"ax",%progbits
 155              		.align	1
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	clamp_point:
 161              	.LVL9:
 162              	.LFB7380:
 365:Src/app.c     **** 
 366:Src/app.c     **** static void button_init(button_t *b, Button_TypeDef id, void (*on_click_handler)(void *), void *cb_
 367:Src/app.c     **** {
 368:Src/app.c     ****   int ret;
 369:Src/app.c     **** 
 370:Src/app.c     ****   ret = BSP_PB_Init(id, BUTTON_MODE_GPIO);
 371:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 372:Src/app.c     **** 
 373:Src/app.c     ****   b->button_id = id;
 374:Src/app.c     ****   b->on_click_handler = on_click_handler;
 375:Src/app.c     ****   b->prev_state = 0;
 376:Src/app.c     ****   b->cb_args = cb_args;
 377:Src/app.c     **** }
 378:Src/app.c     **** 
 379:Src/app.c     **** static void button_process(button_t *b)
 380:Src/app.c     **** {
 381:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 382:Src/app.c     **** 
 383:Src/app.c     ****   if (state != b->prev_state && state && b->on_click_handler)
 384:Src/app.c     ****     b->on_click_handler(b->cb_args);
 385:Src/app.c     **** 
 386:Src/app.c     ****   b->prev_state = state;
 387:Src/app.c     **** }
 388:Src/app.c     **** 
 389:Src/app.c     **** static void cpuload_init(cpuload_info_t *cpu_load)
 390:Src/app.c     **** {
 391:Src/app.c     ****   memset(cpu_load, 0, sizeof(cpuload_info_t));
 392:Src/app.c     **** }
 393:Src/app.c     **** 
 394:Src/app.c     **** static void cpuload_update(cpuload_info_t *cpu_load)
 395:Src/app.c     **** {
 396:Src/app.c     ****   int i;
 397:Src/app.c     **** 
 398:Src/app.c     ****   cpu_load->history[1] = cpu_load->history[0];
 399:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 400:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 401:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 402:Src/app.c     **** 
 403:Src/app.c     ****   if (cpu_load->history[1].tick - cpu_load->history[2].tick < 1000)
 404:Src/app.c     ****     return ;
ARM GAS  /tmp/ccttrCR3.s 			page 20


 405:Src/app.c     **** 
 406:Src/app.c     ****   for (i = 0; i < CPU_LOAD_HISTORY_DEPTH - 2; i++)
 407:Src/app.c     ****     cpu_load->history[CPU_LOAD_HISTORY_DEPTH - 1 - i] = cpu_load->history[CPU_LOAD_HISTORY_DEPTH - 
 408:Src/app.c     **** }
 409:Src/app.c     **** 
 410:Src/app.c     **** static void cpuload_get_info(cpuload_info_t *cpu_load, float *cpu_load_last, float *cpu_load_last_s
 411:Src/app.c     ****                              float *cpu_load_last_five_seconds)
 412:Src/app.c     **** {
 413:Src/app.c     ****   if (cpu_load_last)
 414:Src/app.c     ****     *cpu_load_last = 100.0 * (cpu_load->history[0].thread - cpu_load->history[1].thread) /
 415:Src/app.c     ****                      (cpu_load->history[0].total - cpu_load->history[1].total);
 416:Src/app.c     ****   if (cpu_load_last_second)
 417:Src/app.c     ****     *cpu_load_last_second = 100.0 * (cpu_load->history[2].thread - cpu_load->history[3].thread) /
 418:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 419:Src/app.c     ****   if (cpu_load_last_five_seconds)
 420:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 421:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[7].total);
 422:Src/app.c     **** }
 423:Src/app.c     **** 
 424:Src/app.c     **** static int bqueue_init(bqueue_t *bq, int buffer_nb, uint8_t **buffers)
 425:Src/app.c     **** {
 426:Src/app.c     ****   int i;
 427:Src/app.c     **** 
 428:Src/app.c     ****   if (buffer_nb > BQUEUE_MAX_BUFFERS)
 429:Src/app.c     ****     return -1;
 430:Src/app.c     **** 
 431:Src/app.c     ****   bq->free = xSemaphoreCreateCountingStatic(buffer_nb, buffer_nb, &bq->free_buffer);
 432:Src/app.c     ****   if (!bq->free)
 433:Src/app.c     ****     goto free_sem_error;
 434:Src/app.c     ****   bq->ready = xSemaphoreCreateCountingStatic(buffer_nb, 0, &bq->ready_buffer);
 435:Src/app.c     ****   if (!bq->ready)
 436:Src/app.c     ****     goto ready_sem_error;
 437:Src/app.c     **** 
 438:Src/app.c     ****   bq->buffer_nb = buffer_nb;
 439:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 440:Src/app.c     ****     assert(buffers[i]);
 441:Src/app.c     ****     bq->buffers[i] = buffers[i];
 442:Src/app.c     ****   }
 443:Src/app.c     ****   bq->free_idx = 0;
 444:Src/app.c     ****   bq->ready_idx = 0;
 445:Src/app.c     **** 
 446:Src/app.c     ****   return 0;
 447:Src/app.c     **** 
 448:Src/app.c     **** ready_sem_error:
 449:Src/app.c     ****   vSemaphoreDelete(bq->free);
 450:Src/app.c     **** free_sem_error:
 451:Src/app.c     ****   return -1;
 452:Src/app.c     **** }
 453:Src/app.c     **** 
 454:Src/app.c     **** static uint8_t *bqueue_get_free(bqueue_t *bq, int is_blocking)
 455:Src/app.c     **** {
 456:Src/app.c     ****   uint8_t *res;
 457:Src/app.c     ****   int ret;
 458:Src/app.c     **** 
 459:Src/app.c     ****   ret = xSemaphoreTake(bq->free, is_blocking ? portMAX_DELAY : 0);
 460:Src/app.c     ****   if (ret == pdFALSE)
 461:Src/app.c     ****     return NULL;
ARM GAS  /tmp/ccttrCR3.s 			page 21


 462:Src/app.c     **** 
 463:Src/app.c     ****   res = bq->buffers[bq->free_idx];
 464:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 465:Src/app.c     **** 
 466:Src/app.c     ****   return res;
 467:Src/app.c     **** }
 468:Src/app.c     **** 
 469:Src/app.c     **** static void bqueue_put_free(bqueue_t *bq)
 470:Src/app.c     **** {
 471:Src/app.c     ****   int ret;
 472:Src/app.c     **** 
 473:Src/app.c     ****   ret = xSemaphoreGive(bq->free);
 474:Src/app.c     ****   assert(ret == pdTRUE);
 475:Src/app.c     **** }
 476:Src/app.c     **** 
 477:Src/app.c     **** static uint8_t *bqueue_get_ready(bqueue_t *bq)
 478:Src/app.c     **** {
 479:Src/app.c     ****   uint8_t *res;
 480:Src/app.c     ****   int ret;
 481:Src/app.c     **** 
 482:Src/app.c     ****   ret = xSemaphoreTake(bq->ready, portMAX_DELAY);
 483:Src/app.c     ****   assert(ret == pdTRUE);
 484:Src/app.c     **** 
 485:Src/app.c     ****   res = bq->buffers[bq->ready_idx];
 486:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 487:Src/app.c     **** 
 488:Src/app.c     ****   return res;
 489:Src/app.c     **** }
 490:Src/app.c     **** 
 491:Src/app.c     **** static void bqueue_put_ready(bqueue_t *bq)
 492:Src/app.c     **** {
 493:Src/app.c     ****   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 494:Src/app.c     ****   int ret;
 495:Src/app.c     **** 
 496:Src/app.c     ****   if (xPortIsInsideInterrupt()) {
 497:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 498:Src/app.c     ****     assert(ret == pdTRUE);
 499:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 500:Src/app.c     ****   } else {
 501:Src/app.c     ****     ret = xSemaphoreGive(bq->ready);
 502:Src/app.c     ****     assert(ret == pdTRUE);
 503:Src/app.c     ****   }
 504:Src/app.c     **** }
 505:Src/app.c     **** 
 506:Src/app.c     **** static void reload_bg_layer(int next_disp_idx)
 507:Src/app.c     **** {
 508:Src/app.c     ****   int ret;
 509:Src/app.c     **** 
 510:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_bg_buffer[next_disp_idx], SCRL_LAYER_0);
 511:Src/app.c     ****   assert(ret == 0);
 512:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 513:Src/app.c     ****   assert(ret == 0);
 514:Src/app.c     **** 
 515:Src/app.c     ****   ret = SRCL_Update();
 516:Src/app.c     ****   assert(ret == 0);
 517:Src/app.c     **** }
 518:Src/app.c     **** 
ARM GAS  /tmp/ccttrCR3.s 			page 22


 519:Src/app.c     **** static void app_main_pipe_frame_event()
 520:Src/app.c     **** {
 521:Src/app.c     ****   int next_disp_idx = (lcd_bg_buffer_disp_idx + 1) % DISPLAY_BUFFER_NB;
 522:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 523:Src/app.c     ****   int ret;
 524:Src/app.c     **** 
 525:Src/app.c     ****   ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE1,
 526:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 527:Src/app.c     ****   assert(ret == HAL_OK);
 528:Src/app.c     **** 
 529:Src/app.c     ****   reload_bg_layer(next_disp_idx);
 530:Src/app.c     ****   lcd_bg_buffer_disp_idx = next_disp_idx;
 531:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 532:Src/app.c     **** 
 533:Src/app.c     ****   frame_event_nb++;
 534:Src/app.c     **** }
 535:Src/app.c     **** 
 536:Src/app.c     **** 
 537:Src/app.c     **** static void app_ancillary_pipe_frame_event()
 538:Src/app.c     **** {
 539:Src/app.c     ****   uint8_t *next_buffer;
 540:Src/app.c     ****   int ret;
 541:Src/app.c     **** 
 542:Src/app.c     ****   next_buffer = bqueue_get_free(&nn_input_queue, 0);
 543:Src/app.c     ****   if (next_buffer) {
 544:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 545:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 546:Src/app.c     ****     assert(ret == HAL_OK);
 547:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 548:Src/app.c     ****     frame_event_nb_for_resize = frame_event_nb - 1;
 549:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 550:Src/app.c     ****   }
 551:Src/app.c     **** }
 552:Src/app.c     **** 
 553:Src/app.c     **** static void app_main_pipe_vsync_event()
 554:Src/app.c     **** {
 555:Src/app.c     ****   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 556:Src/app.c     ****   int ret;
 557:Src/app.c     **** 
 558:Src/app.c     ****   ret = xSemaphoreGiveFromISR(isp_sem, &xHigherPriorityTaskWoken);
 559:Src/app.c     ****   if (ret == pdTRUE)
 560:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 561:Src/app.c     **** }
 562:Src/app.c     **** 
 563:Src/app.c     **** static int clamp_point(int *x, int *y)
 564:Src/app.c     **** {
 163              		.loc 1 564 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 565:Src/app.c     ****   int xi = *x;
 167              		.loc 1 565 3 view .LVU46
 168              		.loc 1 565 7 is_stmt 0 view .LVU47
 169 0000 0368     		ldr	r3, [r0]
 170              	.LVL10:
 566:Src/app.c     ****   int yi = *y;
 171              		.loc 1 566 3 is_stmt 1 view .LVU48
ARM GAS  /tmp/ccttrCR3.s 			page 23


 564:Src/app.c     ****   int xi = *x;
 172              		.loc 1 564 1 is_stmt 0 view .LVU49
 173 0002 10B5     		push	{r4, lr}
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 4, -8
 176              		.cfi_offset 14, -4
 567:Src/app.c     **** 
 568:Src/app.c     ****   if (*x < 0)
 177              		.loc 1 568 6 view .LVU50
 178 0004 002B     		cmp	r3, #0
 569:Src/app.c     ****     *x = 0;
 179              		.loc 1 569 8 view .LVU51
 180 0006 B8BF     		it	lt
 181 0008 0024     		movlt	r4, #0
 566:Src/app.c     **** 
 182              		.loc 1 566 7 view .LVU52
 183 000a 0A68     		ldr	r2, [r1]
 184              	.LVL11:
 568:Src/app.c     ****     *x = 0;
 185              		.loc 1 568 3 is_stmt 1 view .LVU53
 186              		.loc 1 569 5 view .LVU54
 187              		.loc 1 569 8 is_stmt 0 view .LVU55
 188 000c B8BF     		it	lt
 189 000e 0460     		strlt	r4, [r0]
 570:Src/app.c     ****   if (*y < 0)
 190              		.loc 1 570 3 is_stmt 1 view .LVU56
 191              		.loc 1 570 6 is_stmt 0 view .LVU57
 192 0010 0C68     		ldr	r4, [r1]
 193 0012 002C     		cmp	r4, #0
 571:Src/app.c     ****     *y = 0;
 194              		.loc 1 571 5 is_stmt 1 view .LVU58
 195              		.loc 1 571 8 is_stmt 0 view .LVU59
 196 0014 BCBF     		itt	lt
 197 0016 0024     		movlt	r4, #0
 198 0018 0C60     		strlt	r4, [r1]
 572:Src/app.c     ****   if (*x >= lcd_bg_area.XSize)
 199              		.loc 1 572 3 is_stmt 1 view .LVU60
 200              		.loc 1 572 6 is_stmt 0 view .LVU61
 201 001a 0468     		ldr	r4, [r0]
 202 001c B4F5487F 		cmp	r4, #800
 573:Src/app.c     ****     *x = lcd_bg_area.XSize - 1;
 203              		.loc 1 573 5 is_stmt 1 view .LVU62
 204              		.loc 1 573 8 is_stmt 0 view .LVU63
 205 0020 24BF     		itt	cs
 206 0022 40F21F34 		movwcs	r4, #799
 207 0026 0460     		strcs	r4, [r0]
 574:Src/app.c     ****   if (*y >= lcd_bg_area.YSize)
 208              		.loc 1 574 3 is_stmt 1 view .LVU64
 209              		.loc 1 574 6 is_stmt 0 view .LVU65
 210 0028 0C68     		ldr	r4, [r1]
 211 002a B4F5F07F 		cmp	r4, #480
 575:Src/app.c     ****     *y = lcd_bg_area.YSize - 1;
 212              		.loc 1 575 5 is_stmt 1 view .LVU66
 213              		.loc 1 575 8 is_stmt 0 view .LVU67
 214 002e 24BF     		itt	cs
 215 0030 40F2DF14 		movwcs	r4, #479
 216 0034 0C60     		strcs	r4, [r1]
ARM GAS  /tmp/ccttrCR3.s 			page 24


 576:Src/app.c     **** 
 577:Src/app.c     ****   return (xi != *x) || (yi != *y);
 217              		.loc 1 577 3 is_stmt 1 view .LVU68
 218              		.loc 1 577 21 is_stmt 0 view .LVU69
 219 0036 0068     		ldr	r0, [r0]
 220              	.LVL12:
 221              		.loc 1 577 21 view .LVU70
 222 0038 9842     		cmp	r0, r3
 223 003a 04D1     		bne	.L15
 224              		.loc 1 577 21 discriminator 2 view .LVU71
 225 003c 0868     		ldr	r0, [r1]
 226 003e 801A     		subs	r0, r0, r2
 227 0040 18BF     		it	ne
 228 0042 0120     		movne	r0, #1
 229              	.L9:
 578:Src/app.c     **** }
 230              		.loc 1 578 1 view .LVU72
 231 0044 10BD     		pop	{r4, pc}
 232              	.L15:
 577:Src/app.c     **** }
 233              		.loc 1 577 21 discriminator 3 view .LVU73
 234 0046 0120     		movs	r0, #1
 577:Src/app.c     **** }
 235              		.loc 1 577 21 view .LVU74
 236 0048 FCE7     		b	.L9
 237              		.cfi_endproc
 238              	.LFE7380:
 240              		.section	.text.decode_ld_landmark,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	decode_ld_landmark:
 247              	.LVL13:
 248              	.LFB7387:
 579:Src/app.c     **** 
 580:Src/app.c     **** static int clamp_point_with_margin(int *x, int *y, int margin)
 581:Src/app.c     **** {
 582:Src/app.c     ****   int xi = *x;
 583:Src/app.c     ****   int yi = *y;
 584:Src/app.c     **** 
 585:Src/app.c     ****   if (*x < margin)
 586:Src/app.c     ****     *x = margin;
 587:Src/app.c     ****   if (*y < margin)
 588:Src/app.c     ****     *y = margin;
 589:Src/app.c     ****   if (*x >= lcd_bg_area.XSize - margin)
 590:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 591:Src/app.c     ****   if (*y >= lcd_bg_area.YSize - margin)
 592:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 593:Src/app.c     **** 
 594:Src/app.c     ****   return (xi != *x) || (yi != *y);
 595:Src/app.c     **** }
 596:Src/app.c     **** 
 597:Src/app.c     **** static void display_pd_hand(pd_pp_box_t *hand)
 598:Src/app.c     **** {
 599:Src/app.c     ****   int xc, yc;
 600:Src/app.c     ****   int x0, y0;
ARM GAS  /tmp/ccttrCR3.s 			page 25


 601:Src/app.c     ****   int x1, y1;
 602:Src/app.c     ****   int w, h;
 603:Src/app.c     ****   int i;
 604:Src/app.c     **** 
 605:Src/app.c     ****   /* display box around palm */
 606:Src/app.c     ****   xc = (int)hand->x_center;
 607:Src/app.c     ****   yc = (int)hand->y_center;
 608:Src/app.c     ****   w = (int)hand->width;
 609:Src/app.c     ****   h = (int)hand->height;
 610:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 611:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 612:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 613:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 614:Src/app.c     ****   clamp_point(&x0, &y0);
 615:Src/app.c     ****   clamp_point(&x1, &y1);
 616:Src/app.c     ****   UTIL_LCD_DrawRect(x0, y0, x1 - x0, y1 - y0, UTIL_LCD_COLOR_GREEN);
 617:Src/app.c     **** 
 618:Src/app.c     ****   /* display palm key points */
 619:Src/app.c     ****   for (i = 0; i < 7; i++) {
 620:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 621:Src/app.c     **** 
 622:Src/app.c     ****     x0 = (int)hand->pKps[i].x;
 623:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 624:Src/app.c     ****     clamp_point(&x0, &y0);
 625:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 626:Src/app.c     ****   }
 627:Src/app.c     **** }
 628:Src/app.c     **** 
 629:Src/app.c     **** static void rotate_point(float pt[2], float rotation)
 630:Src/app.c     **** {
 631:Src/app.c     ****   float x = pt[0];
 632:Src/app.c     ****   float y = pt[1];
 633:Src/app.c     **** 
 634:Src/app.c     ****   pt[0] = cos(rotation) * x - sin(rotation) * y;
 635:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 636:Src/app.c     **** }
 637:Src/app.c     **** 
 638:Src/app.c     **** static void roi_to_corners(roi_t *roi, float corners[4][2])
 639:Src/app.c     **** {
 640:Src/app.c     ****   const float corners_init[4][2] = {
 641:Src/app.c     ****     {-roi->w / 2, -roi->h / 2},
 642:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 643:Src/app.c     ****     { roi->w / 2,  roi->h / 2},
 644:Src/app.c     ****     {-roi->w / 2,  roi->h / 2},
 645:Src/app.c     ****   };
 646:Src/app.c     ****   int i;
 647:Src/app.c     **** 
 648:Src/app.c     ****   memcpy(corners, corners_init, sizeof(corners_init));
 649:Src/app.c     ****   /* rotate */
 650:Src/app.c     ****   for (i = 0; i < 4; i++)
 651:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 652:Src/app.c     **** 
 653:Src/app.c     ****   /* shift */
 654:Src/app.c     ****   for (i = 0; i < 4; i++) {
 655:Src/app.c     ****     corners[i][0] += roi->cx;
 656:Src/app.c     ****     corners[i][1] += roi->cy;
 657:Src/app.c     ****   }
ARM GAS  /tmp/ccttrCR3.s 			page 26


 658:Src/app.c     **** }
 659:Src/app.c     **** 
 660:Src/app.c     **** static int clamp_corners(float corners_in[4][2], int corners_out[4][2])
 661:Src/app.c     **** {
 662:Src/app.c     ****   int is_clamp = 0;
 663:Src/app.c     ****   int i;
 664:Src/app.c     **** 
 665:Src/app.c     ****   for (i = 0; i < 4; i++) {
 666:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 667:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 668:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 669:Src/app.c     ****   }
 670:Src/app.c     **** 
 671:Src/app.c     ****   return is_clamp;
 672:Src/app.c     **** }
 673:Src/app.c     **** 
 674:Src/app.c     **** static void display_roi(roi_t *roi)
 675:Src/app.c     **** {
 676:Src/app.c     ****   float corners_f[4][2];
 677:Src/app.c     ****   int corners[4][2];
 678:Src/app.c     ****   int is_clamp;
 679:Src/app.c     ****   int i;
 680:Src/app.c     **** 
 681:Src/app.c     ****   /* compute box corners */
 682:Src/app.c     ****   roi_to_corners(roi, corners_f);
 683:Src/app.c     **** 
 684:Src/app.c     ****   /* clamp */
 685:Src/app.c     ****   is_clamp = clamp_corners(corners_f, corners);
 686:Src/app.c     ****   if (is_clamp)
 687:Src/app.c     ****     return ;
 688:Src/app.c     **** 
 689:Src/app.c     ****   /* display */
 690:Src/app.c     ****   for (i = 0; i < 4; i++)
 691:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 692:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 693:Src/app.c     **** }
 694:Src/app.c     **** 
 695:Src/app.c     **** static void decode_ld_landmark(roi_t *roi, ld_point_t *lm, ld_point_t *decoded)
 696:Src/app.c     **** {
 249              		.loc 1 696 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 697:Src/app.c     ****   float rotation = roi->rotation;
 253              		.loc 1 697 3 view .LVU76
 698:Src/app.c     ****   float w = roi->w;
 254              		.loc 1 698 3 view .LVU77
 699:Src/app.c     ****   float h = roi->h;
 255              		.loc 1 699 3 view .LVU78
 696:Src/app.c     ****   float rotation = roi->rotation;
 256              		.loc 1 696 1 is_stmt 0 view .LVU79
 257 0000 70B5     		push	{r4, r5, r6, lr}
 258              		.cfi_def_cfa_offset 16
 259              		.cfi_offset 4, -16
 260              		.cfi_offset 5, -12
 261              		.cfi_offset 6, -8
 262              		.cfi_offset 14, -4
ARM GAS  /tmp/ccttrCR3.s 			page 27


 263 0002 2DED0E8B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14}
 264              		.cfi_def_cfa_offset 72
 265              		.cfi_offset 80, -72
 266              		.cfi_offset 81, -68
 267              		.cfi_offset 82, -64
 268              		.cfi_offset 83, -60
 269              		.cfi_offset 84, -56
 270              		.cfi_offset 85, -52
 271              		.cfi_offset 86, -48
 272              		.cfi_offset 87, -44
 273              		.cfi_offset 88, -40
 274              		.cfi_offset 89, -36
 275              		.cfi_offset 90, -32
 276              		.cfi_offset 91, -28
 277              		.cfi_offset 92, -24
 278              		.cfi_offset 93, -20
 700:Src/app.c     **** 
 701:Src/app.c     ****   decoded->x = roi->cx + (lm->x - 0.5) * w * cos(rotation) - (lm->y - 0.5) * h * sin(rotation);
 279              		.loc 1 701 46 view .LVU80
 280 0006 90ED04DA 		vldr.32	s26, [r0, #16]
 281 000a B7EECDDA 		vcvt.f64.f32	d13, s26
 696:Src/app.c     ****   float rotation = roi->rotation;
 282              		.loc 1 696 1 view .LVU81
 283 000e 0D46     		mov	r5, r1
 284              		.loc 1 701 46 view .LVU82
 285 0010 B0EE4D0B 		vmov.f64	d0, d13
 699:Src/app.c     **** 
 286              		.loc 1 699 9 view .LVU83
 287 0014 90ED03EA 		vldr.32	s28, [r0, #12]
 288              	.LVL14:
 289              		.loc 1 701 3 is_stmt 1 view .LVU84
 290              		.loc 1 701 40 is_stmt 0 view .LVU85
 291 0018 90ED02BA 		vldr.32	s22, [r0, #8]
 696:Src/app.c     ****   float rotation = roi->rotation;
 292              		.loc 1 696 1 view .LVU86
 293 001c 0446     		mov	r4, r0
 294 001e 1646     		mov	r6, r2
 295              		.loc 1 701 46 view .LVU87
 296 0020 FFF7FEFF 		bl	cos
 297              	.LVL15:
 298              		.loc 1 701 29 view .LVU88
 299 0024 95ED007A 		vldr.32	s14, [r5]
 300              		.loc 1 701 33 view .LVU89
 301 0028 B6EE00CB 		vmov.f64	d12, #5.0e-1
 302              		.loc 1 701 29 view .LVU90
 303 002c B7EEC77A 		vcvt.f64.f32	d7, s14
 304              		.loc 1 701 65 discriminator 1 view .LVU91
 305 0030 95ED019A 		vldr.32	s18, [r5, #4]
 306              		.loc 1 701 40 view .LVU92
 307 0034 B7EECBBA 		vcvt.f64.f32	d11, s22
 308              		.loc 1 701 19 view .LVU93
 309 0038 94ED008A 		vldr.32	s16, [r4]
 310              		.loc 1 701 33 view .LVU94
 311 003c 37EE4C7B 		vsub.f64	d7, d7, d12
 312              		.loc 1 701 65 discriminator 1 view .LVU95
 313 0040 B7EEC99A 		vcvt.f64.f32	d9, s18
 314              		.loc 1 701 40 view .LVU96
ARM GAS  /tmp/ccttrCR3.s 			page 28


 315 0044 27EE0B7B 		vmul.f64	d7, d7, d11
 316              		.loc 1 701 19 view .LVU97
 317 0048 B7EEC88A 		vcvt.f64.f32	d8, s16
 318              		.loc 1 701 69 discriminator 1 view .LVU98
 319 004c 39EE4C9B 		vsub.f64	d9, d9, d12
 320              		.loc 1 701 76 discriminator 1 view .LVU99
 321 0050 B7EECEEA 		vcvt.f64.f32	d14, s28
 322              	.LVL16:
 323              		.loc 1 701 24 discriminator 1 view .LVU100
 324 0054 A7EE008B 		vfma.f64	d8, d7, d0
 325              		.loc 1 701 46 view .LVU101
 326 0058 B0EE40AB 		vmov.f64	d10, d0
 327              		.loc 1 701 82 discriminator 1 view .LVU102
 328 005c B0EE4D0B 		vmov.f64	d0, d13
 329 0060 FFF7FEFF 		bl	sin
 330              	.LVL17:
 331              		.loc 1 701 76 discriminator 1 view .LVU103
 332 0064 29EE0E9B 		vmul.f64	d9, d9, d14
 333              		.loc 1 701 60 discriminator 2 view .LVU104
 334 0068 A9EE408B 		vfms.f64	d8, d9, d0
 335 006c B7EEC88B 		vcvt.f32.f64	s16, d8
 336 0070 86ED008A 		vstr.32	s16, [r6]
 702:Src/app.c     ****   decoded->y = roi->cy + (lm->x - 0.5) * w * sin(rotation) + (lm->y - 0.5) * h * cos(rotation);
 337              		.loc 1 702 3 is_stmt 1 view .LVU105
 338              		.loc 1 702 29 is_stmt 0 view .LVU106
 339 0074 95ED006A 		vldr.32	s12, [r5]
 340 0078 B7EEC66A 		vcvt.f64.f32	d6, s12
 341              		.loc 1 702 19 view .LVU107
 342 007c 94ED017A 		vldr.32	s14, [r4, #4]
 343              		.loc 1 702 33 view .LVU108
 344 0080 36EE4C6B 		vsub.f64	d6, d6, d12
 345              		.loc 1 702 19 view .LVU109
 346 0084 B7EEC77A 		vcvt.f64.f32	d7, s14
 347              		.loc 1 702 40 view .LVU110
 348 0088 26EE0B6B 		vmul.f64	d6, d6, d11
 349              		.loc 1 702 24 discriminator 1 view .LVU111
 350 008c A0EE067B 		vfma.f64	d7, d0, d6
 351              		.loc 1 702 60 discriminator 2 view .LVU112
 352 0090 AAEE097B 		vfma.f64	d7, d10, d9
 703:Src/app.c     **** }
 353              		.loc 1 703 1 view .LVU113
 354 0094 BDEC0E8B 		vldm	sp!, {d8-d14}
 355              		.cfi_restore 92
 356              		.cfi_restore 93
 357              		.cfi_restore 90
 358              		.cfi_restore 91
 359              		.cfi_restore 88
 360              		.cfi_restore 89
 361              		.cfi_restore 86
 362              		.cfi_restore 87
 363              		.cfi_restore 84
 364              		.cfi_restore 85
 365              		.cfi_restore 82
 366              		.cfi_restore 83
 367              		.cfi_restore 80
 368              		.cfi_restore 81
 369              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccttrCR3.s 			page 29


 702:Src/app.c     ****   decoded->y = roi->cy + (lm->x - 0.5) * w * sin(rotation) + (lm->y - 0.5) * h * cos(rotation);
 370              		.loc 1 702 60 discriminator 2 view .LVU114
 371 0098 B7EEC77B 		vcvt.f32.f64	s14, d7
 372 009c 86ED017A 		vstr.32	s14, [r6, #4]
 373              		.loc 1 703 1 view .LVU115
 374 00a0 70BD     		pop	{r4, r5, r6, pc}
 375              		.loc 1 703 1 view .LVU116
 376              		.cfi_endproc
 377              	.LFE7387:
 379              		.section	.rodata.isp_thread_fct.str1.1,"aMS",%progbits,1
 380              	.LC4:
 381 0000 72657420 		.ascii	"ret == pdTRUE\000"
 381      3D3D2070 
 381      64545255 
 381      4500
 382              	.LC5:
 383 000e 5372632F 		.ascii	"Src/app.c\000"
 383      6170702E 
 383      6300
 384              		.section	.text.isp_thread_fct,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	isp_thread_fct:
 391              	.LVL18:
 392              	.LFB7407:
 704:Src/app.c     **** 
 705:Src/app.c     **** static void display_ld_hand(hand_info_t *hand)
 706:Src/app.c     **** {
 707:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
 708:Src/app.c     ****   roi_t *roi = &hand->roi;
 709:Src/app.c     ****   int x[LD_LANDMARK_NB];
 710:Src/app.c     ****   int y[LD_LANDMARK_NB];
 711:Src/app.c     ****   int is_clamped[LD_LANDMARK_NB];
 712:Src/app.c     ****   ld_point_t decoded;
 713:Src/app.c     ****   int i;
 714:Src/app.c     **** 
 715:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++) {
 716:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 717:Src/app.c     ****     x[i] = (int)decoded.x;
 718:Src/app.c     ****     y[i] = (int)decoded.y;
 719:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 720:Src/app.c     ****   }
 721:Src/app.c     **** 
 722:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++) {
 723:Src/app.c     ****     if (is_clamped[i])
 724:Src/app.c     ****       continue;
 725:Src/app.c     ****     UTIL_LCD_FillCircle(x[i], y[i], disk_radius, UTIL_LCD_COLOR_YELLOW);
 726:Src/app.c     ****   }
 727:Src/app.c     **** 
 728:Src/app.c     ****   for (i = 0; i < LD_BINDING_NB; i++) {
 729:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 730:Src/app.c     ****       continue;
 731:Src/app.c     ****     UTIL_LCD_DrawLine(x[ld_bindings_idx[i][0]], y[ld_bindings_idx[i][0]],
 732:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 733:Src/app.c     ****                       UTIL_LCD_COLOR_BLACK);
ARM GAS  /tmp/ccttrCR3.s 			page 30


 734:Src/app.c     ****   }
 735:Src/app.c     **** }
 736:Src/app.c     **** 
 737:Src/app.c     **** void display_hand(display_info_t *info, hand_info_t *hand)
 738:Src/app.c     **** {
 739:Src/app.c     ****   if (info->is_pd_displayed) {
 740:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 741:Src/app.c     ****     display_roi(&hand->roi);
 742:Src/app.c     ****   }
 743:Src/app.c     ****   if (info->is_ld_displayed)
 744:Src/app.c     ****     display_ld_hand(hand);
 745:Src/app.c     **** }
 746:Src/app.c     **** 
 747:Src/app.c     **** static void Display_NetworkOutput(display_info_t *info)
 748:Src/app.c     **** {
 749:Src/app.c     ****   float cpu_load_one_second;
 750:Src/app.c     ****   int line_nb = 0;
 751:Src/app.c     ****   float nn_fps;
 752:Src/app.c     ****   int i;
 753:Src/app.c     **** 
 754:Src/app.c     ****   /* clear previous ui */
 755:Src/app.c     ****   UTIL_LCD_FillRect(lcd_fg_area.X0, lcd_fg_area.Y0, lcd_fg_area.XSize, lcd_fg_area.YSize, 0x0000000
 756:Src/app.c     **** 
 757:Src/app.c     ****   /* cpu load */
 758:Src/app.c     ****   cpuload_update(&cpu_load);
 759:Src/app.c     ****   cpuload_get_info(&cpu_load, NULL, &cpu_load_one_second, NULL);
 760:Src/app.c     **** 
 761:Src/app.c     ****   /* draw metrics */
 762:Src/app.c     ****   nn_fps = 1000.0 / info->nn_period_ms;
 763:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 764:Src/app.c     ****   line_nb += 1;
 765:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "   %.1f%%", cpu_load_one_second);
 766:Src/app.c     ****   line_nb += 2;
 767:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Inferences");
 768:Src/app.c     ****   line_nb += 1;
 769:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " pd %2ums", info->pd_ms);
 770:Src/app.c     ****   line_nb += 1;
 771:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " hl %2ums", info->hl_ms);
 772:Src/app.c     ****   line_nb += 2;
 773:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "  %.1f FPS", nn_fps);
 774:Src/app.c     ****   line_nb += 2;
 775:Src/app.c     ****   if (DBG_INFO) {
 776:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Display");
 777:Src/app.c     ****     line_nb += 1;
 778:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "   %ums", info->disp_ms);
 779:Src/app.c     ****     line_nb += 1;
 780:Src/app.c     ****   }
 781:Src/app.c     **** 
 782:Src/app.c     ****   /* display palm detector output */
 783:Src/app.c     ****   for (i = 0; i < info->pd_hand_nb; i++) {
 784:Src/app.c     ****     if (info->hands[i].is_valid)
 785:Src/app.c     ****       display_hand(info, &info->hands[i]);
 786:Src/app.c     ****   }
 787:Src/app.c     **** 
 788:Src/app.c     ****   if (DBG_INFO)
 789:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 790:Src/app.c     **** }
ARM GAS  /tmp/ccttrCR3.s 			page 31


 791:Src/app.c     **** 
 792:Src/app.c     **** static void palm_detector_init(pd_model_info_t *info)
 793:Src/app.c     **** {
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_out_info = LL_ATON_Output_Buffers_Info_palm_detector();
 795:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 796:Src/app.c     ****   int ret;
 797:Src/app.c     **** 
 798:Src/app.c     ****   /* model info */
 799:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 800:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 801:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 802:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 803:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 804:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 805:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 806:Src/app.c     **** 
 807:Src/app.c     ****   /* post processor info */
 808:Src/app.c     ****   ret = app_postprocess_init(&info->static_param, &NN_Instance_palm_detector);
 809:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 810:Src/app.c     **** }
 811:Src/app.c     **** 
 812:Src/app.c     **** static int palm_detector_run(uint8_t *buffer, pd_model_info_t *info, uint32_t *pd_exec_time)
 813:Src/app.c     **** {
 814:Src/app.c     ****   uint32_t start_ts;
 815:Src/app.c     ****   int hand_nb;
 816:Src/app.c     ****   int ret;
 817:Src/app.c     ****   int i;
 818:Src/app.c     **** 
 819:Src/app.c     ****   start_ts = HAL_GetTick();
 820:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 821:Src/app.c     ****   ret = LL_ATON_Set_User_Input_Buffer_palm_detector(0, buffer, info->nn_in_len);
 822:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 823:Src/app.c     **** 
 824:Src/app.c     ****   LL_ATON_RT_Main(&NN_Instance_palm_detector);
 825:Src/app.c     **** 
 826:Src/app.c     ****   ret = app_postprocess_run((void * []){info->prob_out, info->boxes_out}, 2, &info->pd_out, &info->
 827:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 828:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 829:Src/app.c     **** 
 830:Src/app.c     ****   for (i = 0; i < hand_nb; i++) {
 831:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 832:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 833:Src/app.c     ****   }
 834:Src/app.c     **** 
 835:Src/app.c     ****   /* Discard nn_out region (used by pp_outputs variables) to avoid Dcache evictions during nn infer
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->prob_out, info->prob_out_len));
 837:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 838:Src/app.c     **** 
 839:Src/app.c     ****   *pd_exec_time = HAL_GetTick() - start_ts;
 840:Src/app.c     **** 
 841:Src/app.c     ****   return hand_nb;
 842:Src/app.c     **** }
 843:Src/app.c     **** 
 844:Src/app.c     **** static void hand_landmark_init(hl_model_info_t *info)
 845:Src/app.c     **** {
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_out_info = LL_ATON_Output_Buffers_Info_hand_landmark();
 847:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
ARM GAS  /tmp/ccttrCR3.s 			page 32


 848:Src/app.c     **** 
 849:Src/app.c     ****   info->nn_in = LL_Buffer_addr_start(&nn_in_info[0]);
 850:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 851:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[2]);
 852:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 853:Src/app.c     ****   assert(info->prob_out_len == sizeof(float));
 854:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 855:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 856:Src/app.c     ****   assert(info->landmarks_out_len == sizeof(float) * 63);
 857:Src/app.c     **** }
 858:Src/app.c     **** 
 859:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
 860:Src/app.c     **** static int hand_landmark_prepare_input(uint8_t *buffer, roi_t *roi, hl_model_info_t *info)
 861:Src/app.c     **** {
 862:Src/app.c     ****   float corners_f[4][2];
 863:Src/app.c     ****   int corners[4][2];
 864:Src/app.c     ****   uint8_t* out_data;
 865:Src/app.c     ****   size_t height_out;
 866:Src/app.c     ****   uint8_t *in_data;
 867:Src/app.c     ****   size_t height_in;
 868:Src/app.c     ****   size_t width_out;
 869:Src/app.c     ****   size_t width_in;
 870:Src/app.c     ****   int is_clamped;
 871:Src/app.c     **** 
 872:Src/app.c     ****   /* defaults when no clamping occurs */
 873:Src/app.c     ****   out_data = info->nn_in;
 874:Src/app.c     ****   width_out = LD_WIDTH;
 875:Src/app.c     ****   height_out = LD_HEIGHT;
 876:Src/app.c     **** 
 877:Src/app.c     ****   roi_to_corners(roi, corners_f);
 878:Src/app.c     ****   is_clamped = clamp_corners(corners_f, corners);
 879:Src/app.c     **** 
 880:Src/app.c     ****   /* If clamp perform a partial resize */
 881:Src/app.c     ****   if (is_clamped) {
 882:Src/app.c     ****     int offset_x;
 883:Src/app.c     ****     int offset_y;
 884:Src/app.c     **** 
 885:Src/app.c     ****     /* clear target memory since resize will partially write it */
 886:Src/app.c     ****     memset(info->nn_in, 0, info->nn_in_len);
 887:Src/app.c     **** 
 888:Src/app.c     ****     /* compute start address of output buffer */
 889:Src/app.c     ****     offset_x = (int)(((corners[0][0] - corners_f[0][0]) * LD_WIDTH) / (corners_f[2][0] - corners_f[
 890:Src/app.c     ****     offset_y = (int)(((corners[0][1] - corners_f[0][1]) * LD_HEIGHT) / (corners_f[2][1] - corners_f
 891:Src/app.c     ****     out_data += offset_y * (int)LD_WIDTH * DISPLAY_BPP + offset_x * DISPLAY_BPP;
 892:Src/app.c     **** 
 893:Src/app.c     ****     /* compute output width and height */
 894:Src/app.c     ****     width_out = (int)((corners[2][0] - corners[0][0]) / (corners_f[2][0] - corners_f[0][0]) * LD_WI
 895:Src/app.c     ****     height_out = (int)((corners[2][1] - corners[0][1]) / (corners_f[2][1] - corners_f[0][1]) * LD_H
 896:Src/app.c     **** 
 897:Src/app.c     ****     assert(width_out > 0);
 898:Src/app.c     ****     assert(height_out > 0);
 899:Src/app.c     ****     {
 900:Src/app.c     ****       uint8_t* out_data_end;
 901:Src/app.c     **** 
 902:Src/app.c     ****       out_data_end = out_data + (int)LD_WIDTH * DISPLAY_BPP * (height_out - 1) + DISPLAY_BPP * widt
 903:Src/app.c     **** 
 904:Src/app.c     ****       assert(out_data_end >= info->nn_in);
ARM GAS  /tmp/ccttrCR3.s 			page 33


 905:Src/app.c     ****       assert(out_data_end < info->nn_in + info->nn_in_len);
 906:Src/app.c     ****     }
 907:Src/app.c     ****   }
 908:Src/app.c     **** 
 909:Src/app.c     ****   in_data = buffer + corners[0][1] * LCD_BG_WIDTH * DISPLAY_BPP + corners[0][0]* DISPLAY_BPP;
 910:Src/app.c     ****   width_in = corners[2][0] - corners[0][0];
 911:Src/app.c     ****   height_in = corners[2][1] - corners[0][1];
 912:Src/app.c     **** 
 913:Src/app.c     ****   assert(width_in > 0);
 914:Src/app.c     ****   assert(height_in > 0);
 915:Src/app.c     ****   {
 916:Src/app.c     ****     uint8_t* in_data_end;
 917:Src/app.c     **** 
 918:Src/app.c     ****     in_data_end = in_data + LCD_BG_WIDTH * DISPLAY_BPP * (height_in - 1) + DISPLAY_BPP * width_in -
 919:Src/app.c     **** 
 920:Src/app.c     ****     assert(in_data_end >= buffer);
 921:Src/app.c     ****     assert(in_data_end < buffer + LCD_BG_WIDTH * LCD_BG_HEIGHT * DISPLAY_BPP);
 922:Src/app.c     ****   }
 923:Src/app.c     **** 
 924:Src/app.c     ****   IPL_resize_bilinear_iu8ou8_with_strides_RGB(in_data, out_data, LCD_BG_WIDTH * DISPLAY_BPP, LD_WID
 925:Src/app.c     ****                                               width_in, height_in, width_out, height_out);
 926:Src/app.c     **** 
 927:Src/app.c     ****   return 0;
 928:Src/app.c     **** }
 929:Src/app.c     **** #else
 930:Src/app.c     **** static void app_transform(nema_matrix3x3_t t, app_v3_t v)
 931:Src/app.c     **** {
 932:Src/app.c     ****   app_v3_t r;
 933:Src/app.c     ****   int i;
 934:Src/app.c     **** 
 935:Src/app.c     ****   for (i = 0; i < 3; i++)
 936:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 937:Src/app.c     **** 
 938:Src/app.c     ****   for (i = 0; i < 3; i++)
 939:Src/app.c     ****     v[i] = r[i];
 940:Src/app.c     **** }
 941:Src/app.c     **** 
 942:Src/app.c     **** static int hand_landmark_prepare_input(uint8_t *buffer, roi_t *roi, hl_model_info_t *info)
 943:Src/app.c     **** {
 944:Src/app.c     ****   app_v3_t vertex[] = {
 945:Src/app.c     ****     {           0,             0, 1},
 946:Src/app.c     ****     {LCD_BG_WIDTH,             0, 1},
 947:Src/app.c     ****     {LCD_BG_WIDTH, LCD_BG_HEIGHT, 1},
 948:Src/app.c     ****     {           0, LCD_BG_HEIGHT, 1},
 949:Src/app.c     ****   };
 950:Src/app.c     ****   GFXMMU_BuffersTypeDef buffers = { 0 };
 951:Src/app.c     ****   nema_matrix3x3_t t;
 952:Src/app.c     ****   int ret;
 953:Src/app.c     ****   int i;
 954:Src/app.c     **** 
 955:Src/app.c     ****   buffers.Buf0Address = (uint32_t) info->nn_in;
 956:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 957:Src/app.c     ****   assert(ret == HAL_OK);
 958:Src/app.c     **** 
 959:Src/app.c     ****   /* bind destination texture */
 960:Src/app.c     ****   nema_bind_dst_tex(GFXMMU_VIRTUAL_BUFFER0_BASE, LD_WIDTH, LD_HEIGHT, NEMA_RGBA8888, -1);
 961:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
ARM GAS  /tmp/ccttrCR3.s 			page 34


 962:Src/app.c     ****   nema_clear(0);
 963:Src/app.c     ****   /* bind source texture */
 964:Src/app.c     ****   nema_bind_src_tex((uintptr_t) buffer, LCD_BG_WIDTH, LCD_BG_HEIGHT, NEMA_RGBA8888, -1, NEMA_FILTER
 965:Src/app.c     ****   nema_enable_tiling(1);
 966:Src/app.c     ****   nema_set_blend_blit(NEMA_BL_SRC);
 967:Src/app.c     **** 
 968:Src/app.c     ****   /* let's go */
 969:Src/app.c     ****   nema_mat3x3_load_identity(t);
 970:Src/app.c     ****   nema_mat3x3_translate(t, -roi->cx, -roi->cy);
 971:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 972:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 973:Src/app.c     ****   nema_mat3x3_translate(t, LD_WIDTH / 2, LD_HEIGHT / 2);
 974:Src/app.c     ****   for (i = 0 ; i < 4; i++)
 975:Src/app.c     ****     app_transform(t, vertex[i]);
 976:Src/app.c     ****   nema_blit_quad_fit(vertex[0][0], vertex[0][1], vertex[1][0], vertex[1][1],
 977:Src/app.c     ****                      vertex[2][0], vertex[2][1], vertex[3][0], vertex[3][1]);
 978:Src/app.c     **** 
 979:Src/app.c     ****   nema_cl_submit(&cl);
 980:Src/app.c     ****   nema_cl_wait(&cl);
 981:Src/app.c     ****   HAL_ICACHE_Invalidate();
 982:Src/app.c     **** 
 983:Src/app.c     ****   assert(!nema_get_error());
 984:Src/app.c     **** 
 985:Src/app.c     ****   return 0;
 986:Src/app.c     **** }
 987:Src/app.c     **** #endif
 988:Src/app.c     **** 
 989:Src/app.c     **** static int hand_landmark_run(uint8_t *buffer, hl_model_info_t *info, roi_t *roi,
 990:Src/app.c     ****                              ld_point_t ld_landmarks[LD_LANDMARK_NB])
 991:Src/app.c     **** {
 992:Src/app.c     ****   int is_clamped;
 993:Src/app.c     ****   int is_valid;
 994:Src/app.c     **** 
 995:Src/app.c     ****   is_clamped = hand_landmark_prepare_input(buffer, roi, info);
 996:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(info->nn_in, info->nn_in_len));
 997:Src/app.c     ****   if (is_clamped)
 998:Src/app.c     ****     return 0;
 999:Src/app.c     **** 
1000:Src/app.c     ****   LL_ATON_RT_Main(&NN_Instance_hand_landmark);
1001:Src/app.c     **** 
1002:Src/app.c     ****   is_valid = ld_post_process(info->prob_out, info->landmarks_out, ld_landmarks);
1003:Src/app.c     **** 
1004:Src/app.c     ****   /* Discard nn_out region (used by pp_input and pp_outputs variables) to avoid Dcache evictions du
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->prob_out, info->prob_out_len));
1006:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
1007:Src/app.c     **** 
1008:Src/app.c     ****   return is_valid;
1009:Src/app.c     **** }
1010:Src/app.c     **** 
1011:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
1012:Src/app.c     **** static void app_rot_init(hl_model_info_t *info)
1013:Src/app.c     **** {
1014:Src/app.c     ****   GFXMMU_PackingTypeDef packing = { 0 };
1015:Src/app.c     ****   int ret;
1016:Src/app.c     **** 
1017:Src/app.c     ****   printf("init nema\n");
1018:Src/app.c     ****   nema_init();
ARM GAS  /tmp/ccttrCR3.s 			page 35


1019:Src/app.c     ****   assert(!nema_get_error());
1020:Src/app.c     ****   nema_ext_hold_enable(2);
1021:Src/app.c     ****   nema_ext_hold_irq_enable(2);
1022:Src/app.c     ****   nema_ext_hold_enable(3);
1023:Src/app.c     ****   nema_ext_hold_irq_enable(3);
1024:Src/app.c     ****   printf("init nema DONE %s\n", nema_get_sw_device_name());
1025:Src/app.c     **** 
1026:Src/app.c     ****   hgfxmmu.Instance = GFXMMU;
1027:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
1028:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
1029:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
1030:Src/app.c     ****   assert(ret == HAL_OK);
1031:Src/app.c     **** 
1032:Src/app.c     ****   packing.Buffer0Activation = ENABLE;
1033:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
1034:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
1035:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
1036:Src/app.c     ****   assert(ret == HAL_OK);
1037:Src/app.c     **** 
1038:Src/app.c     ****   cl = nema_cl_create_sized(8192);
1039:Src/app.c     ****   nema_cl_bind_circular(&cl);
1040:Src/app.c     **** }
1041:Src/app.c     **** #endif
1042:Src/app.c     **** 
1043:Src/app.c     **** static float ld_compute_rotation(ld_point_t lm[LD_LANDMARK_NB])
1044:Src/app.c     **** {
1045:Src/app.c     ****   float x0, y0, x1, y1;
1046:Src/app.c     ****   float rotation;
1047:Src/app.c     **** 
1048:Src/app.c     ****   x0 = lm[0].x;
1049:Src/app.c     ****   y0 = lm[0].y;
1050:Src/app.c     ****   x1 = lm[9].x;
1051:Src/app.c     ****   y1 = lm[9].y;
1052:Src/app.c     **** 
1053:Src/app.c     ****   rotation = M_PI * 0.5 - atan2f(-(y1 - y0), x1 - x0);
1054:Src/app.c     **** 
1055:Src/app.c     ****   return pd_cook_rotation(pd_normalize_angle(rotation));
1056:Src/app.c     **** }
1057:Src/app.c     **** 
1058:Src/app.c     **** static void ld_to_roi(ld_point_t lm[LD_LANDMARK_NB], roi_t *roi, pd_pp_box_t *next_pd)
1059:Src/app.c     **** {
1060:Src/app.c     ****   const int pd_to_ld_idx[AI_PD_MODEL_PP_NB_KEYPOINTS] = {0, 5, 9, 13, 17, 1, 2};
1061:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
1062:Src/app.c     ****   float max_x, max_y, min_x, min_y;
1063:Src/app.c     ****   int i;
1064:Src/app.c     **** 
1065:Src/app.c     ****   max_x = max_y = -10000;
1066:Src/app.c     ****   min_x = min_y =  10000;
1067:Src/app.c     **** 
1068:Src/app.c     ****   roi->rotation = ld_compute_rotation(lm);
1069:Src/app.c     **** 
1070:Src/app.c     ****   for (i = 0; i < ARRAY_NB(indices); i++) {
1071:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
1072:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
1073:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
1074:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
1075:Src/app.c     ****   }
ARM GAS  /tmp/ccttrCR3.s 			page 36


1076:Src/app.c     **** 
1077:Src/app.c     ****   roi->cx = (max_x + min_x) / 2;
1078:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
1079:Src/app.c     ****   roi->w = (max_x - min_x);
1080:Src/app.c     ****   roi->h = (max_y - min_y);
1081:Src/app.c     **** 
1082:Src/app.c     ****   next_pd->x_center = roi->cx;
1083:Src/app.c     ****   next_pd->y_center = roi->cy;
1084:Src/app.c     ****   next_pd->width = roi->w;
1085:Src/app.c     ****   next_pd->height = roi->h;
1086:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
1087:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
1088:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
1089:Src/app.c     ****   }
1090:Src/app.c     **** }
1091:Src/app.c     **** 
1092:Src/app.c     **** static void compute_next_roi(roi_t *src, ld_point_t lm_in[LD_LANDMARK_NB], roi_t *next, pd_pp_box_t
1093:Src/app.c     **** {
1094:Src/app.c     ****   const float shift_x = 0;
1095:Src/app.c     ****   const float shift_y = -0.1;
1096:Src/app.c     ****   const float scale = 2.0;
1097:Src/app.c     ****   ld_point_t lm[LD_LANDMARK_NB];
1098:Src/app.c     ****   roi_t roi;
1099:Src/app.c     ****   int i;
1100:Src/app.c     **** 
1101:Src/app.c     ****   for (i = 0; i < LD_LANDMARK_NB; i++)
1102:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
1103:Src/app.c     **** 
1104:Src/app.c     ****   ld_to_roi(lm, &roi, next_pd);
1105:Src/app.c     ****   roi_shift_and_scale(&roi, shift_x, shift_y, scale, scale);
1106:Src/app.c     **** 
1107:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
1108:Src/app.c     ****   /* In that case we can cancel rotation. This ensure corners are corrected oriented */
1109:Src/app.c     ****   roi.rotation = 0;
1110:Src/app.c     **** #endif
1111:Src/app.c     **** 
1112:Src/app.c     ****   *next = roi;
1113:Src/app.c     **** }
1114:Src/app.c     **** 
1115:Src/app.c     **** static void nn_thread_fct(void *arg)
1116:Src/app.c     **** {
1117:Src/app.c     ****   float nn_period_filtered_ms = 0;
1118:Src/app.c     ****   float pd_filtered_ms = 0;
1119:Src/app.c     ****   float ld_filtered_ms = 0;
1120:Src/app.c     ****   hl_model_info_t hl_info;
1121:Src/app.c     ****   pd_model_info_t pd_info;
1122:Src/app.c     ****   uint32_t nn_period_ms;
1123:Src/app.c     ****   uint32_t nn_period[2];
1124:Src/app.c     ****   uint8_t *nn_pipe_dst;
1125:Src/app.c     ****   pd_pp_point_t box_next_keypoints[AI_PD_MODEL_PP_NB_KEYPOINTS];
1126:Src/app.c     ****   pd_pp_box_t box_next;
1127:Src/app.c     ****   int is_tracking = 0;
1128:Src/app.c     ****   roi_t roi_next;
1129:Src/app.c     ****   uint32_t pd_ms;
1130:Src/app.c     ****   uint32_t hl_ms;
1131:Src/app.c     ****   int ret;
1132:Src/app.c     ****   int j;
ARM GAS  /tmp/ccttrCR3.s 			page 37


1133:Src/app.c     **** 
1134:Src/app.c     ****   /* Current tracking algo only support single hand */
1135:Src/app.c     ****   assert(PD_MAX_HAND_NB == 1);
1136:Src/app.c     **** 
1137:Src/app.c     ****   /* setup models buffer info */
1138:Src/app.c     ****   palm_detector_init(&pd_info);
1139:Src/app.c     ****   box_next.pKps = box_next_keypoints;
1140:Src/app.c     ****   hand_landmark_init(&hl_info);
1141:Src/app.c     **** 
1142:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 1
1143:Src/app.c     ****   app_rot_init(&hl_info);
1144:Src/app.c     **** #endif
1145:Src/app.c     **** 
1146:Src/app.c     ****   /*** App Loop ***************************************************************/
1147:Src/app.c     ****   nn_period[1] = HAL_GetTick();
1148:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
1149:Src/app.c     ****   assert(nn_pipe_dst);
1150:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
1151:Src/app.c     ****   while (1)
1152:Src/app.c     ****   {
1153:Src/app.c     ****     uint8_t *capture_buffer;
1154:Src/app.c     ****     int idx_for_resize;
1155:Src/app.c     **** 
1156:Src/app.c     ****     nn_period[0] = nn_period[1];
1157:Src/app.c     ****     nn_period[1] = HAL_GetTick();
1158:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
1159:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
1160:Src/app.c     **** 
1161:Src/app.c     ****     capture_buffer = bqueue_get_ready(&nn_input_queue);
1162:Src/app.c     ****     assert(capture_buffer);
1163:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
1164:Src/app.c     **** 
1165:Src/app.c     ****     /* Only start palm detector when not tracking hand */
1166:Src/app.c     ****     if (!is_tracking) {
1167:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
1168:Src/app.c     ****       box_next.prob = pd_info.pd_out.pOutData[0].prob;
1169:Src/app.c     ****     } else {
1170:Src/app.c     ****       rois[0] = roi_next;
1171:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
1172:Src/app.c     ****       pd_ms = 0;
1173:Src/app.c     ****     }
1174:Src/app.c     ****     pd_filtered_ms = USE_FILTERED_TS ? (7 * pd_filtered_ms + pd_ms) / 8 : pd_ms;
1175:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
1176:Src/app.c     **** 
1177:Src/app.c     ****     /* then run hand landmark detector if needed */
1178:Src/app.c     ****     if (is_tracking) {
1179:Src/app.c     ****       hl_ms = HAL_GetTick();
1180:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
1181:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
1182:Src/app.c     ****       if (is_tracking)
1183:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
1184:Src/app.c     ****       hl_ms = HAL_GetTick() - hl_ms;
1185:Src/app.c     ****     } else {
1186:Src/app.c     ****       hl_ms = 0;
1187:Src/app.c     ****     }
1188:Src/app.c     ****     ld_filtered_ms = USE_FILTERED_TS ? (7 * ld_filtered_ms + hl_ms) / 8 : hl_ms;
1189:Src/app.c     **** 
ARM GAS  /tmp/ccttrCR3.s 			page 38


1190:Src/app.c     ****     /* update display stats */
1191:Src/app.c     ****     ret = xSemaphoreTake(disp.lock, portMAX_DELAY);
1192:Src/app.c     ****     assert(ret == pdTRUE);
1193:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
1194:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
1195:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
1196:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
1197:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
1198:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
1199:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
1200:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
1201:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
1202:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
1203:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
1204:Src/app.c     ****     assert(ret == pdTRUE);
1205:Src/app.c     **** 
1206:Src/app.c     ****     /* It's possible xqueue is empty if display is slow. So don't check error code that may by pdFA
1207:Src/app.c     ****     xSemaphoreGive(disp.update);
1208:Src/app.c     ****   }
1209:Src/app.c     **** }
1210:Src/app.c     **** 
1211:Src/app.c     **** static void dp_update_drawing_area()
1212:Src/app.c     **** {
1213:Src/app.c     ****   int ret;
1214:Src/app.c     **** 
1215:Src/app.c     ****   __disable_irq();
1216:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_fg_buffer[lcd_fg_buffer_rd_idx], SCRL_LAYER_1);
1217:Src/app.c     ****   assert(ret == HAL_OK);
1218:Src/app.c     ****   __enable_irq();
1219:Src/app.c     **** }
1220:Src/app.c     **** 
1221:Src/app.c     **** static void dp_commit_drawing_area()
1222:Src/app.c     **** {
1223:Src/app.c     ****   int ret;
1224:Src/app.c     **** 
1225:Src/app.c     ****   __disable_irq();
1226:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_1);
1227:Src/app.c     ****   assert(ret == HAL_OK);
1228:Src/app.c     ****   __enable_irq();
1229:Src/app.c     ****   lcd_fg_buffer_rd_idx = 1 - lcd_fg_buffer_rd_idx;
1230:Src/app.c     **** }
1231:Src/app.c     **** 
1232:Src/app.c     **** static void on_ld_toggle_button_click(void *args)
1233:Src/app.c     **** {
1234:Src/app.c     ****   display_t *disp = (display_t *) args;
1235:Src/app.c     ****   int ret;
1236:Src/app.c     **** 
1237:Src/app.c     ****   ret = xSemaphoreTake(disp->lock, portMAX_DELAY);
1238:Src/app.c     ****   assert(ret == pdTRUE);
1239:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
1240:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
1241:Src/app.c     ****   assert(ret == pdTRUE);
1242:Src/app.c     **** }
1243:Src/app.c     **** 
1244:Src/app.c     **** static void on_pd_toggle_button_click(void *args)
1245:Src/app.c     **** {
1246:Src/app.c     ****   display_t *disp = (display_t *) args;
ARM GAS  /tmp/ccttrCR3.s 			page 39


1247:Src/app.c     ****   int ret;
1248:Src/app.c     **** 
1249:Src/app.c     ****   ret = xSemaphoreTake(disp->lock, portMAX_DELAY);
1250:Src/app.c     ****   assert(ret == pdTRUE);
1251:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
1252:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
1253:Src/app.c     ****   assert(ret == pdTRUE);
1254:Src/app.c     **** }
1255:Src/app.c     **** 
1256:Src/app.c     **** static void dp_thread_fct(void *arg)
1257:Src/app.c     **** {
1258:Src/app.c     ****   button_t ld_toggle_button;
1259:Src/app.c     ****   button_t hd_toggle_button;
1260:Src/app.c     ****   uint32_t disp_ms = 0;
1261:Src/app.c     ****   display_info_t info;
1262:Src/app.c     ****   uint32_t ts;
1263:Src/app.c     ****   int ret;
1264:Src/app.c     **** 
1265:Src/app.c     **** #ifdef STM32N6570_DK_REV
1266:Src/app.c     ****   button_init(&ld_toggle_button, BUTTON_USER1, on_ld_toggle_button_click, &disp);
1267:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_TAMP, on_pd_toggle_button_click, &disp);
1268:Src/app.c     **** #else
1269:Src/app.c     ****   button_init(&ld_toggle_button, BUTTON_USER, on_ld_toggle_button_click, &disp);
1270:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_USER, on_pd_toggle_button_click, &disp);
1271:Src/app.c     **** #endif
1272:Src/app.c     ****   while (1)
1273:Src/app.c     ****   {
1274:Src/app.c     ****     ret = xSemaphoreTake(disp.update, portMAX_DELAY);
1275:Src/app.c     ****     assert(ret == pdTRUE);
1276:Src/app.c     **** 
1277:Src/app.c     ****     button_process(&ld_toggle_button);
1278:Src/app.c     ****     button_process(&hd_toggle_button);
1279:Src/app.c     **** 
1280:Src/app.c     ****     ret = xSemaphoreTake(disp.lock, portMAX_DELAY);
1281:Src/app.c     ****     assert(ret == pdTRUE);
1282:Src/app.c     ****     info = disp.info;
1283:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
1284:Src/app.c     ****     assert(ret == pdTRUE);
1285:Src/app.c     ****     info.disp_ms = disp_ms;
1286:Src/app.c     **** 
1287:Src/app.c     ****     ts = HAL_GetTick();
1288:Src/app.c     ****     dp_update_drawing_area();
1289:Src/app.c     ****     Display_NetworkOutput(&info);
1290:Src/app.c     ****     SCB_CleanDCache_by_Addr(lcd_fg_buffer[lcd_fg_buffer_rd_idx], LCD_FG_WIDTH * LCD_FG_HEIGHT* 2);
1291:Src/app.c     ****     dp_commit_drawing_area();
1292:Src/app.c     ****     disp_ms = HAL_GetTick() - ts;
1293:Src/app.c     ****   }
1294:Src/app.c     **** }
1295:Src/app.c     **** 
1296:Src/app.c     **** static void isp_thread_fct(void *arg)
1297:Src/app.c     **** {
 393              		.loc 1 1297 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		.loc 1 1297 1 is_stmt 0 view .LVU118
 398 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccttrCR3.s 			page 40


 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 4, -8
 401              		.cfi_offset 14, -4
1298:Src/app.c     ****   int ret;
1299:Src/app.c     **** 
1300:Src/app.c     ****   while (1) {
1301:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 402              		.loc 1 1301 11 view .LVU119
 403 0002 094C     		ldr	r4, .L20
 404              	.LVL19:
 405              	.L19:
1298:Src/app.c     ****   int ret;
 406              		.loc 1 1298 3 is_stmt 1 view .LVU120
1300:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 407              		.loc 1 1300 3 view .LVU121
 408              		.loc 1 1301 5 view .LVU122
 409              		.loc 1 1301 11 is_stmt 0 view .LVU123
 410 0004 4FF0FF31 		mov	r1, #-1
 411 0008 2068     		ldr	r0, [r4]
 412 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 413              	.LVL20:
1302:Src/app.c     ****     assert(ret == pdTRUE);
 414              		.loc 1 1302 5 is_stmt 1 view .LVU124
 415 000e 0128     		cmp	r0, #1
 416 0010 06D0     		beq	.L18
 417              		.loc 1 1302 5 is_stmt 0 discriminator 1 view .LVU125
 418 0012 40F21651 		movw	r1, #1302
 419 0016 054B     		ldr	r3, .L20+4
 420 0018 054A     		ldr	r2, .L20+8
 421 001a 0648     		ldr	r0, .L20+12
 422              	.LVL21:
 423              		.loc 1 1302 5 discriminator 1 view .LVU126
 424 001c FFF7FEFF 		bl	__assert_func
 425              	.LVL22:
 426              	.L18:
1303:Src/app.c     **** 
1304:Src/app.c     ****     CAM_IspUpdate();
 427              		.loc 1 1304 5 is_stmt 1 view .LVU127
 428 0020 FFF7FEFF 		bl	CAM_IspUpdate
 429              	.LVL23:
1300:Src/app.c     ****     ret = xSemaphoreTake(isp_sem, portMAX_DELAY);
 430              		.loc 1 1300 9 view .LVU128
1301:Src/app.c     ****     assert(ret == pdTRUE);
 431              		.loc 1 1301 9 is_stmt 0 view .LVU129
 432 0024 EEE7     		b	.L19
 433              	.L21:
 434 0026 00BF     		.align	2
 435              	.L20:
 436 0028 00000000 		.word	isp_sem
 437 002c 00000000 		.word	.LC4
 438 0030 00000000 		.word	__func__.20
 439 0034 0E000000 		.word	.LC5
 440              		.cfi_endproc
 441              	.LFE7407:
 443              		.section	.text.on_pd_toggle_button_click,"ax",%progbits
 444              		.align	1
 445              		.syntax unified
ARM GAS  /tmp/ccttrCR3.s 			page 41


 446              		.thumb
 447              		.thumb_func
 449              	on_pd_toggle_button_click:
 450              	.LVL24:
 451              	.LFB7405:
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 452              		.loc 1 1245 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
1246:Src/app.c     ****   int ret;
 456              		.loc 1 1246 3 view .LVU131
1247:Src/app.c     **** 
 457              		.loc 1 1247 3 view .LVU132
1249:Src/app.c     ****   assert(ret == pdTRUE);
 458              		.loc 1 1249 3 view .LVU133
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 459              		.loc 1 1245 1 is_stmt 0 view .LVU134
 460 0000 10B5     		push	{r4, lr}
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
1249:Src/app.c     ****   assert(ret == pdTRUE);
 464              		.loc 1 1249 9 view .LVU135
 465 0002 4FF0FF31 		mov	r1, #-1
1245:Src/app.c     ****   display_t *disp = (display_t *) args;
 466              		.loc 1 1245 1 view .LVU136
 467 0006 0446     		mov	r4, r0
1249:Src/app.c     ****   assert(ret == pdTRUE);
 468              		.loc 1 1249 9 view .LVU137
 469 0008 406D     		ldr	r0, [r0, #84]
 470              	.LVL25:
1249:Src/app.c     ****   assert(ret == pdTRUE);
 471              		.loc 1 1249 9 view .LVU138
 472 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 473              	.LVL26:
1250:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
 474              		.loc 1 1250 3 is_stmt 1 view .LVU139
 475 000e 0128     		cmp	r0, #1
 476 0010 06D0     		beq	.L23
1250:Src/app.c     ****   disp->info.is_pd_displayed = !disp->info.is_pd_displayed;
 477              		.loc 1 1250 3 is_stmt 0 discriminator 1 view .LVU140
 478 0012 40F2E241 		movw	r1, #1250
 479 0016 0D4B     		ldr	r3, .L26
 480 0018 0D4A     		ldr	r2, .L26+4
 481              	.L25:
1253:Src/app.c     **** }
 482              		.loc 1 1253 3 discriminator 1 view .LVU141
 483 001a 0E48     		ldr	r0, .L26+8
 484              	.LVL27:
1253:Src/app.c     **** }
 485              		.loc 1 1253 3 discriminator 1 view .LVU142
 486 001c FFF7FEFF 		bl	__assert_func
 487              	.LVL28:
 488              	.L23:
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 489              		.loc 1 1251 3 is_stmt 1 view .LVU143
ARM GAS  /tmp/ccttrCR3.s 			page 42


1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 490              		.loc 1 1251 32 is_stmt 0 view .LVU144
 491 0020 D4F8C030 		ldr	r3, [r4, #192]
1252:Src/app.c     ****   assert(ret == pdTRUE);
 492              		.loc 1 1252 9 view .LVU145
 493 0024 606D     		ldr	r0, [r4, #84]
 494              	.LVL29:
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 495              		.loc 1 1251 32 view .LVU146
 496 0026 B3FA83F3 		clz	r3, r3
 497 002a 5B09     		lsrs	r3, r3, #5
1251:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 498              		.loc 1 1251 30 view .LVU147
 499 002c C4F8C030 		str	r3, [r4, #192]
1252:Src/app.c     ****   assert(ret == pdTRUE);
 500              		.loc 1 1252 3 is_stmt 1 view .LVU148
1252:Src/app.c     ****   assert(ret == pdTRUE);
 501              		.loc 1 1252 9 is_stmt 0 view .LVU149
 502 0030 0023     		movs	r3, #0
 503 0032 1A46     		mov	r2, r3
 504 0034 1946     		mov	r1, r3
 505 0036 FFF7FEFF 		bl	xQueueGenericSend
 506              	.LVL30:
1253:Src/app.c     **** }
 507              		.loc 1 1253 3 is_stmt 1 view .LVU150
 508 003a 0128     		cmp	r0, #1
 509 003c 04D0     		beq	.L22
1253:Src/app.c     **** }
 510              		.loc 1 1253 3 is_stmt 0 discriminator 1 view .LVU151
 511 003e 40F2E541 		movw	r1, #1253
 512 0042 024B     		ldr	r3, .L26
 513 0044 024A     		ldr	r2, .L26+4
 514 0046 E8E7     		b	.L25
 515              	.L22:
1254:Src/app.c     **** 
 516              		.loc 1 1254 1 view .LVU152
 517 0048 10BD     		pop	{r4, pc}
 518              	.LVL31:
 519              	.L27:
1254:Src/app.c     **** 
 520              		.loc 1 1254 1 view .LVU153
 521 004a 00BF     		.align	2
 522              	.L26:
 523 004c 00000000 		.word	.LC4
 524 0050 00000000 		.word	__func__.18
 525 0054 0E000000 		.word	.LC5
 526              		.cfi_endproc
 527              	.LFE7405:
 529              		.section	.text.on_ld_toggle_button_click,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	on_ld_toggle_button_click:
 536              	.LVL32:
 537              	.LFB7404:
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
ARM GAS  /tmp/ccttrCR3.s 			page 43


 538              		.loc 1 1233 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
1234:Src/app.c     ****   int ret;
 542              		.loc 1 1234 3 view .LVU155
1235:Src/app.c     **** 
 543              		.loc 1 1235 3 view .LVU156
1237:Src/app.c     ****   assert(ret == pdTRUE);
 544              		.loc 1 1237 3 view .LVU157
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
 545              		.loc 1 1233 1 is_stmt 0 view .LVU158
 546 0000 10B5     		push	{r4, lr}
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 4, -8
 549              		.cfi_offset 14, -4
1237:Src/app.c     ****   assert(ret == pdTRUE);
 550              		.loc 1 1237 9 view .LVU159
 551 0002 4FF0FF31 		mov	r1, #-1
1233:Src/app.c     ****   display_t *disp = (display_t *) args;
 552              		.loc 1 1233 1 view .LVU160
 553 0006 0446     		mov	r4, r0
1237:Src/app.c     ****   assert(ret == pdTRUE);
 554              		.loc 1 1237 9 view .LVU161
 555 0008 406D     		ldr	r0, [r0, #84]
 556              	.LVL33:
1237:Src/app.c     ****   assert(ret == pdTRUE);
 557              		.loc 1 1237 9 view .LVU162
 558 000a FFF7FEFF 		bl	xQueueSemaphoreTake
 559              	.LVL34:
1238:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
 560              		.loc 1 1238 3 is_stmt 1 view .LVU163
 561 000e 0128     		cmp	r0, #1
 562 0010 06D0     		beq	.L29
1238:Src/app.c     ****   disp->info.is_ld_displayed = !disp->info.is_ld_displayed;
 563              		.loc 1 1238 3 is_stmt 0 discriminator 1 view .LVU164
 564 0012 40F2D641 		movw	r1, #1238
 565 0016 0D4B     		ldr	r3, .L32
 566 0018 0D4A     		ldr	r2, .L32+4
 567              	.L31:
1241:Src/app.c     **** }
 568              		.loc 1 1241 3 discriminator 1 view .LVU165
 569 001a 0E48     		ldr	r0, .L32+8
 570              	.LVL35:
1241:Src/app.c     **** }
 571              		.loc 1 1241 3 discriminator 1 view .LVU166
 572 001c FFF7FEFF 		bl	__assert_func
 573              	.LVL36:
 574              	.L29:
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 575              		.loc 1 1239 3 is_stmt 1 view .LVU167
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 576              		.loc 1 1239 32 is_stmt 0 view .LVU168
 577 0020 D4F8BC30 		ldr	r3, [r4, #188]
1240:Src/app.c     ****   assert(ret == pdTRUE);
 578              		.loc 1 1240 9 view .LVU169
 579 0024 606D     		ldr	r0, [r4, #84]
ARM GAS  /tmp/ccttrCR3.s 			page 44


 580              	.LVL37:
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 581              		.loc 1 1239 32 view .LVU170
 582 0026 B3FA83F3 		clz	r3, r3
 583 002a 5B09     		lsrs	r3, r3, #5
1239:Src/app.c     ****   ret = xSemaphoreGive(disp->lock);
 584              		.loc 1 1239 30 view .LVU171
 585 002c C4F8BC30 		str	r3, [r4, #188]
1240:Src/app.c     ****   assert(ret == pdTRUE);
 586              		.loc 1 1240 3 is_stmt 1 view .LVU172
1240:Src/app.c     ****   assert(ret == pdTRUE);
 587              		.loc 1 1240 9 is_stmt 0 view .LVU173
 588 0030 0023     		movs	r3, #0
 589 0032 1A46     		mov	r2, r3
 590 0034 1946     		mov	r1, r3
 591 0036 FFF7FEFF 		bl	xQueueGenericSend
 592              	.LVL38:
1241:Src/app.c     **** }
 593              		.loc 1 1241 3 is_stmt 1 view .LVU174
 594 003a 0128     		cmp	r0, #1
 595 003c 04D0     		beq	.L28
1241:Src/app.c     **** }
 596              		.loc 1 1241 3 is_stmt 0 discriminator 1 view .LVU175
 597 003e 40F2D941 		movw	r1, #1241
 598 0042 024B     		ldr	r3, .L32
 599 0044 024A     		ldr	r2, .L32+4
 600 0046 E8E7     		b	.L31
 601              	.L28:
1242:Src/app.c     **** 
 602              		.loc 1 1242 1 view .LVU176
 603 0048 10BD     		pop	{r4, pc}
 604              	.LVL39:
 605              	.L33:
1242:Src/app.c     **** 
 606              		.loc 1 1242 1 view .LVU177
 607 004a 00BF     		.align	2
 608              	.L32:
 609 004c 00000000 		.word	.LC4
 610 0050 00000000 		.word	__func__.17
 611 0054 0E000000 		.word	.LC5
 612              		.cfi_endproc
 613              	.LFE7404:
 615              		.section	.text.button_process,"ax",%progbits
 616              		.align	1
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 621              	button_process:
 622              	.LVL40:
 623              	.LFB7367:
 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 624              		.loc 1 380 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 381:Src/app.c     **** 
 628              		.loc 1 381 3 view .LVU179
ARM GAS  /tmp/ccttrCR3.s 			page 45


 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 629              		.loc 1 380 1 is_stmt 0 view .LVU180
 630 0000 38B5     		push	{r3, r4, r5, lr}
 631              		.cfi_def_cfa_offset 16
 632              		.cfi_offset 3, -16
 633              		.cfi_offset 4, -12
 634              		.cfi_offset 5, -8
 635              		.cfi_offset 14, -4
 380:Src/app.c     ****   int state = BSP_PB_GetState(b->button_id);
 636              		.loc 1 380 1 view .LVU181
 637 0002 0446     		mov	r4, r0
 381:Src/app.c     **** 
 638              		.loc 1 381 15 view .LVU182
 639 0004 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 640              	.LVL41:
 381:Src/app.c     **** 
 641              		.loc 1 381 15 view .LVU183
 642 0006 FFF7FEFF 		bl	BSP_PB_GetState
 643              	.LVL42:
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 644              		.loc 1 383 6 view .LVU184
 645 000a 6368     		ldr	r3, [r4, #4]
 381:Src/app.c     **** 
 646              		.loc 1 381 15 view .LVU185
 647 000c 0546     		mov	r5, r0
 648              	.LVL43:
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 649              		.loc 1 383 3 is_stmt 1 view .LVU186
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 650              		.loc 1 383 6 is_stmt 0 view .LVU187
 651 000e 8342     		cmp	r3, r0
 652 0010 04D0     		beq	.L35
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 653              		.loc 1 383 30 discriminator 1 view .LVU188
 654 0012 18B1     		cbz	r0, .L35
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 655              		.loc 1 383 43 discriminator 2 view .LVU189
 656 0014 A368     		ldr	r3, [r4, #8]
 383:Src/app.c     ****     b->on_click_handler(b->cb_args);
 657              		.loc 1 383 39 discriminator 2 view .LVU190
 658 0016 0BB1     		cbz	r3, .L35
 384:Src/app.c     **** 
 659              		.loc 1 384 5 is_stmt 1 view .LVU191
 660 0018 E068     		ldr	r0, [r4, #12]
 661              	.LVL44:
 384:Src/app.c     **** 
 662              		.loc 1 384 5 is_stmt 0 view .LVU192
 663 001a 9847     		blx	r3
 664              	.LVL45:
 665              	.L35:
 386:Src/app.c     **** }
 666              		.loc 1 386 3 is_stmt 1 view .LVU193
 386:Src/app.c     **** }
 667              		.loc 1 386 17 is_stmt 0 view .LVU194
 668 001c 6560     		str	r5, [r4, #4]
 387:Src/app.c     **** 
 669              		.loc 1 387 1 view .LVU195
ARM GAS  /tmp/ccttrCR3.s 			page 46


 670 001e 38BD     		pop	{r3, r4, r5, pc}
 387:Src/app.c     **** 
 671              		.loc 1 387 1 view .LVU196
 672              		.cfi_endproc
 673              	.LFE7367:
 675              		.section	.rodata.button_init.part.0.str1.1,"aMS",%progbits,1
 676              	.LC6:
 677 0000 72657420 		.ascii	"ret == BSP_ERROR_NONE\000"
 677      3D3D2042 
 677      53505F45 
 677      52524F52 
 677      5F4E4F4E 
 678              		.section	.text.button_init.part.0,"ax",%progbits
 679              		.align	1
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	button_init.part.0:
 685              	.LFB7412:
 366:Src/app.c     **** {
 686              		.loc 1 366 13 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ Volatile: function does not return.
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              	.LVL46:
 366:Src/app.c     **** {
 692              		.loc 1 366 13 is_stmt 0 view .LVU198
 693 0000 08B5     		push	{r3, lr}
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 3, -8
 696              		.cfi_offset 14, -4
 371:Src/app.c     **** 
 697              		.loc 1 371 3 discriminator 1 view .LVU199
 698 0002 40F27311 		movw	r1, #371
 699 0006 024B     		ldr	r3, .L43
 700 0008 024A     		ldr	r2, .L43+4
 701 000a 0348     		ldr	r0, .L43+8
 702 000c FFF7FEFF 		bl	__assert_func
 703              	.LVL47:
 704              	.L44:
 705              		.align	2
 706              	.L43:
 707 0010 00000000 		.word	.LC6
 708 0014 00000000 		.word	__func__.16
 709 0018 0E000000 		.word	.LC5
 710              		.cfi_endproc
 711              	.LFE7412:
 713              		.section	.text.display_ld_hand,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	display_ld_hand:
 720              	.LVL48:
 721              	.LFB7388:
 706:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
ARM GAS  /tmp/ccttrCR3.s 			page 47


 722              		.loc 1 706 1 is_stmt 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 264
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 707:Src/app.c     ****   roi_t *roi = &hand->roi;
 726              		.loc 1 707 3 view .LVU201
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
 727              		.loc 1 708 3 view .LVU202
 706:Src/app.c     ****   const int disk_radius = DISK_RADIUS;
 728              		.loc 1 706 1 is_stmt 0 view .LVU203
 729 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 730              		.cfi_def_cfa_offset 32
 731              		.cfi_offset 4, -32
 732              		.cfi_offset 5, -28
 733              		.cfi_offset 6, -24
 734              		.cfi_offset 7, -20
 735              		.cfi_offset 8, -16
 736              		.cfi_offset 9, -12
 737              		.cfi_offset 10, -8
 738              		.cfi_offset 14, -4
 739 0004 C4B0     		sub	sp, sp, #272
 740              		.cfi_def_cfa_offset 304
 741 0006 2FAE     		add	r6, sp, #188
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
 742              		.loc 1 708 10 view .LVU204
 743 0008 B146     		mov	r9, r6
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 744              		.loc 1 715 10 view .LVU205
 745 000a 0025     		movs	r5, #0
 708:Src/app.c     ****   int x[LD_LANDMARK_NB];
 746              		.loc 1 708 10 view .LVU206
 747 000c 00F11C0A 		add	r10, r0, #28
 748              	.LVL49:
 709:Src/app.c     ****   int y[LD_LANDMARK_NB];
 749              		.loc 1 709 3 is_stmt 1 view .LVU207
 710:Src/app.c     ****   int is_clamped[LD_LANDMARK_NB];
 750              		.loc 1 710 3 view .LVU208
 711:Src/app.c     ****   ld_point_t decoded;
 751              		.loc 1 711 3 view .LVU209
 712:Src/app.c     ****   int i;
 752              		.loc 1 712 3 view .LVU210
 713:Src/app.c     **** 
 753              		.loc 1 713 3 view .LVU211
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 754              		.loc 1 715 3 view .LVU212
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 755              		.loc 1 715 17 discriminator 1 view .LVU213
 756 0010 00F13004 		add	r4, r0, #48
 757 0014 05AF     		add	r7, sp, #20
 758              	.LVL50:
 759              	.L47:
 716:Src/app.c     ****     x[i] = (int)decoded.x;
 760              		.loc 1 716 5 view .LVU214
 761 0016 2146     		mov	r1, r4
 762 0018 5046     		mov	r0, r10
 763 001a 03AA     		add	r2, sp, #12
 764 001c FFF7FEFF 		bl	decode_ld_landmark
ARM GAS  /tmp/ccttrCR3.s 			page 48


 765              	.LVL51:
 717:Src/app.c     ****     y[i] = (int)decoded.y;
 766              		.loc 1 717 5 view .LVU215
 717:Src/app.c     ****     y[i] = (int)decoded.y;
 767              		.loc 1 717 12 is_stmt 0 view .LVU216
 768 0020 DDED037A 		vldr.32	s15, [sp, #12]
 769 0024 FDEEE77A 		vcvt.s32.f32	s15, s15
 770 0028 17EE901A 		vmov	r1, s15	@ int
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 771              		.loc 1 718 5 is_stmt 1 view .LVU217
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 772              		.loc 1 718 12 is_stmt 0 view .LVU218
 773 002c DDED047A 		vldr.32	s15, [sp, #16]
 774 0030 FDEEE77A 		vcvt.s32.f32	s15, s15
 775              	.LBB227:
 776              	.LBB228:
 585:Src/app.c     ****     *x = margin;
 777              		.loc 1 585 6 view .LVU219
 778 0034 0229     		cmp	r1, #2
 779 0036 0A46     		mov	r2, r1
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 780              		.loc 1 589 6 view .LVU220
 781 0038 40F21D30 		movw	r0, #797
 585:Src/app.c     ****     *x = margin;
 782              		.loc 1 585 6 view .LVU221
 783 003c B8BF     		it	lt
 784 003e 0222     		movlt	r2, #2
 785              	.LBE228:
 786              	.LBE227:
 718:Src/app.c     ****     is_clamped[i] = clamp_point_with_margin(&x[i], &y[i], disk_radius);
 787              		.loc 1 718 12 view .LVU222
 788 0040 17EE903A 		vmov	r3, s15	@ int
 719:Src/app.c     ****   }
 789              		.loc 1 719 5 is_stmt 1 view .LVU223
 790              	.LVL52:
 791              	.LBB230:
 792              	.LBI227:
 580:Src/app.c     **** {
 793              		.loc 1 580 12 view .LVU224
 794              	.LBB229:
 582:Src/app.c     ****   int yi = *y;
 795              		.loc 1 582 3 view .LVU225
 583:Src/app.c     **** 
 796              		.loc 1 583 3 view .LVU226
 585:Src/app.c     ****     *x = margin;
 797              		.loc 1 585 3 view .LVU227
 587:Src/app.c     ****     *y = margin;
 798              		.loc 1 587 3 view .LVU228
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 799              		.loc 1 589 3 view .LVU229
 589:Src/app.c     ****     *x = lcd_bg_area.XSize - margin - 1;
 800              		.loc 1 589 6 is_stmt 0 view .LVU230
 801 0044 8242     		cmp	r2, r0
 802 0046 A8BF     		it	ge
 803 0048 0246     		movge	r2, r0
 587:Src/app.c     ****     *y = margin;
 804              		.loc 1 587 6 view .LVU231
ARM GAS  /tmp/ccttrCR3.s 			page 49


 805 004a 022B     		cmp	r3, #2
 806 004c 1846     		mov	r0, r3
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 807              		.loc 1 591 6 view .LVU232
 808 004e 40F2DD1C 		movw	ip, #477
 587:Src/app.c     ****     *y = margin;
 809              		.loc 1 587 6 view .LVU233
 810 0052 B8BF     		it	lt
 811 0054 0220     		movlt	r0, #2
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 812              		.loc 1 591 6 view .LVU234
 813 0056 6045     		cmp	r0, ip
 814 0058 A8BF     		it	ge
 815 005a 6046     		movge	r0, ip
 594:Src/app.c     **** }
 816              		.loc 1 594 21 discriminator 2 view .LVU235
 817 005c 1B1A     		subs	r3, r3, r0
 818              	.LVL53:
 594:Src/app.c     **** }
 819              		.loc 1 594 21 discriminator 2 view .LVU236
 820 005e 18BF     		it	ne
 821 0060 0123     		movne	r3, #1
 822 0062 9142     		cmp	r1, r2
 823 0064 18BF     		it	ne
 824 0066 0123     		movne	r3, #1
 825 0068 0DF16808 		add	r8, sp, #104
 826 006c 47F82520 		str	r2, [r7, r5, lsl #2]
 591:Src/app.c     ****     *y = lcd_bg_area.YSize - margin - 1;
 827              		.loc 1 591 3 is_stmt 1 view .LVU237
 828 0070 48F82500 		str	r0, [r8, r5, lsl #2]
 594:Src/app.c     **** }
 829              		.loc 1 594 3 view .LVU238
 830              	.LVL54:
 594:Src/app.c     **** }
 831              		.loc 1 594 3 is_stmt 0 view .LVU239
 832              	.LBE229:
 833              	.LBE230:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 834              		.loc 1 715 36 discriminator 3 view .LVU240
 835 0074 0135     		adds	r5, r5, #1
 836              	.LVL55:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 837              		.loc 1 715 17 discriminator 1 view .LVU241
 838 0076 152D     		cmp	r5, #21
 719:Src/app.c     ****   }
 839              		.loc 1 719 19 discriminator 1 view .LVU242
 840 0078 49F8043B 		str	r3, [r9], #4
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 841              		.loc 1 715 36 is_stmt 1 discriminator 3 view .LVU243
 842              	.LVL56:
 715:Src/app.c     ****     decode_ld_landmark(roi, &hand->ld_landmarks[i], &decoded);
 843              		.loc 1 715 17 discriminator 1 view .LVU244
 844 007c 04F10804 		add	r4, r4, #8
 845 0080 C9D1     		bne	.L47
 722:Src/app.c     ****     if (is_clamped[i])
 846              		.loc 1 722 10 is_stmt 0 view .LVU245
 847 0082 0024     		movs	r4, #0
ARM GAS  /tmp/ccttrCR3.s 			page 50


 848              	.LVL57:
 849              	.L49:
 723:Src/app.c     ****       continue;
 850              		.loc 1 723 5 is_stmt 1 view .LVU246
 723:Src/app.c     ****       continue;
 851              		.loc 1 723 19 is_stmt 0 view .LVU247
 852 0084 56F8043B 		ldr	r3, [r6], #4
 723:Src/app.c     ****       continue;
 853              		.loc 1 723 8 view .LVU248
 854 0088 43B9     		cbnz	r3, .L48
 725:Src/app.c     ****   }
 855              		.loc 1 725 5 is_stmt 1 view .LVU249
 856 008a 6FF0FF03 		mvn	r3, #255
 857 008e 0222     		movs	r2, #2
 858 0090 58F82410 		ldr	r1, [r8, r4, lsl #2]
 859 0094 57F82400 		ldr	r0, [r7, r4, lsl #2]
 860 0098 FFF7FEFF 		bl	UTIL_LCD_FillCircle
 861              	.LVL58:
 862              	.L48:
 722:Src/app.c     ****     if (is_clamped[i])
 863              		.loc 1 722 36 discriminator 2 view .LVU250
 864 009c 0134     		adds	r4, r4, #1
 865              	.LVL59:
 722:Src/app.c     ****     if (is_clamped[i])
 866              		.loc 1 722 17 discriminator 1 view .LVU251
 867 009e 152C     		cmp	r4, #21
 868 00a0 F0D1     		bne	.L49
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 869              		.loc 1 728 10 is_stmt 0 view .LVU252
 870 00a2 0025     		movs	r5, #0
 731:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 871              		.loc 1 731 5 view .LVU253
 872 00a4 4FF07F46 		mov	r6, #-16777216
 873 00a8 104C     		ldr	r4, .L56
 874              	.LVL60:
 875              	.L51:
 729:Src/app.c     ****       continue;
 876              		.loc 1 729 5 is_stmt 1 view .LVU254
 729:Src/app.c     ****       continue;
 877              		.loc 1 729 38 is_stmt 0 view .LVU255
 878 00aa 2068     		ldr	r0, [r4]
 729:Src/app.c     ****       continue;
 879              		.loc 1 729 19 view .LVU256
 880 00ac 44AB     		add	r3, sp, #272
 881 00ae 03EB8000 		add	r0, r3, r0, lsl #2
 729:Src/app.c     ****       continue;
 882              		.loc 1 729 8 view .LVU257
 883 00b2 50F8543C 		ldr	r3, [r0, #-84]
 884 00b6 8BB9     		cbnz	r3, .L50
 729:Src/app.c     ****       continue;
 885              		.loc 1 729 75 discriminator 2 view .LVU258
 886 00b8 6268     		ldr	r2, [r4, #4]
 729:Src/app.c     ****       continue;
 887              		.loc 1 729 56 discriminator 2 view .LVU259
 888 00ba 44AB     		add	r3, sp, #272
 889 00bc 03EB8202 		add	r2, r3, r2, lsl #2
 729:Src/app.c     ****       continue;
ARM GAS  /tmp/ccttrCR3.s 			page 51


 890              		.loc 1 729 43 discriminator 2 view .LVU260
 891 00c0 52F8543C 		ldr	r3, [r2, #-84]
 892 00c4 53B9     		cbnz	r3, .L50
 731:Src/app.c     ****                       x[ld_bindings_idx[i][1]], y[ld_bindings_idx[i][1]],
 893              		.loc 1 731 5 is_stmt 1 view .LVU261
 894 00c6 0096     		str	r6, [sp]
 895 00c8 52F8A83C 		ldr	r3, [r2, #-168]
 896 00cc 50F8A81C 		ldr	r1, [r0, #-168]
 897 00d0 52F8FC2C 		ldr	r2, [r2, #-252]
 898 00d4 50F8FC0C 		ldr	r0, [r0, #-252]
 899 00d8 FFF7FEFF 		bl	UTIL_LCD_DrawLine
 900              	.LVL61:
 901              	.L50:
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 902              		.loc 1 728 35 discriminator 2 view .LVU262
 903 00dc 0135     		adds	r5, r5, #1
 904              	.LVL62:
 728:Src/app.c     ****     if (is_clamped[ld_bindings_idx[i][0]] || is_clamped[ld_bindings_idx[i][1]])
 905              		.loc 1 728 17 discriminator 1 view .LVU263
 906 00de 152D     		cmp	r5, #21
 907 00e0 04F10804 		add	r4, r4, #8
 908 00e4 E1D1     		bne	.L51
 735:Src/app.c     **** 
 909              		.loc 1 735 1 is_stmt 0 view .LVU264
 910 00e6 44B0     		add	sp, sp, #272
 911              		.cfi_def_cfa_offset 32
 912              		@ sp needed
 913 00e8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 914              	.LVL63:
 915              	.L57:
 735:Src/app.c     **** 
 916              		.loc 1 735 1 view .LVU265
 917              		.align	2
 918              	.L56:
 919 00ec 00000000 		.word	ld_bindings_idx
 920              		.cfi_endproc
 921              	.LFE7388:
 923              		.section	.text.roi_shift_and_scale.constprop.0,"ax",%progbits
 924              		.align	1
 925              		.syntax unified
 926              		.thumb
 927              		.thumb_func
 929              	roi_shift_and_scale.constprop.0:
 930              	.LVL64:
 931              	.LFB7414:
 314:Src/app.c     **** {
 932              		.loc 1 314 13 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Src/app.c     ****   float sx, sy;
 936              		.loc 1 316 3 view .LVU267
 317:Src/app.c     **** 
 937              		.loc 1 317 3 view .LVU268
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 938              		.loc 1 319 3 view .LVU269
 314:Src/app.c     **** {
ARM GAS  /tmp/ccttrCR3.s 			page 52


 939              		.loc 1 314 13 is_stmt 0 view .LVU270
 940 0000 10B5     		push	{r4, lr}
 941              		.cfi_def_cfa_offset 8
 942              		.cfi_offset 4, -8
 943              		.cfi_offset 14, -4
 944 0002 2DED0C8B 		vpush.64	{d8, d9, d10, d11, d12, d13}
 945              		.cfi_def_cfa_offset 56
 946              		.cfi_offset 80, -56
 947              		.cfi_offset 81, -52
 948              		.cfi_offset 82, -48
 949              		.cfi_offset 83, -44
 950              		.cfi_offset 84, -40
 951              		.cfi_offset 85, -36
 952              		.cfi_offset 86, -32
 953              		.cfi_offset 87, -28
 954              		.cfi_offset 88, -24
 955              		.cfi_offset 89, -20
 956              		.cfi_offset 90, -16
 957              		.cfi_offset 91, -12
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 958              		.loc 1 319 28 view .LVU271
 959 0006 90ED04CA 		vldr.32	s24, [r0, #16]
 960 000a B7EECCCA 		vcvt.f64.f32	d12, s24
 314:Src/app.c     **** {
 961              		.loc 1 314 13 view .LVU272
 962 000e 0446     		mov	r4, r0
 963 0010 B0EE40AA 		vmov.f32	s20, s0
 964 0014 F0EE609A 		vmov.f32	s19, s1
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 965              		.loc 1 319 28 view .LVU273
 966 0018 B0EE4C0B 		vmov.f64	d0, d12
 967              	.LVL65:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 968              		.loc 1 319 12 view .LVU274
 969 001c D0ED02DA 		vldr.32	s27, [r0, #8]
 314:Src/app.c     **** {
 970              		.loc 1 314 13 view .LVU275
 971 0020 B0EE41DA 		vmov.f32	s26, s2
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 972              		.loc 1 319 28 view .LVU276
 973 0024 FFF7FEFF 		bl	cos
 974              	.LVL66:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 975              		.loc 1 319 52 discriminator 1 view .LVU277
 976 0028 94ED039A 		vldr.32	s18, [r4, #12]
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 977              		.loc 1 319 16 view .LVU278
 978 002c 9FED1CBA 		vldr.32	s22, .L62
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 979              		.loc 1 319 56 discriminator 1 view .LVU279
 980 0030 29EE0AAA 		vmul.f32	s20, s18, s20
 981              	.LVL67:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 982              		.loc 1 319 28 view .LVU280
 983 0034 B0EE408B 		vmov.f64	d8, d0
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 984              		.loc 1 319 68 discriminator 1 view .LVU281
ARM GAS  /tmp/ccttrCR3.s 			page 53


 985 0038 B0EE4C0B 		vmov.f64	d0, d12
 986 003c FFF7FEFF 		bl	sin
 987              	.LVL68:
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 988              		.loc 1 319 56 discriminator 1 view .LVU282
 989 0040 B7EECAAA 		vcvt.f64.f32	d10, s20
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 990              		.loc 1 319 16 view .LVU283
 991 0044 2DEE8BBA 		vmul.f32	s22, s27, s22
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 992              		.loc 1 319 47 discriminator 2 view .LVU284
 993 0048 20EE4A7B 		vnmul.f64	d7, d0, d10
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 994              		.loc 1 319 16 view .LVU285
 995 004c B7EECBBA 		vcvt.f64.f32	d11, s22
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 996              		.loc 1 319 47 discriminator 2 view .LVU286
 997 0050 ABEE087B 		vfma.f64	d7, d11, d8
 320:Src/app.c     **** 
 998              		.loc 1 320 66 discriminator 2 view .LVU287
 999 0054 28EE0A8B 		vmul.f64	d8, d8, d10
 319:Src/app.c     ****   sy = (roi->w * shift_x * sin(roi->rotation) + roi->h * shift_y * cos(roi->rotation));
 1000              		.loc 1 319 6 discriminator 2 view .LVU288
 1001 0058 B7EEC77B 		vcvt.f32.f64	s14, d7
 1002              	.LVL69:
 320:Src/app.c     **** 
 1003              		.loc 1 320 3 is_stmt 1 view .LVU289
 322:Src/app.c     ****   roi->cy += sy;
 1004              		.loc 1 322 11 is_stmt 0 view .LVU290
 1005 005c D4ED007A 		vldr.32	s15, [r4]
 325:Src/app.c     ****   roi->w = long_side;
 1006              		.loc 1 325 15 discriminator 1 view .LVU291
 1007 0060 F4EE49DA 		vcmp.f32	s27, s18
 320:Src/app.c     **** 
 1008              		.loc 1 320 47 discriminator 2 view .LVU292
 1009 0064 ABEE008B 		vfma.f64	d8, d11, d0
 1010              	.LVL70:
 322:Src/app.c     ****   roi->cy += sy;
 1011              		.loc 1 322 3 is_stmt 1 view .LVU293
 322:Src/app.c     ****   roi->cy += sy;
 1012              		.loc 1 322 11 is_stmt 0 view .LVU294
 1013 0068 77EE877A 		vadd.f32	s15, s15, s14
 325:Src/app.c     ****   roi->w = long_side;
 1014              		.loc 1 325 15 discriminator 1 view .LVU295
 1015 006c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 320:Src/app.c     **** 
 1016              		.loc 1 320 6 discriminator 2 view .LVU296
 1017 0070 B7EEC88B 		vcvt.f32.f64	s16, d8
 1018              	.LVL71:
 322:Src/app.c     ****   roi->cy += sy;
 1019              		.loc 1 322 11 view .LVU297
 1020 0074 C4ED007A 		vstr.32	s15, [r4]
 323:Src/app.c     **** 
 1021              		.loc 1 323 3 is_stmt 1 view .LVU298
 323:Src/app.c     **** 
 1022              		.loc 1 323 11 is_stmt 0 view .LVU299
 1023 0078 D4ED017A 		vldr.32	s15, [r4, #4]
ARM GAS  /tmp/ccttrCR3.s 			page 54


 325:Src/app.c     ****   roi->w = long_side;
 1024              		.loc 1 325 15 discriminator 1 view .LVU300
 1025 007c 3DFE899A 		vselgt.f32	s18, s27, s18
 329:Src/app.c     ****   roi->h *= scale_y;
 1026              		.loc 1 329 10 view .LVU301
 1027 0080 69EE299A 		vmul.f32	s19, s18, s19
 1028              	.LVL72:
 323:Src/app.c     **** 
 1029              		.loc 1 323 11 view .LVU302
 1030 0084 77EE887A 		vadd.f32	s15, s15, s16
 330:Src/app.c     **** }
 1031              		.loc 1 330 10 view .LVU303
 1032 0088 29EE0D9A 		vmul.f32	s18, s18, s26
 329:Src/app.c     ****   roi->h *= scale_y;
 1033              		.loc 1 329 10 view .LVU304
 1034 008c C4ED029A 		vstr.32	s19, [r4, #8]
 330:Src/app.c     **** }
 1035              		.loc 1 330 10 view .LVU305
 1036 0090 84ED039A 		vstr.32	s18, [r4, #12]
 331:Src/app.c     **** 
 1037              		.loc 1 331 1 view .LVU306
 1038 0094 BDEC0C8B 		vldm	sp!, {d8-d13}
 1039              		.cfi_restore 90
 1040              		.cfi_restore 91
 1041              		.cfi_restore 88
 1042              		.cfi_restore 89
 1043              		.cfi_restore 86
 1044              		.cfi_restore 87
 1045              		.cfi_restore 84
 1046              		.cfi_restore 85
 1047              		.cfi_restore 82
 1048              		.cfi_restore 83
 1049              		.cfi_restore 80
 1050              		.cfi_restore 81
 1051              		.cfi_def_cfa_offset 8
 1052              	.LVL73:
 323:Src/app.c     **** 
 1053              		.loc 1 323 11 view .LVU307
 1054 0098 C4ED017A 		vstr.32	s15, [r4, #4]
 325:Src/app.c     ****   roi->w = long_side;
 1055              		.loc 1 325 3 is_stmt 1 view .LVU308
 326:Src/app.c     ****   roi->h = long_side;
 1056              		.loc 1 326 3 view .LVU309
 327:Src/app.c     **** 
 1057              		.loc 1 327 3 view .LVU310
 329:Src/app.c     ****   roi->h *= scale_y;
 1058              		.loc 1 329 3 view .LVU311
 330:Src/app.c     **** }
 1059              		.loc 1 330 3 view .LVU312
 331:Src/app.c     **** 
 1060              		.loc 1 331 1 is_stmt 0 view .LVU313
 1061 009c 10BD     		pop	{r4, pc}
 1062              	.LVL74:
 1063              	.L63:
 331:Src/app.c     **** 
 1064              		.loc 1 331 1 view .LVU314
 1065 009e 00BF     		.align	2
ARM GAS  /tmp/ccttrCR3.s 			page 55


 1066              	.L62:
 1067 00a0 00000000 		.word	0
 1068              		.cfi_endproc
 1069              	.LFE7414:
 1071              		.section	.rodata.nn_thread_fct.str1.1,"aMS",%progbits,1
 1072              	.LC7:
 1073 0000 696E666F 		.ascii	"info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIO"
 1073      2D3E7072 
 1073      6F625F6F 
 1073      75745F6C 
 1073      656E203D 
 1074 0033 4E53202A 		.ascii	"NS * sizeof(float)\000"
 1074      2073697A 
 1074      656F6628 
 1074      666C6F61 
 1074      742900
 1075              	.LC8:
 1076 0046 696E666F 		.ascii	"info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTI"
 1076      2D3E626F 
 1076      7865735F 
 1076      6F75745F 
 1076      6C656E20 
 1077 0079 4F4E5320 		.ascii	"ONS * sizeof(float) * 18\000"
 1077      2A207369 
 1077      7A656F66 
 1077      28666C6F 
 1077      61742920 
 1078              	.LC9:
 1079 0092 72657420 		.ascii	"ret == AI_PD_POSTPROCESS_ERROR_NO\000"
 1079      3D3D2041 
 1079      495F5044 
 1079      5F504F53 
 1079      5450524F 
 1080              	.LC10:
 1081 00b4 696E666F 		.ascii	"info->prob_out_len == sizeof(float)\000"
 1081      2D3E7072 
 1081      6F625F6F 
 1081      75745F6C 
 1081      656E203D 
 1082              	.LC11:
 1083 00d8 696E666F 		.ascii	"info->landmarks_out_len == sizeof(float) * 63\000"
 1083      2D3E6C61 
 1083      6E646D61 
 1083      726B735F 
 1083      6F75745F 
 1084              	.LC12:
 1085 0106 696E6974 		.ascii	"init nema\000"
 1085      206E656D 
 1085      6100
 1086              	.LC13:
 1087 0110 216E656D 		.ascii	"!nema_get_error()\000"
 1087      615F6765 
 1087      745F6572 
 1087      726F7228 
 1087      2900
 1088              	.LC14:
 1089 0122 696E6974 		.ascii	"init nema DONE %s\012\000"
ARM GAS  /tmp/ccttrCR3.s 			page 56


 1089      206E656D 
 1089      6120444F 
 1089      4E452025 
 1089      730A00
 1090              	.LC15:
 1091 0135 72657420 		.ascii	"ret == HAL_OK\000"
 1091      3D3D2048 
 1091      414C5F4F 
 1091      4B00
 1092              	.LC16:
 1093 0143 6E6E5F70 		.ascii	"nn_pipe_dst\000"
 1093      6970655F 
 1093      64737400 
 1094              	.LC17:
 1095 014f 63617074 		.ascii	"capture_buffer\000"
 1095      7572655F 
 1095      62756666 
 1095      657200
 1096              	.LC18:
 1097 015e 72657420 		.ascii	"ret == LL_ATON_User_IO_NOERROR\000"
 1097      3D3D204C 
 1097      4C5F4154 
 1097      4F4E5F55 
 1097      7365725F 
 1098              		.section	.text.nn_thread_fct,"ax",%progbits
 1099              		.align	1
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1104              	nn_thread_fct:
 1105              	.LVL75:
 1106              	.LFB7401:
1116:Src/app.c     ****   float nn_period_filtered_ms = 0;
 1107              		.loc 1 1116 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 520
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
1117:Src/app.c     ****   float pd_filtered_ms = 0;
 1111              		.loc 1 1117 3 view .LVU316
1118:Src/app.c     ****   float ld_filtered_ms = 0;
 1112              		.loc 1 1118 3 view .LVU317
1119:Src/app.c     ****   hl_model_info_t hl_info;
 1113              		.loc 1 1119 3 view .LVU318
1120:Src/app.c     ****   pd_model_info_t pd_info;
 1114              		.loc 1 1120 3 view .LVU319
1121:Src/app.c     ****   uint32_t nn_period_ms;
 1115              		.loc 1 1121 3 view .LVU320
1122:Src/app.c     ****   uint32_t nn_period[2];
 1116              		.loc 1 1122 3 view .LVU321
1123:Src/app.c     ****   uint8_t *nn_pipe_dst;
 1117              		.loc 1 1123 3 view .LVU322
1124:Src/app.c     ****   pd_pp_point_t box_next_keypoints[AI_PD_MODEL_PP_NB_KEYPOINTS];
 1118              		.loc 1 1124 3 view .LVU323
1125:Src/app.c     ****   pd_pp_box_t box_next;
 1119              		.loc 1 1125 3 view .LVU324
1126:Src/app.c     ****   int is_tracking = 0;
 1120              		.loc 1 1126 3 view .LVU325
ARM GAS  /tmp/ccttrCR3.s 			page 57


1127:Src/app.c     ****   roi_t roi_next;
 1121              		.loc 1 1127 3 view .LVU326
1128:Src/app.c     ****   uint32_t pd_ms;
 1122              		.loc 1 1128 3 view .LVU327
1129:Src/app.c     ****   uint32_t hl_ms;
 1123              		.loc 1 1129 3 view .LVU328
1130:Src/app.c     ****   int ret;
 1124              		.loc 1 1130 3 view .LVU329
1131:Src/app.c     ****   int j;
 1125              		.loc 1 1131 3 view .LVU330
1132:Src/app.c     **** 
 1126              		.loc 1 1132 3 view .LVU331
1135:Src/app.c     **** 
 1127              		.loc 1 1135 3 view .LVU332
1138:Src/app.c     ****   box_next.pKps = box_next_keypoints;
 1128              		.loc 1 1138 3 view .LVU333
1116:Src/app.c     ****   float nn_period_filtered_ms = 0;
 1129              		.loc 1 1116 1 is_stmt 0 view .LVU334
 1130 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1131              		.cfi_def_cfa_offset 36
 1132              		.cfi_offset 4, -36
 1133              		.cfi_offset 5, -32
 1134              		.cfi_offset 6, -28
 1135              		.cfi_offset 7, -24
 1136              		.cfi_offset 8, -20
 1137              		.cfi_offset 9, -16
 1138              		.cfi_offset 10, -12
 1139              		.cfi_offset 11, -8
 1140              		.cfi_offset 14, -4
 1141 0004 2DED088B 		vpush.64	{d8, d9, d10, d11}
 1142              		.cfi_def_cfa_offset 68
 1143              		.cfi_offset 80, -68
 1144              		.cfi_offset 81, -64
 1145              		.cfi_offset 82, -60
 1146              		.cfi_offset 83, -56
 1147              		.cfi_offset 84, -52
 1148              		.cfi_offset 85, -48
 1149              		.cfi_offset 86, -44
 1150              		.cfi_offset 87, -40
 1151 0008 ADF5057D 		sub	sp, sp, #532
 1152              		.cfi_def_cfa_offset 600
 1153              	.LVL76:
 1154              	.LBB362:
 1155              	.LBI362:
 792:Src/app.c     **** {
 1156              		.loc 1 792 13 is_stmt 1 view .LVU335
 1157              	.LBB363:
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1158              		.loc 1 794 3 view .LVU336
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1159              		.loc 1 794 46 is_stmt 0 view .LVU337
 1160 000c FFF7FEFF 		bl	LL_ATON_Output_Buffers_Info_palm_detector
 1161              	.LVL77:
 794:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_palm_detector();
 1162              		.loc 1 794 46 view .LVU338
 1163 0010 0446     		mov	r4, r0
 1164              	.LVL78:
ARM GAS  /tmp/ccttrCR3.s 			page 58


 795:Src/app.c     ****   int ret;
 1165              		.loc 1 795 3 is_stmt 1 view .LVU339
 795:Src/app.c     ****   int ret;
 1166              		.loc 1 795 45 is_stmt 0 view .LVU340
 1167 0012 FFF7FEFF 		bl	LL_ATON_Input_Buffers_Info_palm_detector
 1168              	.LVL79:
 796:Src/app.c     **** 
 1169              		.loc 1 796 3 is_stmt 1 view .LVU341
 799:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 1170              		.loc 1 799 3 view .LVU342
 1171              	.LBB364:
 1172              	.LBI364:
 493:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf)
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_end;
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 499:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf)
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return LL_Buffer_addr_base(buf) + buf->offset_limit;
 502:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf)
 1173              		.loc 2 504 26 view .LVU343
 1174              	.LBB365:
 505:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return buf->offset_end - buf->offset_start;
 1175              		.loc 2 506 5 view .LVU344
 1176              		.loc 2 506 28 is_stmt 0 view .LVU345
 1177 0016 D0E90223 		ldrd	r2, r3, [r0, #8]
 1178              	.LBE365:
 1179              	.LBE364:
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1180              		.loc 1 800 30 view .LVU346
 1181 001a 2046     		mov	r0, r4
 1182              	.LVL80:
 1183              	.LBB367:
 1184              	.LBB366:
 1185              		.loc 2 506 28 view .LVU347
 1186 001c 9B1A     		subs	r3, r3, r2
 1187              	.LBE366:
 1188              	.LBE367:
 799:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[0]);
 1189              		.loc 1 799 19 discriminator 1 view .LVU348
 1190 001e 4893     		str	r3, [sp, #288]
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1191              		.loc 1 800 3 is_stmt 1 view .LVU349
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1192              		.loc 1 800 30 is_stmt 0 view .LVU350
 1193 0020 FFF7FEFF 		bl	LL_Buffer_addr_start
 1194              	.LVL81:
 1195              	.LBB368:
 1196              	.LBB369:
 1197              		.loc 2 506 28 view .LVU351
 1198 0024 D4E90223 		ldrd	r2, r3, [r4, #8]
 1199 0028 9B1A     		subs	r3, r3, r2
ARM GAS  /tmp/ccttrCR3.s 			page 59


 1200              	.LBE369:
 1201              	.LBE368:
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 1202              		.loc 1 802 3 view .LVU352
 1203 002a B3F5FC5F 		cmp	r3, #8064
 800:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[0]);
 1204              		.loc 1 800 18 discriminator 1 view .LVU353
 1205 002e 4990     		str	r0, [sp, #292]
 801:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 1206              		.loc 1 801 3 is_stmt 1 view .LVU354
 1207              	.LVL82:
 1208              	.LBB371:
 1209              	.LBI368:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1210              		.loc 2 504 26 view .LVU355
 1211              	.LBB370:
 1212              		.loc 2 506 5 view .LVU356
 1213              		.loc 2 506 5 is_stmt 0 view .LVU357
 1214              	.LBE370:
 1215              	.LBE371:
 801:Src/app.c     ****   assert(info->prob_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float));
 1216              		.loc 1 801 22 discriminator 1 view .LVU358
 1217 0030 4A93     		str	r3, [sp, #296]
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 1218              		.loc 1 802 3 is_stmt 1 view .LVU359
 1219 0032 06D0     		beq	.L65
 802:Src/app.c     ****   info->boxes_out = (float *) LL_Buffer_addr_start(&nn_out_info[1]);
 1220              		.loc 1 802 3 is_stmt 0 discriminator 1 view .LVU360
 1221 0034 40F22231 		movw	r1, #802
 1222 0038 994B     		ldr	r3, .L148+8
 1223 003a 9A4A     		ldr	r2, .L148+12
 1224              	.LVL83:
 1225              	.L147:
 805:Src/app.c     **** 
 1226              		.loc 1 805 3 discriminator 1 view .LVU361
 1227 003c 9A48     		ldr	r0, .L148+16
 1228 003e FFF7FEFF 		bl	__assert_func
 1229              	.LVL84:
 1230              	.L65:
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 1231              		.loc 1 803 3 is_stmt 1 view .LVU362
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
 1232              		.loc 1 803 31 is_stmt 0 view .LVU363
 1233 0042 04F13800 		add	r0, r4, #56
 1234 0046 FFF7FEFF 		bl	LL_Buffer_addr_start
 1235              	.LVL85:
 1236              	.LBB372:
 1237              	.LBB373:
 1238              		.loc 2 506 28 view .LVU364
 1239 004a D4E91023 		ldrd	r2, r3, [r4, #64]
 1240 004e 9B1A     		subs	r3, r3, r2
 1241              	.LBE373:
 1242              	.LBE372:
 805:Src/app.c     **** 
 1243              		.loc 1 805 3 view .LVU365
 1244 0050 964A     		ldr	r2, .L148+20
 803:Src/app.c     ****   info->boxes_out_len = LL_Buffer_len(&nn_out_info[1]);
ARM GAS  /tmp/ccttrCR3.s 			page 60


 1245              		.loc 1 803 19 discriminator 1 view .LVU366
 1246 0052 4B90     		str	r0, [sp, #300]
 804:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 1247              		.loc 1 804 3 is_stmt 1 view .LVU367
 1248              	.LVL86:
 1249              	.LBB375:
 1250              	.LBI372:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1251              		.loc 2 504 26 view .LVU368
 1252              	.LBB374:
 1253              		.loc 2 506 5 view .LVU369
 1254              		.loc 2 506 5 is_stmt 0 view .LVU370
 1255              	.LBE374:
 1256              	.LBE375:
 805:Src/app.c     **** 
 1257              		.loc 1 805 3 view .LVU371
 1258 0054 9342     		cmp	r3, r2
 804:Src/app.c     ****   assert(info->boxes_out_len == AI_PD_MODEL_PP_TOTAL_DETECTIONS * sizeof(float) * 18);
 1259              		.loc 1 804 23 discriminator 1 view .LVU372
 1260 0056 4C93     		str	r3, [sp, #304]
 805:Src/app.c     **** 
 1261              		.loc 1 805 3 is_stmt 1 view .LVU373
 1262 0058 04D0     		beq	.L66
 805:Src/app.c     **** 
 1263              		.loc 1 805 3 is_stmt 0 discriminator 1 view .LVU374
 1264 005a 40F22531 		movw	r1, #805
 1265 005e 944B     		ldr	r3, .L148+24
 1266 0060 904A     		ldr	r2, .L148+12
 1267 0062 EBE7     		b	.L147
 1268              	.L66:
 808:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1269              		.loc 1 808 3 is_stmt 1 view .LVU375
 808:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1270              		.loc 1 808 9 is_stmt 0 view .LVU376
 1271 0064 9349     		ldr	r1, .L148+28
 1272 0066 4DA8     		add	r0, sp, #308
 1273 0068 FFF7FEFF 		bl	app_postprocess_init
 1274              	.LVL87:
 809:Src/app.c     **** }
 1275              		.loc 1 809 3 is_stmt 1 view .LVU377
 1276 006c 0546     		mov	r5, r0
 1277 006e 20B1     		cbz	r0, .L67
 809:Src/app.c     **** }
 1278              		.loc 1 809 3 is_stmt 0 discriminator 1 view .LVU378
 1279 0070 40F22931 		movw	r1, #809
 1280 0074 904B     		ldr	r3, .L148+32
 1281 0076 8B4A     		ldr	r2, .L148+12
 1282 0078 E0E7     		b	.L147
 1283              	.L67:
 1284              	.LVL88:
 809:Src/app.c     **** }
 1285              		.loc 1 809 3 discriminator 1 view .LVU379
 1286              	.LBE363:
 1287              	.LBE362:
1139:Src/app.c     ****   hand_landmark_init(&hl_info);
 1288              		.loc 1 1139 3 is_stmt 1 view .LVU380
1139:Src/app.c     ****   hand_landmark_init(&hl_info);
ARM GAS  /tmp/ccttrCR3.s 			page 61


 1289              		.loc 1 1139 17 is_stmt 0 view .LVU381
 1290 007a 3AAB     		add	r3, sp, #232
 1291 007c 2693     		str	r3, [sp, #152]
1140:Src/app.c     **** 
 1292              		.loc 1 1140 3 is_stmt 1 view .LVU382
 1293              	.LVL89:
 1294              	.LBB376:
 1295              	.LBI376:
 844:Src/app.c     **** {
 1296              		.loc 1 844 13 view .LVU383
 1297              	.LBB377:
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
 1298              		.loc 1 846 3 view .LVU384
 846:Src/app.c     ****   const LL_Buffer_InfoTypeDef *nn_in_info = LL_ATON_Input_Buffers_Info_hand_landmark();
 1299              		.loc 1 846 46 is_stmt 0 view .LVU385
 1300 007e FFF7FEFF 		bl	LL_ATON_Output_Buffers_Info_hand_landmark
 1301              	.LVL90:
 1302 0082 0446     		mov	r4, r0
 1303              	.LVL91:
 847:Src/app.c     **** 
 1304              		.loc 1 847 3 is_stmt 1 view .LVU386
 847:Src/app.c     **** 
 1305              		.loc 1 847 45 is_stmt 0 view .LVU387
 1306 0084 FFF7FEFF 		bl	LL_ATON_Input_Buffers_Info_hand_landmark
 1307              	.LVL92:
 847:Src/app.c     **** 
 1308              		.loc 1 847 45 view .LVU388
 1309 0088 0146     		mov	r1, r0
 1310              	.LVL93:
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1311              		.loc 1 849 3 is_stmt 1 view .LVU389
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1312              		.loc 1 849 17 is_stmt 0 view .LVU390
 1313 008a FFF7FEFF 		bl	LL_Buffer_addr_start
 1314              	.LVL94:
 1315              	.LBB378:
 1316              	.LBB379:
 1317              		.loc 2 506 33 view .LVU391
 1318 008e D1E9029A 		ldrd	r9, r10, [r1, #8]
 1319              	.LBE379:
 1320              	.LBE378:
 849:Src/app.c     ****   info->nn_in_len = LL_Buffer_len(&nn_in_info[0]);
 1321              		.loc 1 849 17 view .LVU392
 1322 0092 0646     		mov	r6, r0
 1323              	.LVL95:
 850:Src/app.c     ****   info->prob_out = (float *) LL_Buffer_addr_start(&nn_out_info[2]);
 1324              		.loc 1 850 3 is_stmt 1 view .LVU393
 1325              	.LBB383:
 1326              	.LBI378:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1327              		.loc 2 504 26 view .LVU394
 1328              	.LBB380:
 1329              		.loc 2 506 5 view .LVU395
 1330              		.loc 2 506 5 is_stmt 0 view .LVU396
 1331              	.LBE380:
 1332              	.LBE383:
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
ARM GAS  /tmp/ccttrCR3.s 			page 62


 1333              		.loc 1 851 3 is_stmt 1 view .LVU397
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1334              		.loc 1 851 30 is_stmt 0 view .LVU398
 1335 0094 04F17000 		add	r0, r4, #112
 1336              	.LVL96:
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1337              		.loc 1 851 30 view .LVU399
 1338 0098 FFF7FEFF 		bl	LL_Buffer_addr_start
 1339              	.LVL97:
 1340              	.LBB384:
 1341              	.LBB385:
 1342              		.loc 2 506 28 view .LVU400
 1343 009c D4E91E23 		ldrd	r2, r3, [r4, #120]
 1344 00a0 9B1A     		subs	r3, r3, r2
 1345              	.LBE385:
 1346              	.LBE384:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1347              		.loc 1 853 3 view .LVU401
 1348 00a2 042B     		cmp	r3, #4
 851:Src/app.c     ****   info->prob_out_len = LL_Buffer_len(&nn_out_info[2]);
 1349              		.loc 1 851 30 view .LVU402
 1350 00a4 8346     		mov	fp, r0
 1351              	.LVL98:
 852:Src/app.c     ****   assert(info->prob_out_len == sizeof(float));
 1352              		.loc 1 852 3 is_stmt 1 view .LVU403
 1353              	.LBB387:
 1354              	.LBI384:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1355              		.loc 2 504 26 view .LVU404
 1356              	.LBB386:
 1357              		.loc 2 506 5 view .LVU405
 1358              		.loc 2 506 5 is_stmt 0 view .LVU406
 1359              	.LBE386:
 1360              	.LBE387:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1361              		.loc 1 853 3 is_stmt 1 view .LVU407
 1362 00a6 04D0     		beq	.L68
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1363              		.loc 1 853 3 is_stmt 0 discriminator 1 view .LVU408
 1364 00a8 40F25531 		movw	r1, #853
 1365              	.LVL99:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1366              		.loc 1 853 3 discriminator 1 view .LVU409
 1367 00ac 834B     		ldr	r3, .L148+36
 1368              	.LVL100:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1369              		.loc 1 853 3 discriminator 1 view .LVU410
 1370 00ae 844A     		ldr	r2, .L148+40
 1371              	.LVL101:
 853:Src/app.c     ****   info->landmarks_out = (float *) LL_Buffer_addr_start(&nn_out_info[3]);
 1372              		.loc 1 853 3 discriminator 1 view .LVU411
 1373 00b0 C4E7     		b	.L147
 1374              	.LVL102:
 1375              	.L68:
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1376              		.loc 1 854 3 is_stmt 1 view .LVU412
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
ARM GAS  /tmp/ccttrCR3.s 			page 63


 1377              		.loc 1 854 35 is_stmt 0 view .LVU413
 1378 00b2 04F1A800 		add	r0, r4, #168
 1379              	.LVL103:
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1380              		.loc 1 854 35 view .LVU414
 1381 00b6 FFF7FEFF 		bl	LL_Buffer_addr_start
 1382              	.LVL104:
 1383              	.LBB388:
 1384              	.LBB389:
 1385              		.loc 2 506 28 view .LVU415
 1386 00ba D4E92C23 		ldrd	r2, r3, [r4, #176]
 1387 00be 9B1A     		subs	r3, r3, r2
 1388              	.LBE389:
 1389              	.LBE388:
 856:Src/app.c     **** }
 1390              		.loc 1 856 3 view .LVU416
 1391 00c0 FC2B     		cmp	r3, #252
 854:Src/app.c     ****   info->landmarks_out_len = LL_Buffer_len(&nn_out_info[3]);
 1392              		.loc 1 854 35 view .LVU417
 1393 00c2 8046     		mov	r8, r0
 1394              	.LVL105:
 855:Src/app.c     ****   assert(info->landmarks_out_len == sizeof(float) * 63);
 1395              		.loc 1 855 3 is_stmt 1 view .LVU418
 1396              	.LBB391:
 1397              	.LBI388:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 1398              		.loc 2 504 26 view .LVU419
 1399              	.LBB390:
 1400              		.loc 2 506 5 view .LVU420
 1401              		.loc 2 506 5 is_stmt 0 view .LVU421
 1402              	.LBE390:
 1403              	.LBE391:
 856:Src/app.c     **** }
 1404              		.loc 1 856 3 is_stmt 1 view .LVU422
 1405 00c4 04D0     		beq	.L69
 856:Src/app.c     **** }
 1406              		.loc 1 856 3 is_stmt 0 discriminator 1 view .LVU423
 1407 00c6 4FF45671 		mov	r1, #856
 1408              	.LVL106:
 856:Src/app.c     **** }
 1409              		.loc 1 856 3 discriminator 1 view .LVU424
 1410 00ca 7E4B     		ldr	r3, .L148+44
 1411              	.LVL107:
 856:Src/app.c     **** }
 1412              		.loc 1 856 3 discriminator 1 view .LVU425
 1413 00cc 7C4A     		ldr	r2, .L148+40
 1414              	.LVL108:
 856:Src/app.c     **** }
 1415              		.loc 1 856 3 discriminator 1 view .LVU426
 1416 00ce B5E7     		b	.L147
 1417              	.LVL109:
 1418              	.L69:
 856:Src/app.c     **** }
 1419              		.loc 1 856 3 discriminator 1 view .LVU427
 1420              	.LBE377:
 1421              	.LBE376:
1143:Src/app.c     **** #endif
ARM GAS  /tmp/ccttrCR3.s 			page 64


 1422              		.loc 1 1143 3 is_stmt 1 view .LVU428
 1423              	.LBB396:
 1424              	.LBI396:
1012:Src/app.c     **** {
 1425              		.loc 1 1012 13 view .LVU429
 1426              	.LBB397:
1014:Src/app.c     ****   int ret;
 1427              		.loc 1 1014 3 view .LVU430
1014:Src/app.c     ****   int ret;
 1428              		.loc 1 1014 25 is_stmt 0 view .LVU431
 1429 00d0 2946     		mov	r1, r5
 1430 00d2 2422     		movs	r2, #36
 1431 00d4 5AA8     		add	r0, sp, #360
 1432              	.LVL110:
1014:Src/app.c     ****   int ret;
 1433              		.loc 1 1014 25 view .LVU432
 1434 00d6 FFF7FEFF 		bl	memset
 1435              	.LVL111:
1015:Src/app.c     **** 
 1436              		.loc 1 1015 3 is_stmt 1 view .LVU433
1017:Src/app.c     ****   nema_init();
 1437              		.loc 1 1017 3 view .LVU434
 1438 00da 7B48     		ldr	r0, .L148+48
 1439 00dc FFF7FEFF 		bl	puts
 1440              	.LVL112:
1018:Src/app.c     ****   assert(!nema_get_error());
 1441              		.loc 1 1018 3 view .LVU435
 1442 00e0 FFF7FEFF 		bl	nema_init
 1443              	.LVL113:
1019:Src/app.c     ****   nema_ext_hold_enable(2);
 1444              		.loc 1 1019 3 view .LVU436
 1445 00e4 FFF7FEFF 		bl	nema_get_error
 1446              	.LVL114:
1019:Src/app.c     ****   nema_ext_hold_enable(2);
 1447              		.loc 1 1019 3 is_stmt 0 discriminator 1 view .LVU437
 1448 00e8 0546     		mov	r5, r0
 1449 00ea 20B1     		cbz	r0, .L70
 1450 00ec 40F2FB31 		movw	r1, #1019
 1451 00f0 764B     		ldr	r3, .L148+52
 1452 00f2 774A     		ldr	r2, .L148+56
 1453 00f4 A2E7     		b	.L147
 1454              	.L70:
1020:Src/app.c     ****   nema_ext_hold_irq_enable(2);
 1455              		.loc 1 1020 3 is_stmt 1 view .LVU438
 1456 00f6 0220     		movs	r0, #2
 1457 00f8 FFF7FEFF 		bl	nema_ext_hold_enable
 1458              	.LVL115:
1021:Src/app.c     ****   nema_ext_hold_enable(3);
 1459              		.loc 1 1021 3 view .LVU439
 1460 00fc 0220     		movs	r0, #2
 1461 00fe FFF7FEFF 		bl	nema_ext_hold_irq_enable
 1462              	.LVL116:
1022:Src/app.c     ****   nema_ext_hold_irq_enable(3);
 1463              		.loc 1 1022 3 view .LVU440
 1464 0102 0320     		movs	r0, #3
 1465 0104 FFF7FEFF 		bl	nema_ext_hold_enable
 1466              	.LVL117:
ARM GAS  /tmp/ccttrCR3.s 			page 65


1023:Src/app.c     ****   printf("init nema DONE %s\n", nema_get_sw_device_name());
 1467              		.loc 1 1023 3 view .LVU441
 1468 0108 0320     		movs	r0, #3
 1469 010a FFF7FEFF 		bl	nema_ext_hold_irq_enable
 1470              	.LVL118:
1024:Src/app.c     **** 
 1471              		.loc 1 1024 3 view .LVU442
 1472 010e FFF7FEFF 		bl	nema_get_sw_device_name
 1473              	.LVL119:
 1474 0112 0146     		mov	r1, r0
1024:Src/app.c     **** 
 1475              		.loc 1 1024 3 is_stmt 0 discriminator 1 view .LVU443
 1476 0114 6F48     		ldr	r0, .L148+60
 1477 0116 FFF7FEFF 		bl	printf
 1478              	.LVL120:
1026:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
 1479              		.loc 1 1026 3 is_stmt 1 view .LVU444
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1480              		.loc 1 1027 26 is_stmt 0 view .LVU445
 1481 011a 4023     		movs	r3, #64
1026:Src/app.c     ****   hgfxmmu.Init.BlockSize = GFXMMU_12BYTE_BLOCKS;
 1482              		.loc 1 1026 20 view .LVU446
 1483 011c 6E4C     		ldr	r4, .L148+64
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1484              		.loc 1 1027 26 view .LVU447
 1485 011e 6F4A     		ldr	r2, .L148+68
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1486              		.loc 1 1029 9 view .LVU448
 1487 0120 2046     		mov	r0, r4
1027:Src/app.c     ****   hgfxmmu.Init.AddressTranslation = DISABLE;
 1488              		.loc 1 1027 26 view .LVU449
 1489 0122 C4E90023 		strd	r2, r3, [r4]
1028:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
 1490              		.loc 1 1028 3 is_stmt 1 view .LVU450
1028:Src/app.c     ****   ret = HAL_GFXMMU_Init(&hgfxmmu);
 1491              		.loc 1 1028 35 is_stmt 0 view .LVU451
 1492 0126 2573     		strb	r5, [r4, #12]
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1493              		.loc 1 1029 3 is_stmt 1 view .LVU452
1029:Src/app.c     ****   assert(ret == HAL_OK);
 1494              		.loc 1 1029 9 is_stmt 0 view .LVU453
 1495 0128 FFF7FEFF 		bl	HAL_GFXMMU_Init
 1496              	.LVL121:
1030:Src/app.c     **** 
 1497              		.loc 1 1030 3 is_stmt 1 view .LVU454
 1498 012c 20B1     		cbz	r0, .L71
1030:Src/app.c     **** 
 1499              		.loc 1 1030 3 is_stmt 0 discriminator 1 view .LVU455
 1500 012e 40F20641 		movw	r1, #1030
 1501 0132 6B4B     		ldr	r3, .L148+72
 1502 0134 664A     		ldr	r2, .L148+56
 1503 0136 81E7     		b	.L147
 1504              	.L71:
1032:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
 1505              		.loc 1 1032 3 is_stmt 1 view .LVU456
1032:Src/app.c     ****   packing.Buffer0Mode       = GFXMMU_PACKING_MSB_REMOVE;
 1506              		.loc 1 1032 29 is_stmt 0 view .LVU457
ARM GAS  /tmp/ccttrCR3.s 			page 66


 1507 0138 0123     		movs	r3, #1
 1508 013a 8DF86831 		strb	r3, [sp, #360]
1033:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
 1509              		.loc 1 1033 3 is_stmt 1 view .LVU458
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1510              		.loc 1 1034 29 is_stmt 0 view .LVU459
 1511 013e FF23     		movs	r3, #255
1033:Src/app.c     ****   packing.DefaultAlpha      = 0xff;
 1512              		.loc 1 1033 29 view .LVU460
 1513 0140 5B90     		str	r0, [sp, #364]
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1514              		.loc 1 1034 3 is_stmt 1 view .LVU461
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1515              		.loc 1 1035 9 is_stmt 0 view .LVU462
 1516 0142 5AA9     		add	r1, sp, #360
 1517 0144 2046     		mov	r0, r4
 1518              	.LVL122:
1034:Src/app.c     ****   ret = HAL_GFXMMU_ConfigPacking(&hgfxmmu, &packing);
 1519              		.loc 1 1034 29 view .LVU463
 1520 0146 6293     		str	r3, [sp, #392]
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1521              		.loc 1 1035 3 is_stmt 1 view .LVU464
1035:Src/app.c     ****   assert(ret == HAL_OK);
 1522              		.loc 1 1035 9 is_stmt 0 view .LVU465
 1523 0148 FFF7FEFF 		bl	HAL_GFXMMU_ConfigPacking
 1524              	.LVL123:
1036:Src/app.c     **** 
 1525              		.loc 1 1036 3 is_stmt 1 view .LVU466
 1526 014c 0746     		mov	r7, r0
 1527 014e 20B1     		cbz	r0, .L72
1036:Src/app.c     **** 
 1528              		.loc 1 1036 3 is_stmt 0 discriminator 1 view .LVU467
 1529 0150 40F20C41 		movw	r1, #1036
 1530 0154 624B     		ldr	r3, .L148+72
 1531 0156 5E4A     		ldr	r2, .L148+56
 1532 0158 70E7     		b	.L147
 1533              	.L72:
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1534              		.loc 1 1038 3 is_stmt 1 view .LVU468
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1535              		.loc 1 1038 8 is_stmt 0 view .LVU469
 1536 015a 624D     		ldr	r5, .L148+76
 1537 015c 4FF40051 		mov	r1, #8192
 1538 0160 06A8     		add	r0, sp, #24
 1539              	.LVL124:
1038:Src/app.c     ****   nema_cl_bind_circular(&cl);
 1540              		.loc 1 1038 8 view .LVU470
 1541 0162 06AC     		add	r4, sp, #24
 1542 0164 FFF7FEFF 		bl	nema_cl_create_sized
 1543              	.LVL125:
 1544 0168 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1545 016a 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1546 016c 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1547 016e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1548 0170 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1549 0172 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1550 0174 94E80700 		ldm	r4, {r0, r1, r2}
ARM GAS  /tmp/ccttrCR3.s 			page 67


 1551 0178 85E80700 		stm	r5, {r0, r1, r2}
1039:Src/app.c     **** }
 1552              		.loc 1 1039 3 is_stmt 1 view .LVU471
 1553 017c A5F13000 		sub	r0, r5, #48
 1554 0180 FFF7FEFF 		bl	nema_cl_bind_circular
 1555              	.LVL126:
1039:Src/app.c     **** }
 1556              		.loc 1 1039 3 is_stmt 0 view .LVU472
 1557              	.LBE397:
 1558              	.LBE396:
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1559              		.loc 1 1147 3 is_stmt 1 view .LVU473
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1560              		.loc 1 1147 18 is_stmt 0 view .LVU474
 1561 0184 FFF7FEFF 		bl	HAL_GetTick
 1562              	.LVL127:
 1563              	.LBB398:
 1564              	.LBB399:
 459:Src/app.c     ****   if (ret == pdFALSE)
 1565              		.loc 1 459 9 view .LVU475
 1566 0188 574C     		ldr	r4, .L148+80
 1567              	.LBE399:
 1568              	.LBE398:
1147:Src/app.c     ****   nn_pipe_dst = bqueue_get_free(&nn_input_queue, 0);
 1569              		.loc 1 1147 18 view .LVU476
 1570 018a 0546     		mov	r5, r0
 1571              	.LVL128:
1148:Src/app.c     ****   assert(nn_pipe_dst);
 1572              		.loc 1 1148 3 is_stmt 1 view .LVU477
 1573              	.LBB402:
 1574              	.LBI398:
 454:Src/app.c     **** {
 1575              		.loc 1 454 17 view .LVU478
 1576              	.LBB400:
 456:Src/app.c     ****   int ret;
 1577              		.loc 1 456 3 view .LVU479
 457:Src/app.c     **** 
 1578              		.loc 1 457 3 view .LVU480
 459:Src/app.c     ****   if (ret == pdFALSE)
 1579              		.loc 1 459 3 view .LVU481
 459:Src/app.c     ****   if (ret == pdFALSE)
 1580              		.loc 1 459 9 is_stmt 0 discriminator 4 view .LVU482
 1581 018c 3946     		mov	r1, r7
 1582 018e 2068     		ldr	r0, [r4]
 1583              	.LVL129:
 459:Src/app.c     ****   if (ret == pdFALSE)
 1584              		.loc 1 459 9 discriminator 4 view .LVU483
 1585 0190 FFF7FEFF 		bl	xQueueSemaphoreTake
 1586              	.LVL130:
 460:Src/app.c     ****     return NULL;
 1587              		.loc 1 460 3 is_stmt 1 view .LVU484
 460:Src/app.c     ****     return NULL;
 1588              		.loc 1 460 6 is_stmt 0 view .LVU485
 1589 0194 20B9     		cbnz	r0, .L73
 1590              	.LVL131:
 1591              	.L74:
 460:Src/app.c     ****     return NULL;
ARM GAS  /tmp/ccttrCR3.s 			page 68


 1592              		.loc 1 460 6 view .LVU486
 1593              	.LBE400:
 1594              	.LBE402:
1149:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
 1595              		.loc 1 1149 3 discriminator 1 view .LVU487
 1596 0196 40F27D41 		movw	r1, #1149
 1597 019a 544B     		ldr	r3, .L148+84
 1598 019c 544A     		ldr	r2, .L148+88
 1599 019e 4DE7     		b	.L147
 1600              	.LVL132:
 1601              	.L73:
 1602              	.LBB403:
 1603              	.LBB401:
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1604              		.loc 1 463 3 is_stmt 1 view .LVU488
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1605              		.loc 1 463 23 is_stmt 0 view .LVU489
 1606 01a0 D4F8B430 		ldr	r3, [r4, #180]
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 1607              		.loc 1 463 7 view .LVU490
 1608 01a4 04EB8302 		add	r2, r4, r3, lsl #2
 1609 01a8 D2F8AC00 		ldr	r0, [r2, #172]
 1610              	.LVL133:
 464:Src/app.c     **** 
 1611              		.loc 1 464 3 is_stmt 1 view .LVU491
 464:Src/app.c     **** 
 1612              		.loc 1 464 37 is_stmt 0 view .LVU492
 1613 01ac D4F8A820 		ldr	r2, [r4, #168]
 464:Src/app.c     **** 
 1614              		.loc 1 464 32 view .LVU493
 1615 01b0 0133     		adds	r3, r3, #1
 464:Src/app.c     **** 
 1616              		.loc 1 464 37 view .LVU494
 1617 01b2 93FBF2F1 		sdiv	r1, r3, r2
 1618 01b6 02FB1133 		mls	r3, r2, r1, r3
 464:Src/app.c     **** 
 1619              		.loc 1 464 16 view .LVU495
 1620 01ba C4F8B430 		str	r3, [r4, #180]
 466:Src/app.c     **** }
 1621              		.loc 1 466 3 is_stmt 1 view .LVU496
 1622              	.LVL134:
 466:Src/app.c     **** }
 1623              		.loc 1 466 3 is_stmt 0 view .LVU497
 1624              	.LBE401:
 1625              	.LBE403:
1149:Src/app.c     ****   CAM_NNPipe_Start(nn_pipe_dst, CMW_MODE_CONTINUOUS);
 1626              		.loc 1 1149 3 is_stmt 1 view .LVU498
 1627 01be 0028     		cmp	r0, #0
 1628 01c0 E9D0     		beq	.L74
1119:Src/app.c     ****   hl_model_info_t hl_info;
 1629              		.loc 1 1119 9 is_stmt 0 view .LVU499
 1630 01c2 DFED4C9A 		vldr.32	s19, .L148+92
 1631              	.LBB404:
 1632              	.LBB394:
 1633              	.LBB392:
 1634              	.LBB381:
 1635              		.loc 2 506 28 view .LVU500
ARM GAS  /tmp/ccttrCR3.s 			page 69


 1636 01c6 AAEB0903 		sub	r3, r10, r9
 1637              	.LBE381:
 1638              	.LBE392:
 1639              	.LBE394:
 1640              	.LBE404:
1150:Src/app.c     ****   while (1)
 1641              		.loc 1 1150 3 view .LVU501
 1642 01ca 0021     		movs	r1, #0
 1643              	.LBB405:
 1644              	.LBB395:
 1645              	.LBB393:
 1646              	.LBB382:
 1647              		.loc 2 506 28 view .LVU502
 1648 01cc 0493     		str	r3, [sp, #16]
 1649              	.LBE382:
 1650              	.LBE393:
 1651              	.LBE395:
 1652              	.LBE405:
1150:Src/app.c     ****   while (1)
 1653              		.loc 1 1150 3 is_stmt 1 view .LVU503
1127:Src/app.c     ****   roi_t roi_next;
 1654              		.loc 1 1127 7 is_stmt 0 view .LVU504
 1655 01ce 0024     		movs	r4, #0
1150:Src/app.c     ****   while (1)
 1656              		.loc 1 1150 3 view .LVU505
 1657 01d0 FFF7FEFF 		bl	CAM_NNPipe_Start
 1658              	.LVL135:
1118:Src/app.c     ****   float ld_filtered_ms = 0;
 1659              		.loc 1 1118 9 view .LVU506
 1660 01d4 B0EE69AA 		vmov.f32	s20, s19
1117:Src/app.c     ****   float pd_filtered_ms = 0;
 1661              		.loc 1 1117 9 view .LVU507
 1662 01d8 B0EE699A 		vmov.f32	s18, s19
 1663              	.LBB406:
 1664              	.LBB407:
 1665              	.LBB408:
 1666              	.LBB409:
 1667              	.LBB410:
 1668              	.LBB411:
 1669              	.LBB412:
 291:Src/app.c     **** 
 1670              		.loc 1 291 25 discriminator 1 view .LVU508
 1671 01dc 9FED2E8B 		vldr.64	d8, .L148
 1672              	.LBE412:
 1673              	.LBE411:
 1674              	.LBE410:
 1675              	.LBE409:
 1676              	.LBE408:
 1677              	.LBE407:
 1678              	.LBB455:
 1679              	.LBB456:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1680              		.loc 1 482 9 view .LVU509
 1681 01e0 414F     		ldr	r7, .L148+80
 1682              	.LVL136:
 1683              	.L114:
 482:Src/app.c     ****   assert(ret == pdTRUE);
ARM GAS  /tmp/ccttrCR3.s 			page 70


 1684              		.loc 1 482 9 view .LVU510
 1685              	.LBE456:
 1686              	.LBE455:
 1687              	.LBE406:
1151:Src/app.c     ****   {
 1688              		.loc 1 1151 3 is_stmt 1 view .LVU511
 1689              	.LBB544:
1153:Src/app.c     ****     int idx_for_resize;
 1690              		.loc 1 1153 5 view .LVU512
1154:Src/app.c     **** 
 1691              		.loc 1 1154 5 view .LVU513
1156:Src/app.c     ****     nn_period[1] = HAL_GetTick();
 1692              		.loc 1 1156 5 view .LVU514
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1693              		.loc 1 1157 5 view .LVU515
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1694              		.loc 1 1157 20 is_stmt 0 view .LVU516
 1695 01e2 FFF7FEFF 		bl	HAL_GetTick
 1696              	.LVL137:
1158:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
 1697              		.loc 1 1158 18 view .LVU517
 1698 01e6 431B     		subs	r3, r0, r5
 1699 01e8 07EE903A 		vmov	s15, r3	@ int
1159:Src/app.c     **** 
 1700              		.loc 1 1159 75 view .LVU518
 1701 01ec B2EE0E7A 		vmov.f32	s14, #1.5e+1
 1702 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 1703 01f4 E9EE077A 		vfma.f32	s15, s18, s14
1159:Src/app.c     **** 
 1704              		.loc 1 1159 27 view .LVU519
 1705 01f8 9FED3F9A 		vldr.32	s18, .L148+96
 1706              	.LVL138:
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 1707              		.loc 1 1157 20 view .LVU520
 1708 01fc 0290     		str	r0, [sp, #8]
 1709              	.LVL139:
1158:Src/app.c     ****     nn_period_filtered_ms = USE_FILTERED_TS ? (15 * nn_period_filtered_ms + nn_period_ms) / 16 : nn
 1710              		.loc 1 1158 5 is_stmt 1 view .LVU521
1159:Src/app.c     **** 
 1711              		.loc 1 1159 5 view .LVU522
 1712              	.LBB459:
 1713              	.LBB457:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1714              		.loc 1 482 9 is_stmt 0 view .LVU523
 1715 01fe 4FF0FF31 		mov	r1, #-1
 1716 0202 786D     		ldr	r0, [r7, #84]
 1717              	.LVL140:
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1718              		.loc 1 482 9 view .LVU524
 1719              	.LBE457:
 1720              	.LBE459:
1159:Src/app.c     **** 
 1721              		.loc 1 1159 27 view .LVU525
 1722 0204 27EE899A 		vmul.f32	s18, s15, s18
 1723              	.LVL141:
1161:Src/app.c     ****     assert(capture_buffer);
 1724              		.loc 1 1161 5 is_stmt 1 view .LVU526
ARM GAS  /tmp/ccttrCR3.s 			page 71


 1725              	.LBB460:
 1726              	.LBI455:
 477:Src/app.c     **** {
 1727              		.loc 1 477 17 view .LVU527
 1728              	.LBB458:
 479:Src/app.c     ****   int ret;
 1729              		.loc 1 479 3 view .LVU528
 480:Src/app.c     **** 
 1730              		.loc 1 480 3 view .LVU529
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1731              		.loc 1 482 3 view .LVU530
 482:Src/app.c     ****   assert(ret == pdTRUE);
 1732              		.loc 1 482 9 is_stmt 0 view .LVU531
 1733 0208 FFF7FEFF 		bl	xQueueSemaphoreTake
 1734              	.LVL142:
 483:Src/app.c     **** 
 1735              		.loc 1 483 3 is_stmt 1 view .LVU532
 1736 020c 0128     		cmp	r0, #1
 1737 020e 04D0     		beq	.L75
 483:Src/app.c     **** 
 1738              		.loc 1 483 3 is_stmt 0 discriminator 1 view .LVU533
 1739 0210 40F2E311 		movw	r1, #483
 1740 0214 394B     		ldr	r3, .L148+100
 1741 0216 3A4A     		ldr	r2, .L148+104
 1742 0218 10E7     		b	.L147
 1743              	.L75:
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1744              		.loc 1 485 3 is_stmt 1 view .LVU534
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1745              		.loc 1 485 23 is_stmt 0 view .LVU535
 1746 021a D7F8B830 		ldr	r3, [r7, #184]
 485:Src/app.c     ****   bq->ready_idx = (bq->ready_idx + 1) % bq->buffer_nb;
 1747              		.loc 1 485 7 view .LVU536
 1748 021e 07EB8302 		add	r2, r7, r3, lsl #2
 1749 0222 D2F8ACA0 		ldr	r10, [r2, #172]
 1750              	.LVL143:
 486:Src/app.c     **** 
 1751              		.loc 1 486 3 is_stmt 1 view .LVU537
 486:Src/app.c     **** 
 1752              		.loc 1 486 39 is_stmt 0 view .LVU538
 1753 0226 D7F8A820 		ldr	r2, [r7, #168]
 486:Src/app.c     **** 
 1754              		.loc 1 486 34 view .LVU539
 1755 022a 0133     		adds	r3, r3, #1
 486:Src/app.c     **** 
 1756              		.loc 1 486 39 view .LVU540
 1757 022c 93FBF2F1 		sdiv	r1, r3, r2
 1758 0230 02FB1133 		mls	r3, r2, r1, r3
 486:Src/app.c     **** 
 1759              		.loc 1 486 17 view .LVU541
 1760 0234 C7F8B830 		str	r3, [r7, #184]
 488:Src/app.c     **** }
 1761              		.loc 1 488 3 is_stmt 1 view .LVU542
 1762              	.LVL144:
 488:Src/app.c     **** }
 1763              		.loc 1 488 3 is_stmt 0 view .LVU543
 1764              	.LBE458:
ARM GAS  /tmp/ccttrCR3.s 			page 72


 1765              	.LBE460:
1162:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
 1766              		.loc 1 1162 5 is_stmt 1 view .LVU544
 1767 0238 BAF1000F 		cmp	r10, #0
 1768 023c 04D1     		bne	.L76
1162:Src/app.c     ****     idx_for_resize = frame_event_nb_for_resize % DISPLAY_BUFFER_NB;
 1769              		.loc 1 1162 5 is_stmt 0 discriminator 1 view .LVU545
 1770 023e 40F28A41 		movw	r1, #1162
 1771 0242 304B     		ldr	r3, .L148+108
 1772 0244 2A4A     		ldr	r2, .L148+88
 1773 0246 F9E6     		b	.L147
 1774              	.L76:
1163:Src/app.c     **** 
 1775              		.loc 1 1163 5 is_stmt 1 view .LVU546
1163:Src/app.c     **** 
 1776              		.loc 1 1163 48 is_stmt 0 view .LVU547
 1777 0248 2F4B     		ldr	r3, .L148+112
 1778 024a D3F80090 		ldr	r9, [r3]
 1779              	.LVL145:
1166:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
 1780              		.loc 1 1166 5 is_stmt 1 view .LVU548
1166:Src/app.c     ****       is_tracking = palm_detector_run(capture_buffer, &pd_info, &pd_ms);
 1781              		.loc 1 1166 8 is_stmt 0 view .LVU549
 1782 024e 002C     		cmp	r4, #0
 1783 0250 40F03981 		bne	.L77
1167:Src/app.c     ****       box_next.prob = pd_info.pd_out.pOutData[0].prob;
 1784              		.loc 1 1167 7 is_stmt 1 view .LVU550
 1785              	.LVL146:
 1786              	.LBB461:
 1787              	.LBI407:
 812:Src/app.c     **** {
 1788              		.loc 1 812 12 view .LVU551
 1789              	.LBB453:
 814:Src/app.c     ****   int hand_nb;
 1790              		.loc 1 814 3 view .LVU552
 815:Src/app.c     ****   int ret;
 1791              		.loc 1 815 3 view .LVU553
 816:Src/app.c     ****   int i;
 1792              		.loc 1 816 3 view .LVU554
 817:Src/app.c     **** 
 1793              		.loc 1 817 3 view .LVU555
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1794              		.loc 1 819 3 view .LVU556
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1795              		.loc 1 819 14 is_stmt 0 view .LVU557
 1796 0254 FFF7FEFF 		bl	HAL_GetTick
 1797              	.LVL147:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1798              		.loc 1 821 9 view .LVU558
 1799 0258 5146     		mov	r1, r10
 819:Src/app.c     ****   /* Note that we don't need to clean/invalidate those input buffers since they are only access in 
 1800              		.loc 1 819 14 view .LVU559
 1801 025a 0546     		mov	r5, r0
 1802              	.LVL148:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1803              		.loc 1 821 3 is_stmt 1 view .LVU560
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
ARM GAS  /tmp/ccttrCR3.s 			page 73


 1804              		.loc 1 821 9 is_stmt 0 view .LVU561
 1805 025c 489A     		ldr	r2, [sp, #288]
 1806 025e 2046     		mov	r0, r4
 1807              	.LVL149:
 821:Src/app.c     ****   assert(ret == LL_ATON_User_IO_NOERROR);
 1808              		.loc 1 821 9 view .LVU562
 1809 0260 FFF7FEFF 		bl	LL_ATON_Set_User_Input_Buffer_palm_detector
 1810              	.LVL150:
 822:Src/app.c     **** 
 1811              		.loc 1 822 3 is_stmt 1 view .LVU563
 1812 0264 20B1     		cbz	r0, .L78
 822:Src/app.c     **** 
 1813              		.loc 1 822 3 is_stmt 0 discriminator 1 view .LVU564
 1814 0266 40F23631 		movw	r1, #822
 1815 026a 284B     		ldr	r3, .L148+116
 1816 026c 284A     		ldr	r2, .L148+120
 1817 026e E5E6     		b	.L147
 1818              	.L78:
 824:Src/app.c     **** 
 1819              		.loc 1 824 3 is_stmt 1 view .LVU565
 1820 0270 1048     		ldr	r0, .L148+28
 1821              	.LVL151:
 824:Src/app.c     **** 
 1822              		.loc 1 824 3 is_stmt 0 view .LVU566
 1823 0272 FFF7FEFF 		bl	LL_ATON_RT_Main
 1824              	.LVL152:
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1825              		.loc 1 826 3 is_stmt 1 view .LVU567
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1826              		.loc 1 826 40 is_stmt 0 view .LVU568
 1827 0276 499B     		ldr	r3, [sp, #292]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1828              		.loc 1 826 9 view .LVU569
 1829 0278 0221     		movs	r1, #2
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1830              		.loc 1 826 40 view .LVU570
 1831 027a 5A93     		str	r3, [sp, #360]
 1832 027c 4B9B     		ldr	r3, [sp, #300]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1833              		.loc 1 826 9 view .LVU571
 1834 027e 58AA     		add	r2, sp, #352
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1835              		.loc 1 826 40 view .LVU572
 1836 0280 5B93     		str	r3, [sp, #364]
 826:Src/app.c     ****   assert(ret == AI_PD_POSTPROCESS_ERROR_NO);
 1837              		.loc 1 826 9 view .LVU573
 1838 0282 5AA8     		add	r0, sp, #360
 1839 0284 4DAB     		add	r3, sp, #308
 1840 0286 FFF7FEFF 		bl	app_postprocess_run
 1841              	.LVL153:
 827:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 1842              		.loc 1 827 3 is_stmt 1 view .LVU574
 1843 028a 0028     		cmp	r0, #0
 1844 028c 44D0     		beq	.L79
 827:Src/app.c     ****   hand_nb = MIN(info->pd_out.box_nb, PD_MAX_HAND_NB);
 1845              		.loc 1 827 3 is_stmt 0 discriminator 1 view .LVU575
 1846 028e 40F23B31 		movw	r1, #827
ARM GAS  /tmp/ccttrCR3.s 			page 74


 1847 0292 094B     		ldr	r3, .L148+32
 1848 0294 1E4A     		ldr	r2, .L148+120
 1849 0296 D1E6     		b	.L147
 1850              	.L149:
 1851              		.align	3
 1852              	.L148:
 1853 0298 182D4454 		.word	1413754136
 1854 029c FB21F93F 		.word	1073291771
 1855 02a0 00000000 		.word	.LC7
 1856 02a4 00000000 		.word	__func__.12
 1857 02a8 0E000000 		.word	.LC5
 1858 02ac 00370200 		.word	145152
 1859 02b0 46000000 		.word	.LC8
 1860 02b4 00000000 		.word	NN_Instance_palm_detector
 1861 02b8 92000000 		.word	.LC9
 1862 02bc B4000000 		.word	.LC10
 1863 02c0 00000000 		.word	__func__.11
 1864 02c4 D8000000 		.word	.LC11
 1865 02c8 06010000 		.word	.LC12
 1866 02cc 10010000 		.word	.LC13
 1867 02d0 00000000 		.word	__func__.10
 1868 02d4 22010000 		.word	.LC14
 1869 02d8 00000000 		.word	hgfxmmu
 1870 02dc 00000358 		.word	1476591616
 1871 02e0 35010000 		.word	.LC15
 1872 02e4 00000000 		.word	cl
 1873 02e8 00000000 		.word	nn_input_queue
 1874 02ec 43010000 		.word	.LC16
 1875 02f0 00000000 		.word	__func__.13
 1876 02f4 00000000 		.word	0
 1877 02f8 0000803D 		.word	1031798784
 1878 02fc 00000000 		.word	.LC4
 1879 0300 00000000 		.word	__func__.9
 1880 0304 4F010000 		.word	.LC17
 1881 0308 00000000 		.word	frame_event_nb_for_resize
 1882 030c 5E010000 		.word	.LC18
 1883 0310 00000000 		.word	__func__.8
 1884 0314 00004844 		.word	1145569280
 1885              	.L79:
 828:Src/app.c     **** 
 1886              		.loc 1 828 3 is_stmt 1 view .LVU576
 828:Src/app.c     **** 
 1887              		.loc 1 828 13 is_stmt 0 view .LVU577
 1888 0318 599B     		ldr	r3, [sp, #356]
 1889 031a 002B     		cmp	r3, #0
 1890 031c 14BF     		ite	ne
 1891 031e 0124     		movne	r4, #1
 1892              	.LVL154:
 828:Src/app.c     **** 
 1893              		.loc 1 828 13 view .LVU578
 1894 0320 0024     		moveq	r4, #0
 1895              	.LVL155:
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 1896              		.loc 1 830 3 is_stmt 1 view .LVU579
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 1897              		.loc 1 830 17 discriminator 1 view .LVU580
 1898 0322 6ED0     		beq	.L80
ARM GAS  /tmp/ccttrCR3.s 			page 75


 831:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 1899              		.loc 1 831 5 view .LVU581
 831:Src/app.c     ****     pd_box_to_roi(&info->pd_out.pOutData[i], &rois[i]);
 1900              		.loc 1 831 47 is_stmt 0 view .LVU582
 1901 0324 589B     		ldr	r3, [sp, #352]
 1902              	.LVL156:
 1903              	.LBB432:
 1904              	.LBI432:
 296:Src/app.c     **** {
 1905              		.loc 1 296 13 is_stmt 1 view .LVU583
 1906              	.LBB433:
 298:Src/app.c     **** 
 1907              		.loc 1 298 3 view .LVU584
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1908              		.loc 1 304 3 view .LVU585
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1909              		.loc 1 304 17 is_stmt 0 view .LVU586
 1910 0326 5FED057A 		vldr.32	s15, .L148+124
 1911 032a D3ED015A 		vldr.32	s11, [r3, #4]
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1912              		.loc 1 305 17 view .LVU587
 1913 032e 93ED026A 		vldr.32	s12, [r3, #8]
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1914              		.loc 1 306 14 view .LVU588
 1915 0332 D3ED036A 		vldr.32	s13, [r3, #12]
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1916              		.loc 1 307 15 view .LVU589
 1917 0336 93ED047A 		vldr.32	s14, [r3, #16]
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1918              		.loc 1 304 17 view .LVU590
 1919 033a 65EEA75A 		vmul.f32	s11, s11, s15
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1920              		.loc 1 305 17 view .LVU591
 1921 033e 26EE276A 		vmul.f32	s12, s12, s15
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1922              		.loc 1 306 14 view .LVU592
 1923 0342 66EEA76A 		vmul.f32	s13, s13, s15
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1924              		.loc 1 307 15 view .LVU593
 1925 0346 27EE277A 		vmul.f32	s14, s14, s15
 1926 034a 4FF0070E 		mov	lr, #7
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1927              		.loc 1 309 8 view .LVU594
 1928 034e 5A69     		ldr	r2, [r3, #20]
 304:Src/app.c     ****   box->y_center *= LCD_BG_WIDTH;
 1929              		.loc 1 304 17 view .LVU595
 1930 0350 C3ED015A 		vstr.32	s11, [r3, #4]
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1931              		.loc 1 305 3 is_stmt 1 view .LVU596
 305:Src/app.c     ****   box->width *= LCD_BG_WIDTH;
 1932              		.loc 1 305 17 is_stmt 0 view .LVU597
 1933 0354 83ED026A 		vstr.32	s12, [r3, #8]
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1934              		.loc 1 306 3 is_stmt 1 view .LVU598
 306:Src/app.c     ****   box->height *= LCD_BG_WIDTH;
 1935              		.loc 1 306 14 is_stmt 0 view .LVU599
 1936 0358 C3ED036A 		vstr.32	s13, [r3, #12]
ARM GAS  /tmp/ccttrCR3.s 			page 76


 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1937              		.loc 1 307 3 is_stmt 1 view .LVU600
 307:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 1938              		.loc 1 307 15 is_stmt 0 view .LVU601
 1939 035c 83ED047A 		vstr.32	s14, [r3, #16]
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1940              		.loc 1 308 3 is_stmt 1 view .LVU602
 1941              	.LVL157:
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1942              		.loc 1 308 17 discriminator 1 view .LVU603
 1943 0360 4EF001E0 		dls	lr, lr
 1944 0364 1346     		mov	r3, r2
 1945              	.LVL158:
 1946              	.L81:
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1947              		.loc 1 309 5 view .LVU604
 309:Src/app.c     ****     box->pKps[i].y *= LCD_BG_WIDTH;
 1948              		.loc 1 309 20 is_stmt 0 view .LVU605
 1949 0366 93ED005A 		vldr.32	s10, [r3]
 1950 036a 25EE275A 		vmul.f32	s10, s10, s15
 1951 036e 83ED005A 		vstr.32	s10, [r3]
 310:Src/app.c     ****   }
 1952              		.loc 1 310 5 is_stmt 1 view .LVU606
 310:Src/app.c     ****   }
 1953              		.loc 1 310 20 is_stmt 0 view .LVU607
 1954 0372 93ED015A 		vldr.32	s10, [r3, #4]
 1955 0376 25EE275A 		vmul.f32	s10, s10, s15
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1956              		.loc 1 308 17 discriminator 1 view .LVU608
 1957 037a 0833     		adds	r3, r3, #8
 310:Src/app.c     ****   }
 1958              		.loc 1 310 20 view .LVU609
 1959 037c 03ED015A 		vstr.32	s10, [r3, #-4]
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1960              		.loc 1 308 49 is_stmt 1 discriminator 3 view .LVU610
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1961              		.loc 1 308 17 discriminator 1 view .LVU611
 1962 0380 0FF00FC8 		le	lr, .L81
 1963              	.LVL159:
 308:Src/app.c     ****     box->pKps[i].x *= LCD_BG_WIDTH;
 1964              		.loc 1 308 17 is_stmt 0 discriminator 1 view .LVU612
 1965              	.LBE433:
 1966              	.LBE432:
 832:Src/app.c     ****   }
 1967              		.loc 1 832 5 is_stmt 1 view .LVU613
 1968              	.LBB434:
 1969              	.LBI409:
 333:Src/app.c     **** {
 1970              		.loc 1 333 13 view .LVU614
 1971              	.LBB431:
 335:Src/app.c     ****   const float shift_y = -0.5;
 1972              		.loc 1 335 3 view .LVU615
 336:Src/app.c     ****   const float scale = 2.6;
 1973              		.loc 1 336 3 view .LVU616
 337:Src/app.c     **** 
 1974              		.loc 1 337 3 view .LVU617
 339:Src/app.c     ****   roi->cy = box->y_center;
ARM GAS  /tmp/ccttrCR3.s 			page 77


 1975              		.loc 1 339 3 view .LVU618
 339:Src/app.c     ****   roi->cy = box->y_center;
 1976              		.loc 1 339 11 is_stmt 0 view .LVU619
 1977 0384 DFF818A3 		ldr	r10, .L150+32
 1978              	.LVL160:
 1979              	.LBB426:
 1980              	.LBB421:
 291:Src/app.c     **** 
 1981              		.loc 1 291 39 view .LVU620
 1982 0388 92ED050A 		vldr.32	s0, [r2, #20]
 1983              	.LBE421:
 1984              	.LBE426:
 342:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 1985              		.loc 1 342 10 view .LVU621
 1986 038c 8AED037A 		vstr.32	s14, [r10, #12]
 1987              	.LBB427:
 1988              	.LBB422:
 291:Src/app.c     **** 
 1989              		.loc 1 291 39 view .LVU622
 1990 0390 92ED017A 		vldr.32	s14, [r2, #4]
 291:Src/app.c     **** 
 1991              		.loc 1 291 27 view .LVU623
 1992 0394 D2ED007A 		vldr.32	s15, [r2]
 291:Src/app.c     **** 
 1993              		.loc 1 291 39 view .LVU624
 1994 0398 30EE470A 		vsub.f32	s0, s0, s14
 291:Src/app.c     **** 
 1995              		.loc 1 291 27 view .LVU625
 1996 039c D2ED040A 		vldr.32	s1, [r2, #16]
 1997 03a0 B1EE400A 		vneg.f32	s0, s0
 1998 03a4 70EEE70A 		vsub.f32	s1, s1, s15
 1999              	.LBE422:
 2000              	.LBE427:
 339:Src/app.c     ****   roi->cy = box->y_center;
 2001              		.loc 1 339 11 view .LVU626
 2002 03a8 CAED005A 		vstr.32	s11, [r10]
 340:Src/app.c     ****   roi->w = box->width;
 2003              		.loc 1 340 3 is_stmt 1 view .LVU627
 340:Src/app.c     ****   roi->w = box->width;
 2004              		.loc 1 340 11 is_stmt 0 view .LVU628
 2005 03ac 8AED016A 		vstr.32	s12, [r10, #4]
 341:Src/app.c     ****   roi->h = box->height;
 2006              		.loc 1 341 3 is_stmt 1 view .LVU629
 341:Src/app.c     ****   roi->h = box->height;
 2007              		.loc 1 341 10 is_stmt 0 view .LVU630
 2008 03b0 CAED026A 		vstr.32	s13, [r10, #8]
 342:Src/app.c     ****   roi->rotation = pd_compute_rotation(box);
 2009              		.loc 1 342 3 is_stmt 1 view .LVU631
 343:Src/app.c     **** 
 2010              		.loc 1 343 3 view .LVU632
 2011              	.LBB428:
 2012              	.LBI411:
 281:Src/app.c     **** {
 2013              		.loc 1 281 14 view .LVU633
 2014              	.LVL161:
 2015              	.LBB423:
 283:Src/app.c     ****   float rotation;
ARM GAS  /tmp/ccttrCR3.s 			page 78


 2016              		.loc 1 283 3 view .LVU634
 284:Src/app.c     **** 
 2017              		.loc 1 284 3 view .LVU635
 286:Src/app.c     ****   y0 = box->pKps[0].y;
 2018              		.loc 1 286 3 view .LVU636
 287:Src/app.c     ****   x1 = box->pKps[2].x;
 2019              		.loc 1 287 3 view .LVU637
 288:Src/app.c     ****   y1 = box->pKps[2].y;
 2020              		.loc 1 288 3 view .LVU638
 289:Src/app.c     **** 
 2021              		.loc 1 289 3 view .LVU639
 291:Src/app.c     **** 
 2022              		.loc 1 291 3 view .LVU640
 291:Src/app.c     **** 
 2023              		.loc 1 291 27 is_stmt 0 view .LVU641
 2024 03b4 FFF7FEFF 		bl	atan2f
 2025              	.LVL162:
 293:Src/app.c     **** }
 2026              		.loc 1 293 3 is_stmt 1 view .LVU642
 2027              	.LBB413:
 2028              	.LBI413:
 252:Src/app.c     **** {
 2029              		.loc 1 252 14 view .LVU643
 2030              	.LBB414:
 254:Src/app.c     **** }
 2031              		.loc 1 254 3 view .LVU644
 2032              	.LBE414:
 2033              	.LBE413:
 291:Src/app.c     **** 
 2034              		.loc 1 291 27 is_stmt 0 discriminator 1 view .LVU645
 2035 03b8 B7EEC07A 		vcvt.f64.f32	d7, s0
 291:Src/app.c     **** 
 2036              		.loc 1 291 25 discriminator 1 view .LVU646
 2037 03bc 38EE477B 		vsub.f64	d7, d8, d7
 291:Src/app.c     **** 
 2038              		.loc 1 291 12 discriminator 1 view .LVU647
 2039 03c0 B7EEC77B 		vcvt.f32.f64	s14, d7
 2040              	.LBB418:
 2041              	.LBB415:
 254:Src/app.c     **** }
 2042              		.loc 1 254 43 view .LVU648
 2043 03c4 9FEDAE5B 		vldr.64	d5, .L150
 254:Src/app.c     **** }
 2044              		.loc 1 254 16 view .LVU649
 2045 03c8 B7EEC77A 		vcvt.f64.f32	d7, s14
 254:Src/app.c     **** }
 2046              		.loc 1 254 54 view .LVU650
 2047 03cc 9FEDAE4B 		vldr.64	d4, .L150+8
 254:Src/app.c     **** }
 2048              		.loc 1 254 43 view .LVU651
 2049 03d0 37EE055B 		vadd.f64	d5, d7, d5
 254:Src/app.c     **** }
 2050              		.loc 1 254 54 view .LVU652
 2051 03d4 85EE046B 		vdiv.f64	d6, d5, d4
 254:Src/app.c     **** }
 2052              		.loc 1 254 29 view .LVU653
 2053 03d8 B7EEC66B 		vcvt.f32.f64	s12, d6
ARM GAS  /tmp/ccttrCR3.s 			page 79


 2054 03dc BBFE466A 		vrintm.f32	s12, s12
 254:Src/app.c     **** }
 2055              		.loc 1 254 29 discriminator 1 view .LVU654
 2056 03e0 B7EEC66A 		vcvt.f64.f32	d6, s12
 254:Src/app.c     **** }
 2057              		.loc 1 254 16 discriminator 1 view .LVU655
 2058 03e4 A6EE447B 		vfms.f64	d7, d6, d4
 2059              	.LVL163:
 254:Src/app.c     **** }
 2060              		.loc 1 254 16 discriminator 1 view .LVU656
 2061              	.LBE415:
 2062              	.LBE418:
 2063              	.LBE423:
 2064              	.LBE428:
 345:Src/app.c     **** 
 2065              		.loc 1 345 3 view .LVU657
 2066 03e8 9FEDA91A 		vldr.32	s2, .L150+16
 2067              	.LBB429:
 2068              	.LBB424:
 2069              	.LBB419:
 2070              	.LBB416:
 254:Src/app.c     **** }
 2071              		.loc 1 254 16 discriminator 1 view .LVU658
 2072 03ec B7EEC77B 		vcvt.f32.f64	s14, d7
 2073              	.LBE416:
 2074              	.LBE419:
 2075              	.LBE424:
 2076              	.LBE429:
 345:Src/app.c     **** 
 2077              		.loc 1 345 3 view .LVU659
 2078 03f0 F0EE410A 		vmov.f32	s1, s2
 2079 03f4 BEEE000A 		vmov.f32	s0, #-5.0e-1
 2080 03f8 5046     		mov	r0, r10
 2081              	.LBB430:
 2082              	.LBB425:
 2083              	.LBB420:
 2084              	.LBB417:
 254:Src/app.c     **** }
 2085              		.loc 1 254 16 discriminator 1 view .LVU660
 2086 03fa 8AED047A 		vstr.32	s14, [r10, #16]
 2087              	.LBE417:
 2088              	.LBE420:
 2089              	.LBE425:
 2090              	.LBE430:
 345:Src/app.c     **** 
 2091              		.loc 1 345 3 is_stmt 1 view .LVU661
 2092 03fe FFF7FEFF 		bl	roi_shift_and_scale.constprop.0
 2093              	.LVL164:
 345:Src/app.c     **** 
 2094              		.loc 1 345 3 is_stmt 0 view .LVU662
 2095              	.LBE431:
 2096              	.LBE434:
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 2097              		.loc 1 830 29 is_stmt 1 discriminator 3 view .LVU663
 830:Src/app.c     ****     cvt_pd_coord_to_screen_coord(&info->pd_out.pOutData[i]);
 2098              		.loc 1 830 17 discriminator 1 view .LVU664
 2099              	.L80:
ARM GAS  /tmp/ccttrCR3.s 			page 80


 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2100              		.loc 1 836 3 view .LVU665
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2101              		.loc 1 836 3 view .LVU666
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2102              		.loc 1 836 3 discriminator 1 view .LVU667
 2103 0402 4A9A     		ldr	r2, [sp, #296]
 2104              	.LVL165:
 2105              	.LBB435:
 2106              	.LBI435:
 2107              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /******************************************************************************
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @file     cachel1_armv7.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @brief    CMSIS Level 1 Cache API for Armv7-M and later
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @version  V1.0.3
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @date     17. March 2023
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #if   defined ( __ICCARM__ )
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma clang system_header    /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef ARM_CACHEL1_ARMV7_H
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define ARM_CACHEL1_ARMV7_H
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \ingroup  CMSIS_Core_FunctionInterface
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief    Functions that configure Instruction and Data cache.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   @{
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /* Cache Size ID Register Macros */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
ARM GAS  /tmp/ccttrCR3.s 			page 81


  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable I-Cache
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on I-Cache
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable I-Cache
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off I-Cache
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate I-Cache
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
ARM GAS  /tmp/ccttrCR3.s 			page 82


 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   I-Cache Invalidate by address
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache for the given address.
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   isize   size of memory block (in number of bytes)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( isize > 0 ) {
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable D-Cache
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on D-Cache
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
ARM GAS  /tmp/ccttrCR3.s 			page 83


 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable D-Cache
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off D-Cache
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     struct {
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } locals
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ;
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if !defined(__OPTIMIZE__)
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /*
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * For the endless loop issue with no optimization builds.
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * The issue only happens when local variables are in stack. If
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables are saved in general purpose register, then the function
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * is OK.
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * When local variables are in stack, after disabling the cache, flush the
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables cache line for data consistency.
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        */
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /* Clean and invalidate the local variable cache. */
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if defined(__ICCARM__)
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
ARM GAS  /tmp/ccttrCR3.s 			page 84


 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.ccsidr = SCB->CCSIDR;
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (locals.ways-- != 0U);
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate D-Cache
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
ARM GAS  /tmp/ccttrCR3.s 			page 85


 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean D-Cache
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean D-Cache */
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean & Invalidate D-Cache
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and Invalidates D-Cache
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
ARM GAS  /tmp/ccttrCR3.s 			page 86


 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Invalidate by address
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache for the given address.
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are invalidated.
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 2108              		.loc 3 358 27 view .LVU668
 2109              	.LBB436:
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 2110              		.loc 3 361 5 view .LVU669
 2111              		.loc 3 361 8 is_stmt 0 view .LVU670
 2112 0404 002A     		cmp	r2, #0
 2113 0406 1DDD     		ble	.L82
 2114              	.LBB437:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2115              		.loc 3 362 8 is_stmt 1 view .LVU671
 2116              		.loc 3 362 36 is_stmt 0 view .LVU672
 2117 0408 499B     		ldr	r3, [sp, #292]
 2118              		.loc 3 362 52 view .LVU673
 2119 040a 03F01F00 		and	r0, r3, #31
 2120              		.loc 3 362 32 view .LVU674
 2121 040e 1044     		add	r0, r0, r2
 2122              	.LVL166:
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2123              		.loc 3 363 7 is_stmt 1 view .LVU675
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2124              		.loc 3 365 7 view .LVU676
 2125              	.LBB438:
 2126              	.LBI438:
 2127              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  /tmp/ccttrCR3.s 			page 87


   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccttrCR3.s 			page 88


  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  /tmp/ccttrCR3.s 			page 89


 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  /tmp/ccttrCR3.s 			page 90


 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
ARM GAS  /tmp/ccttrCR3.s 			page 91


 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 2128              		.loc 4 269 27 view .LVU677
 2129              	.LBB439:
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 2130              		.loc 4 271 3 view .LVU678
 2131              		.syntax unified
 2132              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2133 0410 BFF34F8F 		dsb 0xF
 2134              	@ 0 "" 2
 2135              		.thumb
 2136              		.syntax unified
 2137              	.LBE439:
 2138              	.LBE438:
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
ARM GAS  /tmp/ccttrCR3.s 			page 92


 2139              		.loc 3 371 25 is_stmt 0 discriminator 1 view .LVU679
 2140 0414 DA43     		mvns	r2, r3
 2141              	.LVL167:
 2142              		.loc 3 371 25 discriminator 1 view .LVU680
 2143 0416 03EB000C 		add	ip, r3, r0
 2144 041a 6244     		add	r2, r2, ip
 2145 041c 2038     		subs	r0, r0, #32
 2146              	.LVL168:
 2147              		.loc 3 371 25 discriminator 1 view .LVU681
 2148 041e 5209     		lsrs	r2, r2, #5
 2149 0420 2030     		adds	r0, r0, #32
 2150              	.LVL169:
 2151              		.loc 3 371 25 discriminator 1 view .LVU682
 2152 0422 02F1010E 		add	lr, r2, #1
 2153 0426 D8BF     		it	le
 2154 0428 4FF0010E 		movle	lr, #1
 2155 042c 4EF001E0 		dls	lr, lr
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2156              		.loc 3 368 22 view .LVU683
 2157 0430 9849     		ldr	r1, .L150+20
 2158              	.LVL170:
 2159              	.L83:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2160              		.loc 3 367 7 is_stmt 1 view .LVU684
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2161              		.loc 3 368 9 view .LVU685
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2162              		.loc 3 368 22 is_stmt 0 view .LVU686
 2163 0432 C1F85C32 		str	r3, [r1, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2164              		.loc 3 369 9 is_stmt 1 view .LVU687
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2165              		.loc 3 369 17 is_stmt 0 view .LVU688
 2166 0436 2033     		adds	r3, r3, #32
 2167              	.LVL171:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2168              		.loc 3 370 9 is_stmt 1 view .LVU689
 2169              		.loc 3 371 25 discriminator 1 view .LVU690
 2170 0438 0FF005C8 		le	lr, .L83
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2171              		.loc 3 373 7 view .LVU691
 2172              	.LBB440:
 2173              	.LBI440:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2174              		.loc 4 269 27 view .LVU692
 2175              	.LBB441:
 2176              		.loc 4 271 3 view .LVU693
 2177              		.syntax unified
 2178              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2179 043c BFF34F8F 		dsb 0xF
 2180              	@ 0 "" 2
 2181              		.thumb
 2182              		.syntax unified
 2183              	.LBE441:
 2184              	.LBE440:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
ARM GAS  /tmp/ccttrCR3.s 			page 93


 2185              		.loc 3 374 7 view .LVU694
 2186              	.LBB442:
 2187              	.LBI442:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2188              		.loc 4 258 27 view .LVU695
 2189              	.LBB443:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2190              		.loc 4 260 3 view .LVU696
 2191              		.syntax unified
 2192              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2193 0440 BFF36F8F 		isb 0xF
 2194              	@ 0 "" 2
 2195              	.LVL172:
 2196              		.thumb
 2197              		.syntax unified
 2198              	.L82:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2199              		.loc 4 260 3 is_stmt 0 view .LVU697
 2200              	.LBE443:
 2201              	.LBE442:
 2202              	.LBE437:
 2203              	.LBE436:
 2204              	.LBE435:
 836:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->boxes_out, info->boxes_out_len));
 2205              		.loc 1 836 3 is_stmt 1 discriminator 3 view .LVU698
 837:Src/app.c     **** 
 2206              		.loc 1 837 3 view .LVU699
 837:Src/app.c     **** 
 2207              		.loc 1 837 3 view .LVU700
 837:Src/app.c     **** 
 2208              		.loc 1 837 3 discriminator 1 view .LVU701
 2209 0444 4C9A     		ldr	r2, [sp, #304]
 2210              	.LVL173:
 2211              	.LBB444:
 2212              	.LBI444:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2213              		.loc 3 358 27 view .LVU702
 2214              	.LBB445:
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2215              		.loc 3 361 5 view .LVU703
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2216              		.loc 3 361 8 is_stmt 0 view .LVU704
 2217 0446 002A     		cmp	r2, #0
 2218 0448 1DDD     		ble	.L84
 2219              	.LBB446:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2220              		.loc 3 362 8 is_stmt 1 view .LVU705
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2221              		.loc 3 362 36 is_stmt 0 view .LVU706
 2222 044a 4B9B     		ldr	r3, [sp, #300]
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2223              		.loc 3 362 52 view .LVU707
 2224 044c 03F01F00 		and	r0, r3, #31
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2225              		.loc 3 362 32 view .LVU708
 2226 0450 1044     		add	r0, r0, r2
 2227              	.LVL174:
ARM GAS  /tmp/ccttrCR3.s 			page 94


 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2228              		.loc 3 363 7 is_stmt 1 view .LVU709
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2229              		.loc 3 365 7 view .LVU710
 2230              	.LBB447:
 2231              	.LBI447:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2232              		.loc 4 269 27 view .LVU711
 2233              	.LBB448:
 2234              		.loc 4 271 3 view .LVU712
 2235              		.syntax unified
 2236              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2237 0452 BFF34F8F 		dsb 0xF
 2238              	@ 0 "" 2
 2239              		.thumb
 2240              		.syntax unified
 2241              	.LBE448:
 2242              	.LBE447:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2243              		.loc 3 371 25 is_stmt 0 discriminator 1 view .LVU713
 2244 0456 DA43     		mvns	r2, r3
 2245              	.LVL175:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2246              		.loc 3 371 25 discriminator 1 view .LVU714
 2247 0458 03EB000C 		add	ip, r3, r0
 2248 045c 6244     		add	r2, r2, ip
 2249 045e 2038     		subs	r0, r0, #32
 2250              	.LVL176:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2251              		.loc 3 371 25 discriminator 1 view .LVU715
 2252 0460 5209     		lsrs	r2, r2, #5
 2253 0462 2030     		adds	r0, r0, #32
 2254              	.LVL177:
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2255              		.loc 3 371 25 discriminator 1 view .LVU716
 2256 0464 02F1010E 		add	lr, r2, #1
 2257 0468 D8BF     		it	le
 2258 046a 4FF0010E 		movle	lr, #1
 2259 046e 4EF001E0 		dls	lr, lr
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2260              		.loc 3 368 22 view .LVU717
 2261 0472 8849     		ldr	r1, .L150+20
 2262              	.LVL178:
 2263              	.L85:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2264              		.loc 3 367 7 is_stmt 1 view .LVU718
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2265              		.loc 3 368 9 view .LVU719
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2266              		.loc 3 368 22 is_stmt 0 view .LVU720
 2267 0474 C1F85C32 		str	r3, [r1, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2268              		.loc 3 369 9 is_stmt 1 view .LVU721
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2269              		.loc 3 369 17 is_stmt 0 view .LVU722
 2270 0478 2033     		adds	r3, r3, #32
 2271              	.LVL179:
ARM GAS  /tmp/ccttrCR3.s 			page 95


 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2272              		.loc 3 370 9 is_stmt 1 view .LVU723
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2273              		.loc 3 371 25 discriminator 1 view .LVU724
 2274 047a 0FF005C8 		le	lr, .L85
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2275              		.loc 3 373 7 view .LVU725
 2276              	.LBB449:
 2277              	.LBI449:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2278              		.loc 4 269 27 view .LVU726
 2279              	.LBB450:
 2280              		.loc 4 271 3 view .LVU727
 2281              		.syntax unified
 2282              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2283 047e BFF34F8F 		dsb 0xF
 2284              	@ 0 "" 2
 2285              		.thumb
 2286              		.syntax unified
 2287              	.LBE450:
 2288              	.LBE449:
 2289              		.loc 3 374 7 view .LVU728
 2290              	.LBB451:
 2291              	.LBI451:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2292              		.loc 4 258 27 view .LVU729
 2293              	.LBB452:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2294              		.loc 4 260 3 view .LVU730
 2295              		.syntax unified
 2296              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2297 0482 BFF36F8F 		isb 0xF
 2298              	@ 0 "" 2
 2299              	.LVL180:
 2300              		.thumb
 2301              		.syntax unified
 2302              	.L84:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2303              		.loc 4 260 3 is_stmt 0 view .LVU731
 2304              	.LBE452:
 2305              	.LBE451:
 2306              	.LBE446:
 2307              	.LBE445:
 2308              	.LBE444:
 837:Src/app.c     **** 
 2309              		.loc 1 837 3 is_stmt 1 discriminator 3 view .LVU732
 839:Src/app.c     **** 
 2310              		.loc 1 839 3 view .LVU733
 839:Src/app.c     **** 
 2311              		.loc 1 839 19 is_stmt 0 view .LVU734
 2312 0486 FFF7FEFF 		bl	HAL_GetTick
 2313              	.LVL181:
 2314              	.LBE453:
 2315              	.LBE461:
1168:Src/app.c     ****     } else {
 2316              		.loc 1 1168 49 view .LVU735
 2317 048a 589B     		ldr	r3, [sp, #352]
ARM GAS  /tmp/ccttrCR3.s 			page 96


 2318              	.LBB462:
 2319              	.LBB454:
 839:Src/app.c     **** 
 2320              		.loc 1 839 33 discriminator 1 view .LVU736
 2321 048c 401B     		subs	r0, r0, r5
 2322              	.LVL182:
 841:Src/app.c     **** }
 2323              		.loc 1 841 3 is_stmt 1 view .LVU737
 841:Src/app.c     **** }
 2324              		.loc 1 841 3 is_stmt 0 view .LVU738
 2325              	.LBE454:
 2326              	.LBE462:
1168:Src/app.c     ****     } else {
 2327              		.loc 1 1168 7 is_stmt 1 view .LVU739
1168:Src/app.c     ****     } else {
 2328              		.loc 1 1168 21 is_stmt 0 view .LVU740
 2329 048e 1B68     		ldr	r3, [r3]	@ float
 2330 0490 2193     		str	r3, [sp, #132]	@ float
 2331              	.LVL183:
 2332              	.L86:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2333              		.loc 1 1174 5 is_stmt 1 view .LVU741
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2334              		.loc 1 1174 60 is_stmt 0 view .LVU742
 2335 0492 07EE900A 		vmov	s15, r0	@ int
 2336 0496 B1EE0CBA 		vmov.f32	s22, #7.0e+0
 2337 049a F8EE677A 		vcvt.f32.u32	s15, s15
 2338              	.LBB463:
 2339              	.LBB464:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2340              		.loc 1 473 9 view .LVU743
 2341 049e 0023     		movs	r3, #0
 2342              	.LBE464:
 2343              	.LBE463:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2344              		.loc 1 1174 60 view .LVU744
 2345 04a0 EAEE0B7A 		vfma.f32	s15, s20, s22
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2346              		.loc 1 1174 20 view .LVU745
 2347 04a4 F4EE00AA 		vmov.f32	s21, #1.25e-1
 2348              	.LBB467:
 2349              	.LBB465:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2350              		.loc 1 473 9 view .LVU746
 2351 04a8 1A46     		mov	r2, r3
 2352 04aa 1946     		mov	r1, r3
 2353 04ac 3868     		ldr	r0, [r7]
 2354              	.LVL184:
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2355              		.loc 1 473 9 view .LVU747
 2356              	.LBE465:
 2357              	.LBE467:
1174:Src/app.c     ****     bqueue_put_free(&nn_input_queue);
 2358              		.loc 1 1174 20 view .LVU748
 2359 04ae 27EEAAAA 		vmul.f32	s20, s15, s21
 2360              	.LVL185:
1175:Src/app.c     **** 
ARM GAS  /tmp/ccttrCR3.s 			page 97


 2361              		.loc 1 1175 5 is_stmt 1 view .LVU749
 2362              	.LBB468:
 2363              	.LBI463:
 469:Src/app.c     **** {
 2364              		.loc 1 469 13 view .LVU750
 2365              	.LBB466:
 471:Src/app.c     **** 
 2366              		.loc 1 471 3 view .LVU751
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2367              		.loc 1 473 3 view .LVU752
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2368              		.loc 1 473 9 is_stmt 0 view .LVU753
 2369 04b2 FFF7FEFF 		bl	xQueueGenericSend
 2370              	.LVL186:
 474:Src/app.c     **** }
 2371              		.loc 1 474 3 view .LVU754
 2372 04b6 0128     		cmp	r0, #1
 473:Src/app.c     ****   assert(ret == pdTRUE);
 2373              		.loc 1 473 9 view .LVU755
 2374 04b8 0546     		mov	r5, r0
 2375              	.LVL187:
 474:Src/app.c     **** }
 2376              		.loc 1 474 3 is_stmt 1 view .LVU756
 2377 04ba 13D0     		beq	.L87
 474:Src/app.c     **** }
 2378              		.loc 1 474 3 is_stmt 0 discriminator 1 view .LVU757
 2379 04bc 4FF4ED71 		mov	r1, #474
 2380 04c0 754B     		ldr	r3, .L150+24
 2381 04c2 764A     		ldr	r2, .L150+28
 2382 04c4 BAE5     		b	.L147
 2383              	.LVL188:
 2384              	.L77:
 474:Src/app.c     **** }
 2385              		.loc 1 474 3 discriminator 1 view .LVU758
 2386              	.LBE466:
 2387              	.LBE468:
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2388              		.loc 1 1170 7 is_stmt 1 view .LVU759
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2389              		.loc 1 1170 15 is_stmt 0 view .LVU760
 2390 04c6 764D     		ldr	r5, .L150+32
 2391              	.LVL189:
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2392              		.loc 1 1170 15 view .LVU761
 2393 04c8 0DF15C0C 		add	ip, sp, #92
 2394 04cc BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2395 04d0 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 2396 04d2 DCF80030 		ldr	r3, [ip]
1171:Src/app.c     ****       pd_ms = 0;
 2397              		.loc 1 1171 7 view .LVU762
 2398 04d6 5898     		ldr	r0, [sp, #352]
 2399 04d8 21A9     		add	r1, sp, #132
1170:Src/app.c     ****       copy_pd_box(&pd_info.pd_out.pOutData[0], &box_next);
 2400              		.loc 1 1170 15 view .LVU763
 2401 04da 2B60     		str	r3, [r5]
1171:Src/app.c     ****       pd_ms = 0;
 2402              		.loc 1 1171 7 is_stmt 1 view .LVU764
ARM GAS  /tmp/ccttrCR3.s 			page 98


 2403 04dc FFF7FEFF 		bl	copy_pd_box
 2404              	.LVL190:
1172:Src/app.c     ****     }
 2405              		.loc 1 1172 7 view .LVU765
1172:Src/app.c     ****     }
 2406              		.loc 1 1172 13 is_stmt 0 view .LVU766
 2407 04e0 0020     		movs	r0, #0
 2408 04e2 D6E7     		b	.L86
 2409              	.LVL191:
 2410              	.L87:
1178:Src/app.c     ****       hl_ms = HAL_GetTick();
 2411              		.loc 1 1178 5 is_stmt 1 view .LVU767
1186:Src/app.c     ****     }
 2412              		.loc 1 1186 13 is_stmt 0 view .LVU768
 2413 04e4 2046     		mov	r0, r4
1178:Src/app.c     ****       hl_ms = HAL_GetTick();
 2414              		.loc 1 1178 8 view .LVU769
 2415 04e6 002C     		cmp	r4, #0
 2416 04e8 00F02782 		beq	.L88
 2417              	.LVL192:
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2418              		.loc 1 1179 7 is_stmt 1 view .LVU770
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2419              		.loc 1 1179 15 is_stmt 0 view .LVU771
 2420 04ec FFF7FEFF 		bl	HAL_GetTick
 2421              	.LVL193:
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2422              		.loc 1 1180 52 view .LVU772
 2423 04f0 6C49     		ldr	r1, .L150+36
 2424 04f2 6D4A     		ldr	r2, .L150+40
 2425 04f4 09F00303 		and	r3, r9, #3
 2426 04f8 01FB0323 		mla	r3, r1, r3, r2
 2427              	.LBB469:
 2428              	.LBB470:
 2429              	.LBB471:
 2430              	.LBB472:
 944:Src/app.c     ****     {           0,             0, 1},
 2431              		.loc 1 944 12 view .LVU773
 2432 04fc DFF8CCC1 		ldr	ip, .L150+76
 2433 0500 5AAC     		add	r4, sp, #360
 2434              	.LVL194:
 944:Src/app.c     ****     {           0,             0, 1},
 2435              		.loc 1 944 12 view .LVU774
 2436              	.LBE472:
 2437              	.LBE471:
 2438              	.LBE470:
 2439              	.LBE469:
1179:Src/app.c     ****       is_tracking = hand_landmark_run(lcd_bg_buffer[idx_for_resize], &hl_info, &rois[0], ld_landmar
 2440              		.loc 1 1179 15 view .LVU775
 2441 0502 0590     		str	r0, [sp, #20]
 2442              	.LVL195:
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2443              		.loc 1 1180 7 is_stmt 1 view .LVU776
1180:Src/app.c     ****       CACHE_OP(SCB_InvalidateDCache_by_Addr(lcd_bg_buffer[idx_for_resize], sizeof(lcd_bg_buffer[idx
 2444              		.loc 1 1180 52 is_stmt 0 view .LVU777
 2445 0504 0393     		str	r3, [sp, #12]
 2446              	.LVL196:
ARM GAS  /tmp/ccttrCR3.s 			page 99


 2447              	.LBB515:
 2448              	.LBI469:
 989:Src/app.c     ****                              ld_point_t ld_landmarks[LD_LANDMARK_NB])
 2449              		.loc 1 989 12 is_stmt 1 view .LVU778
 2450              	.LBB514:
 992:Src/app.c     ****   int is_valid;
 2451              		.loc 1 992 3 view .LVU779
 993:Src/app.c     **** 
 2452              		.loc 1 993 3 view .LVU780
 995:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(info->nn_in, info->nn_in_len));
 2453              		.loc 1 995 3 view .LVU781
 2454              	.LBB486:
 2455              	.LBI471:
 942:Src/app.c     **** {
 2456              		.loc 1 942 12 view .LVU782
 2457              	.LBB485:
 944:Src/app.c     ****     {           0,             0, 1},
 2458              		.loc 1 944 3 view .LVU783
 944:Src/app.c     ****     {           0,             0, 1},
 2459              		.loc 1 944 12 is_stmt 0 view .LVU784
 2460 0506 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2461              	.LVL197:
 944:Src/app.c     ****     {           0,             0, 1},
 2462              		.loc 1 944 12 view .LVU785
 2463 050a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2464 050c BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2465 0510 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2466 0512 9CE80F00 		ldm	ip, {r0, r1, r2, r3}
 2467 0516 84E80F00 		stm	r4, {r0, r1, r2, r3}
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2468              		.loc 1 950 3 is_stmt 1 view .LVU786
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2469              		.loc 1 950 25 is_stmt 0 view .LVU787
 2470 051a 0023     		movs	r3, #0
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2471              		.loc 1 956 9 view .LVU788
 2472 051c 6348     		ldr	r0, .L150+44
 2473 051e 27A9     		add	r1, sp, #156
 950:Src/app.c     ****   nema_matrix3x3_t t;
 2474              		.loc 1 950 25 view .LVU789
 2475 0520 CDE92833 		strd	r3, r3, [sp, #160]
 2476 0524 2A93     		str	r3, [sp, #168]
 951:Src/app.c     ****   int ret;
 2477              		.loc 1 951 3 is_stmt 1 view .LVU790
 952:Src/app.c     ****   int i;
 2478              		.loc 1 952 3 view .LVU791
 953:Src/app.c     **** 
 2479              		.loc 1 953 3 view .LVU792
 955:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 2480              		.loc 1 955 3 view .LVU793
 955:Src/app.c     ****   ret = HAL_GFXMMU_ModifyBuffers(&hgfxmmu, &buffers);
 2481              		.loc 1 955 23 is_stmt 0 view .LVU794
 2482 0526 2796     		str	r6, [sp, #156]
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2483              		.loc 1 956 3 is_stmt 1 view .LVU795
 956:Src/app.c     ****   assert(ret == HAL_OK);
 2484              		.loc 1 956 9 is_stmt 0 view .LVU796
ARM GAS  /tmp/ccttrCR3.s 			page 100


 2485 0528 FFF7FEFF 		bl	HAL_GFXMMU_ModifyBuffers
 2486              	.LVL198:
 957:Src/app.c     **** 
 2487              		.loc 1 957 3 is_stmt 1 view .LVU797
 2488 052c 0446     		mov	r4, r0
 2489 052e 20B1     		cbz	r0, .L89
 957:Src/app.c     **** 
 2490              		.loc 1 957 3 is_stmt 0 discriminator 1 view .LVU798
 2491 0530 40F2BD31 		movw	r1, #957
 2492 0534 5E4B     		ldr	r3, .L150+48
 2493 0536 5F4A     		ldr	r2, .L150+52
 2494 0538 80E5     		b	.L147
 2495              	.L89:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 2496              		.loc 1 960 3 is_stmt 1 view .LVU799
 2497 053a 4FF0FF39 		mov	r9, #-1
 2498              	.LVL199:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 2499              		.loc 1 960 3 is_stmt 0 view .LVU800
 2500 053e E022     		movs	r2, #224
 2501 0540 2B46     		mov	r3, r5
 2502 0542 1146     		mov	r1, r2
 2503 0544 4FF05450 		mov	r0, #889192448
 2504              	.LVL200:
 960:Src/app.c     ****   nema_set_clip(0, 0, LD_WIDTH, LD_HEIGHT);
 2505              		.loc 1 960 3 view .LVU801
 2506 0548 CDF80090 		str	r9, [sp]
 2507 054c FFF7FEFF 		bl	nema_bind_dst_tex
 2508              	.LVL201:
 961:Src/app.c     ****   nema_clear(0);
 2509              		.loc 1 961 3 is_stmt 1 view .LVU802
 2510 0550 E023     		movs	r3, #224
 2511 0552 2146     		mov	r1, r4
 2512 0554 1A46     		mov	r2, r3
 2513 0556 2046     		mov	r0, r4
 2514 0558 FFF7FEFF 		bl	nema_set_clip
 2515              	.LVL202:
 962:Src/app.c     ****   /* bind source texture */
 2516              		.loc 1 962 3 view .LVU803
 2517 055c 2046     		mov	r0, r4
 2518 055e FFF7FEFF 		bl	nema_clear
 2519              	.LVL203:
 964:Src/app.c     ****   nema_enable_tiling(1);
 2520              		.loc 1 964 3 view .LVU804
 2521 0562 DDF80CA0 		ldr	r10, [sp, #12]
 2522 0566 2B46     		mov	r3, r5
 2523 0568 4FF4F072 		mov	r2, #480
 2524 056c 4FF44871 		mov	r1, #800
 2525 0570 5046     		mov	r0, r10
 2526 0572 CDE90095 		strd	r9, r5, [sp]
 2527 0576 FFF7FEFF 		bl	nema_bind_src_tex
 2528              	.LVL204:
 965:Src/app.c     ****   nema_set_blend_blit(NEMA_BL_SRC);
 2529              		.loc 1 965 3 view .LVU805
 2530 057a 2846     		mov	r0, r5
 2531 057c FFF7FEFF 		bl	nema_enable_tiling
 2532              	.LVL205:
ARM GAS  /tmp/ccttrCR3.s 			page 101


 966:Src/app.c     **** 
 2533              		.loc 1 966 3 view .LVU806
 2534              	.LBB473:
 2535              	.LBI473:
 2536              		.file 5 "Lib/NemaGFX/include/nema_blender.h"
   1:Lib/NemaGFX/include/nema_blender.h **** /* TSI 2023.xmo */
   2:Lib/NemaGFX/include/nema_blender.h **** /*******************************************************************************
   3:Lib/NemaGFX/include/nema_blender.h ****  * Copyright (c) 2023 Think Silicon Single Member PC
   4:Lib/NemaGFX/include/nema_blender.h ****  *
   5:Lib/NemaGFX/include/nema_blender.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   6:Lib/NemaGFX/include/nema_blender.h ****  * of this header file and/or associated documentation files to use, copy,
   7:Lib/NemaGFX/include/nema_blender.h ****  * modify, merge, publish, distribute, sublicense, and/or sell copies of the
   8:Lib/NemaGFX/include/nema_blender.h ****  * Materials, and to permit persons to whom the Materials are furnished to do
   9:Lib/NemaGFX/include/nema_blender.h ****  * so, subject to the following conditions:
  10:Lib/NemaGFX/include/nema_blender.h ****  *
  11:Lib/NemaGFX/include/nema_blender.h ****  * The above copyright notice and this permission notice shall be included in
  12:Lib/NemaGFX/include/nema_blender.h ****  * all copies or substantial portions of the Materials.
  13:Lib/NemaGFX/include/nema_blender.h ****  *
  14:Lib/NemaGFX/include/nema_blender.h ****  * MODIFICATIONS TO THIS FILE MAY MEAN IT NO LONGER ACCURATELY REFLECTS
  15:Lib/NemaGFX/include/nema_blender.h ****  * NEMAGFX API. THE UNMODIFIED, NORMATIVE VERSIONS OF THINK-SILICON NEMAGFX
  16:Lib/NemaGFX/include/nema_blender.h ****  * SPECIFICATIONS AND HEADER INFORMATION ARE LOCATED AT:
  17:Lib/NemaGFX/include/nema_blender.h ****  *   https://think-silicon.com/products/software/nemagfx-api
  18:Lib/NemaGFX/include/nema_blender.h ****  *
  19:Lib/NemaGFX/include/nema_blender.h ****  *  The software is provided 'as is', without warranty of any kind, express or
  20:Lib/NemaGFX/include/nema_blender.h ****  *  implied, including but not limited to the warranties of merchantability,
  21:Lib/NemaGFX/include/nema_blender.h ****  *  fitness for a particular purpose and noninfringement. In no event shall
  22:Lib/NemaGFX/include/nema_blender.h ****  *  Think Silicon Single Member PC be liable for any claim, damages or other
  23:Lib/NemaGFX/include/nema_blender.h ****  *  liability, whether in an action of contract, tort or otherwise, arising
  24:Lib/NemaGFX/include/nema_blender.h ****  *  from, out of or in connection with the software or the use or other dealings
  25:Lib/NemaGFX/include/nema_blender.h ****  *  in the software.
  26:Lib/NemaGFX/include/nema_blender.h ****  ******************************************************************************/
  27:Lib/NemaGFX/include/nema_blender.h **** 
  28:Lib/NemaGFX/include/nema_blender.h **** 
  29:Lib/NemaGFX/include/nema_blender.h **** #ifndef NEMA_BLENDER_H__
  30:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLENDER_H__
  31:Lib/NemaGFX/include/nema_blender.h **** 
  32:Lib/NemaGFX/include/nema_blender.h **** #include "nema_sys_defs.h"
  33:Lib/NemaGFX/include/nema_blender.h **** #include "nema_graphics.h"
  34:Lib/NemaGFX/include/nema_blender.h **** 
  35:Lib/NemaGFX/include/nema_blender.h **** #ifdef __cplusplus
  36:Lib/NemaGFX/include/nema_blender.h **** extern "C" {
  37:Lib/NemaGFX/include/nema_blender.h **** #endif
  38:Lib/NemaGFX/include/nema_blender.h **** 
  39:Lib/NemaGFX/include/nema_blender.h **** // Blending Factor Selector
  40:Lib/NemaGFX/include/nema_blender.h **** //-------------------------------------------------------------------------------------------------
  41:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_ZERO         (0x0U) /**< 0 */
  42:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_ONE          (0x1U) /**< 1 */
  43:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_SRCCOLOR     (0x2U) /**< Sc */
  44:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVSRCCOLOR  (0x3U) /**< (1-Sc) */
  45:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_SRCALPHA     (0x4U) /**< Sa */
  46:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVSRCALPHA  (0x5U) /**< (1-Sa) */
  47:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_DESTALPHA    (0x6U) /**< Da */
  48:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVDESTALPHA (0x7U) /**< (1-Da) */
  49:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_DESTCOLOR    (0x8U) /**< Dc */
  50:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_INVDESTCOLOR (0x9U) /**< (1-Dc) */
  51:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_CONSTCOLOR   (0xaU) /**< Cc */
  52:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BF_CONSTALPHA   (0xbU) /**< Ca */
ARM GAS  /tmp/ccttrCR3.s 			page 102


  53:Lib/NemaGFX/include/nema_blender.h **** 
  54:Lib/NemaGFX/include/nema_blender.h ****     /*                  source factor         destination factor */
  55:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SIMPLE     (  (uint32_t)NEMA_BF_SRCALPHA      |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  56:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_CLEAR      (  (uint32_t)NEMA_BF_ZERO        /*|   ((uint32_t)NEMA_BF_ZERO         <
  57:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC        (  (uint32_t)NEMA_BF_ONE         /*|   ((uint32_t)NEMA_BF_ZERO         <
  58:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_OVER   (  (uint32_t)NEMA_BF_ONE           |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  59:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_OVER   (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_ONE          <
  60:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_IN     (  (uint32_t)NEMA_BF_DESTALPHA   /*|   ((uint32_t)NEMA_BF_ZERO         <
  61:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_IN     (/*(uint32_t)NEMA_BF_ZERO          |*/ ((uint32_t)NEMA_BF_SRCALPHA     <
  62:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_OUT    (  (uint32_t)NEMA_BF_INVDESTALPHA/*|   ((uint32_t)NEMA_BF_ZERO         <
  63:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_OUT    (/*(uint32_t)NEMA_BF_ZERO          |*/ ((uint32_t)NEMA_BF_INVSRCALPHA  <
  64:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_SRC_ATOP   (  (uint32_t)NEMA_BF_DESTALPHA     |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  65:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_DST_ATOP   (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_SRCALPHA     <
  66:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_ADD        (  (uint32_t)NEMA_BF_ONE           |   ((uint32_t)NEMA_BF_ONE          <
  67:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BL_XOR        (  (uint32_t)NEMA_BF_INVDESTALPHA  |   ((uint32_t)NEMA_BF_INVSRCALPHA  <
  68:Lib/NemaGFX/include/nema_blender.h **** 
  69:Lib/NemaGFX/include/nema_blender.h **** 
  70:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_NONE         (0U)           /**< No extra blending operation */
  71:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_RECOLOR      (0x00100000U)  /**< Cconst*Aconst + Csrc*(1-Aconst). Overrides MODUL
  72:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_LUT          (0x00200000U)  /**< src_tex as index, src2_tex as palette */
  73:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_STENCIL_XY   (0x00400000U)  /**< Use TEX3 as mask/stencil */
  74:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_STENCIL_TXTY (0x00800000U)  /**< Use TEX3 as mask/stencil */
  75:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_NO_USE_ROPBL (0x01000000U)  /**< Don't use Rop Blender even if present */
  76:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_DST_CKEY_NEG (0x02000000U)  /**< Apply Inverse Destination Color Keying - draw on
  77:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_SRC_PREMULT  (0x04000000U)  /**< Premultiply Source Color with Source Alpha (cann
  78:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MODULATE_A   (0x08000000U)  /**< Modulate by Constant Alpha value*/
  79:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_FORCE_A      (0x10000000U)  /**< Force Constant Alpha value */
  80:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MODULATE_RGB (0x20000000U)  /**< Modulate by Constant Color (RGB) values */
  81:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_SRC_CKEY     (0x40000000U)  /**< Apply Source Color Keying - draw only when src c
  82:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_DST_CKEY     (0x80000000U)  /**< Apply Destination Color Keying - draw only when 
  83:Lib/NemaGFX/include/nema_blender.h **** #define NEMA_BLOP_MASK         (0xfff00000U)
  84:Lib/NemaGFX/include/nema_blender.h **** 
  85:Lib/NemaGFX/include/nema_blender.h **** /** \brief Return blending mode given source and destination blending factors and additional blendi
  86:Lib/NemaGFX/include/nema_blender.h ****  *
  87:Lib/NemaGFX/include/nema_blender.h ****  * \param src Source Blending Factor
  88:Lib/NemaGFX/include/nema_blender.h ****  * \param dst Destination Blending Factor
  89:Lib/NemaGFX/include/nema_blender.h ****  * \param ops Additional Blending Operations
  90:Lib/NemaGFX/include/nema_blender.h ****  * \return Final Blending Mode
  91:Lib/NemaGFX/include/nema_blender.h ****  *
  92:Lib/NemaGFX/include/nema_blender.h ****  */
  93:Lib/NemaGFX/include/nema_blender.h **** static inline uint32_t nema_blending_mode(uint32_t src_bf, uint32_t dst_bf, uint32_t blops) {
  94:Lib/NemaGFX/include/nema_blender.h ****     return ( (src_bf) | (dst_bf << 8) | (blops&NEMA_BLOP_MASK) );
  95:Lib/NemaGFX/include/nema_blender.h **** }
  96:Lib/NemaGFX/include/nema_blender.h **** 
  97:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode
  98:Lib/NemaGFX/include/nema_blender.h ****  *
  99:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 100:Lib/NemaGFX/include/nema_blender.h ****  * \param dst_tex Destination Texture
 101:Lib/NemaGFX/include/nema_blender.h ****  * \param fg_tex Foreground (source) Texture
 102:Lib/NemaGFX/include/nema_blender.h ****  * \param bg_tex Background (source2) Texture
 103:Lib/NemaGFX/include/nema_blender.h ****  *
 104:Lib/NemaGFX/include/nema_blender.h ****  */
 105:Lib/NemaGFX/include/nema_blender.h **** void nema_set_blend(uint32_t blending_mode, nema_tex_t dst_tex, nema_tex_t fg_tex, nema_tex_t bg_te
 106:Lib/NemaGFX/include/nema_blender.h **** 
 107:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for filling
 108:Lib/NemaGFX/include/nema_blender.h ****  *
 109:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
ARM GAS  /tmp/ccttrCR3.s 			page 103


 110:Lib/NemaGFX/include/nema_blender.h ****  *
 111:Lib/NemaGFX/include/nema_blender.h ****  */
 112:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_fill(uint32_t blending_mode) {
 113:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_NOTEX, NEMA_NOTEX);
 114:Lib/NemaGFX/include/nema_blender.h **** }
 115:Lib/NemaGFX/include/nema_blender.h **** 
 116:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for filling with composing
 117:Lib/NemaGFX/include/nema_blender.h ****  *
 118:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 119:Lib/NemaGFX/include/nema_blender.h ****  *
 120:Lib/NemaGFX/include/nema_blender.h ****  */
 121:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_fill_compose(uint32_t blending_mode) {
 122:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_NOTEX, NEMA_TEX2);
 123:Lib/NemaGFX/include/nema_blender.h **** }
 124:Lib/NemaGFX/include/nema_blender.h **** 
 125:Lib/NemaGFX/include/nema_blender.h **** /** \brief Set blending mode for blitting
 126:Lib/NemaGFX/include/nema_blender.h ****  *
 127:Lib/NemaGFX/include/nema_blender.h ****  * \param blending_mode Blending mode to be set
 128:Lib/NemaGFX/include/nema_blender.h ****  *
 129:Lib/NemaGFX/include/nema_blender.h ****  */
 130:Lib/NemaGFX/include/nema_blender.h **** static inline void nema_set_blend_blit(uint32_t blending_mode) {
 2537              		.loc 5 130 20 view .LVU807
 2538              	.LBB474:
 131:Lib/NemaGFX/include/nema_blender.h ****     nema_set_blend(blending_mode, NEMA_TEX0, NEMA_TEX1, NEMA_NOTEX);
 2539              		.loc 5 131 5 view .LVU808
 2540 0580 4B46     		mov	r3, r9
 2541 0582 2A46     		mov	r2, r5
 2542 0584 2146     		mov	r1, r4
 2543 0586 2846     		mov	r0, r5
 2544              	.LBE474:
 2545              	.LBE473:
 970:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 2546              		.loc 1 970 42 is_stmt 0 view .LVU809
 2547 0588 454D     		ldr	r5, .L150+32
 2548              	.LBB476:
 2549              	.LBB475:
 2550              		.loc 5 131 5 view .LVU810
 2551 058a FFF7FEFF 		bl	nema_set_blend
 2552              	.LVL206:
 2553              		.loc 5 131 5 view .LVU811
 2554              	.LBE475:
 2555              	.LBE476:
 969:Src/app.c     ****   nema_mat3x3_translate(t, -roi->cx, -roi->cy);
 2556              		.loc 1 969 3 is_stmt 1 view .LVU812
 2557 058e 2EA8     		add	r0, sp, #184
 2558 0590 FFF7FEFF 		bl	nema_mat3x3_load_identity
 2559              	.LVL207:
 970:Src/app.c     ****   nema_mat3x3_rotate(t, nema_rad_to_deg(-roi->rotation));
 2560              		.loc 1 970 3 view .LVU813
 2561 0594 D5ED010A 		vldr.32	s1, [r5, #4]
 2562 0598 95ED000A 		vldr.32	s0, [r5]
 2563 059c F1EE600A 		vneg.f32	s1, s1
 2564 05a0 B1EE400A 		vneg.f32	s0, s0
 2565 05a4 2EA8     		add	r0, sp, #184
 2566 05a6 FFF7FEFF 		bl	nema_mat3x3_translate
 2567              	.LVL208:
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
ARM GAS  /tmp/ccttrCR3.s 			page 104


 2568              		.loc 1 971 3 view .LVU814
 2569 05aa DFED437A 		vldr.32	s15, .L150+56
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 2570              		.loc 1 971 25 is_stmt 0 view .LVU815
 2571 05ae 95ED040A 		vldr.32	s0, [r5, #16]
 971:Src/app.c     ****   nema_mat3x3_scale(t, LD_WIDTH / roi->w, LD_HEIGHT / roi->h);
 2572              		.loc 1 971 3 view .LVU816
 2573 05b2 2EA8     		add	r0, sp, #184
 2574 05b4 20EE670A 		vnmul.f32	s0, s0, s15
 2575 05b8 FFF7FEFF 		bl	nema_mat3x3_rotate
 2576              	.LVL209:
 972:Src/app.c     ****   nema_mat3x3_translate(t, LD_WIDTH / 2, LD_HEIGHT / 2);
 2577              		.loc 1 972 3 is_stmt 1 view .LVU817
 2578 05bc DFED3F7A 		vldr.32	s15, .L150+60
 2579 05c0 D5ED030A 		vldr.32	s1, [r5, #12]
 2580 05c4 95ED020A 		vldr.32	s0, [r5, #8]
 2581 05c8 C7EEA00A 		vdiv.f32	s1, s15, s1
 2582 05cc 87EE800A 		vdiv.f32	s0, s15, s0
 2583 05d0 2EA8     		add	r0, sp, #184
 2584 05d2 FFF7FEFF 		bl	nema_mat3x3_scale
 2585              	.LVL210:
 973:Src/app.c     ****   for (i = 0 ; i < 4; i++)
 2586              		.loc 1 973 3 view .LVU818
 2587 05d6 DFED3A0A 		vldr.32	s1, .L150+64
 2588 05da 2EA8     		add	r0, sp, #184
 2589 05dc B0EE600A 		vmov.f32	s0, s1
 2590 05e0 FFF7FEFF 		bl	nema_mat3x3_translate
 2591              	.LVL211:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2592              		.loc 1 974 3 view .LVU819
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2593              		.loc 1 974 18 discriminator 1 view .LVU820
 2594 05e4 5AAB     		add	r3, sp, #360
 2595              	.LVL212:
 2596              	.L91:
 975:Src/app.c     ****   nema_blit_quad_fit(vertex[0][0], vertex[0][1], vertex[1][0], vertex[1][1],
 2597              		.loc 1 975 5 view .LVU821
 2598              	.LBB477:
 2599              	.LBI477:
 930:Src/app.c     **** {
 2600              		.loc 1 930 13 view .LVU822
 2601              	.LBB478:
 932:Src/app.c     ****   int i;
 2602              		.loc 1 932 3 view .LVU823
 933:Src/app.c     **** 
 2603              		.loc 1 933 3 view .LVU824
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2604              		.loc 1 935 3 view .LVU825
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2605              		.loc 1 935 17 discriminator 1 view .LVU826
 2606 05e6 1CAD     		add	r5, sp, #112
 936:Src/app.c     **** 
 2607              		.loc 1 936 23 is_stmt 0 view .LVU827
 2608 05e8 93ED006A 		vldr.32	s12, [r3]
 936:Src/app.c     **** 
 2609              		.loc 1 936 40 view .LVU828
 2610 05ec D3ED015A 		vldr.32	s11, [r3, #4]
ARM GAS  /tmp/ccttrCR3.s 			page 105


 936:Src/app.c     **** 
 2611              		.loc 1 936 57 view .LVU829
 2612 05f0 93ED027A 		vldr.32	s14, [r3, #8]
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2613              		.loc 1 935 10 view .LVU830
 2614 05f4 0020     		movs	r0, #0
 2615 05f6 2946     		mov	r1, r5
 2616 05f8 2EAA     		add	r2, sp, #184
 2617              	.LVL213:
 2618              	.L90:
 936:Src/app.c     **** 
 2619              		.loc 1 936 5 is_stmt 1 view .LVU831
 936:Src/app.c     **** 
 2620              		.loc 1 936 37 is_stmt 0 view .LVU832
 2621 05fa D2ED017A 		vldr.32	s15, [r2, #4]
 936:Src/app.c     **** 
 2622              		.loc 1 936 27 view .LVU833
 2623 05fe D2ED006A 		vldr.32	s13, [r2]
 936:Src/app.c     **** 
 2624              		.loc 1 936 37 view .LVU834
 2625 0602 65EEA77A 		vmul.f32	s15, s11, s15
 936:Src/app.c     **** 
 2626              		.loc 1 936 27 view .LVU835
 2627 0606 E6EE867A 		vfma.f32	s15, s13, s12
 936:Src/app.c     **** 
 2628              		.loc 1 936 44 view .LVU836
 2629 060a D2ED026A 		vldr.32	s13, [r2, #8]
 2630 060e E6EE877A 		vfma.f32	s15, s13, s14
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2631              		.loc 1 935 23 discriminator 3 view .LVU837
 2632 0612 0130     		adds	r0, r0, #1
 2633              	.LVL214:
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2634              		.loc 1 935 17 discriminator 1 view .LVU838
 2635 0614 0328     		cmp	r0, #3
 936:Src/app.c     **** 
 2636              		.loc 1 936 10 view .LVU839
 2637 0616 E5EC017A 		vstmia.32	r5!, {s15}
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2638              		.loc 1 935 23 is_stmt 1 discriminator 3 view .LVU840
 2639              	.LVL215:
 935:Src/app.c     ****     r[i] = t[i][0] * v[0] + t[i][1] * v[1] + t[i][2] * v[2];
 2640              		.loc 1 935 17 discriminator 1 view .LVU841
 2641 061a 02F10C02 		add	r2, r2, #12
 2642 061e ECD1     		bne	.L90
 2643              	.LVL216:
 938:Src/app.c     ****     v[i] = r[i];
 2644              		.loc 1 938 17 discriminator 1 view .LVU842
 939:Src/app.c     **** }
 2645              		.loc 1 939 5 view .LVU843
 939:Src/app.c     **** }
 2646              		.loc 1 939 10 is_stmt 0 view .LVU844
 2647 0620 0A68     		ldr	r2, [r1]	@ float
 2648              	.LBE478:
 2649              	.LBE477:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2650              		.loc 1 974 24 discriminator 3 view .LVU845
ARM GAS  /tmp/ccttrCR3.s 			page 106


 2651 0622 0134     		adds	r4, r4, #1
 2652              	.LVL217:
 2653              	.LBB482:
 2654              	.LBB479:
 939:Src/app.c     **** }
 2655              		.loc 1 939 10 view .LVU846
 2656 0624 1A60     		str	r2, [r3]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2657              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU847
 2658              	.LVL218:
 938:Src/app.c     ****     v[i] = r[i];
 2659              		.loc 1 938 17 discriminator 1 view .LVU848
 939:Src/app.c     **** }
 2660              		.loc 1 939 5 view .LVU849
 939:Src/app.c     **** }
 2661              		.loc 1 939 10 is_stmt 0 view .LVU850
 2662 0626 4A68     		ldr	r2, [r1, #4]	@ float
 2663              	.LBE479:
 2664              	.LBE482:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2665              		.loc 1 974 18 discriminator 1 view .LVU851
 2666 0628 042C     		cmp	r4, #4
 2667              	.LBB483:
 2668              	.LBB480:
 939:Src/app.c     **** }
 2669              		.loc 1 939 10 view .LVU852
 2670 062a 5A60     		str	r2, [r3, #4]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2671              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU853
 2672              	.LVL219:
 938:Src/app.c     ****     v[i] = r[i];
 2673              		.loc 1 938 17 discriminator 1 view .LVU854
 939:Src/app.c     **** }
 2674              		.loc 1 939 5 view .LVU855
 939:Src/app.c     **** }
 2675              		.loc 1 939 10 is_stmt 0 view .LVU856
 2676 062c 8A68     		ldr	r2, [r1, #8]	@ float
 2677              	.LBE480:
 2678              	.LBE483:
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2679              		.loc 1 974 18 discriminator 1 view .LVU857
 2680 062e 03F10C03 		add	r3, r3, #12
 2681              	.LVL220:
 2682              	.LBB484:
 2683              	.LBB481:
 939:Src/app.c     **** }
 2684              		.loc 1 939 10 view .LVU858
 2685 0632 43F8042C 		str	r2, [r3, #-4]	@ float
 938:Src/app.c     ****     v[i] = r[i];
 2686              		.loc 1 938 23 is_stmt 1 discriminator 3 view .LVU859
 2687              	.LVL221:
 938:Src/app.c     ****     v[i] = r[i];
 2688              		.loc 1 938 17 discriminator 1 view .LVU860
 938:Src/app.c     ****     v[i] = r[i];
 2689              		.loc 1 938 17 is_stmt 0 discriminator 1 view .LVU861
 2690              	.LBE481:
 2691              	.LBE484:
ARM GAS  /tmp/ccttrCR3.s 			page 107


 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2692              		.loc 1 974 24 is_stmt 1 discriminator 3 view .LVU862
 974:Src/app.c     ****     app_transform(t, vertex[i]);
 2693              		.loc 1 974 18 discriminator 1 view .LVU863
 2694 0636 D6D1     		bne	.L91
 976:Src/app.c     ****                      vertex[2][0], vertex[2][1], vertex[3][0], vertex[3][1]);
 2695              		.loc 1 976 3 view .LVU864
 2696 0638 DDED643A 		vldr.32	s7, [sp, #400]
 2697 063c 9DED633A 		vldr.32	s6, [sp, #396]
 2698 0640 DDED612A 		vldr.32	s5, [sp, #388]
 2699 0644 9DED602A 		vldr.32	s4, [sp, #384]
 2700 0648 DDED5E1A 		vldr.32	s3, [sp, #376]
 2701 064c 9DED5D1A 		vldr.32	s2, [sp, #372]
 2702 0650 DDED5B0A 		vldr.32	s1, [sp, #364]
 2703 0654 9DED5A0A 		vldr.32	s0, [sp, #360]
 2704 0658 FFF7FEFF 		bl	nema_blit_quad_fit
 2705              	.LVL222:
 979:Src/app.c     ****   nema_cl_wait(&cl);
 2706              		.loc 1 979 3 view .LVU865
 2707 065c 1948     		ldr	r0, .L150+68
 2708 065e FFF7FEFF 		bl	nema_cl_submit
 2709              	.LVL223:
 980:Src/app.c     ****   HAL_ICACHE_Invalidate();
 2710              		.loc 1 980 3 view .LVU866
 2711 0662 1848     		ldr	r0, .L150+68
 2712 0664 FFF7FEFF 		bl	nema_cl_wait
 2713              	.LVL224:
 981:Src/app.c     **** 
 2714              		.loc 1 981 3 view .LVU867
 2715 0668 FFF7FEFF 		bl	HAL_ICACHE_Invalidate
 2716              	.LVL225:
 983:Src/app.c     **** 
 2717              		.loc 1 983 3 view .LVU868
 2718 066c FFF7FEFF 		bl	nema_get_error
 2719              	.LVL226:
 983:Src/app.c     **** 
 2720              		.loc 1 983 3 is_stmt 0 discriminator 1 view .LVU869
 2721 0670 0546     		mov	r5, r0
 2722 0672 68B3     		cbz	r0, .L92
 2723 0674 40F2D731 		movw	r1, #983
 2724 0678 134B     		ldr	r3, .L150+72
 2725 067a 0E4A     		ldr	r2, .L150+52
 2726 067c DEE4     		b	.L147
 2727              	.L151:
 2728 067e 00BF     		.align	3
 2729              	.L150:
 2730 0680 182D4454 		.word	1413754136
 2731 0684 FB210940 		.word	1074340347
 2732 0688 182D4454 		.word	1413754136
 2733 068c FB211940 		.word	1075388923
 2734 0690 66662640 		.word	1076258406
 2735 0694 00ED00E0 		.word	-536810240
 2736 0698 00000000 		.word	.LC4
 2737 069c 00000000 		.word	__func__.7
 2738 06a0 00000000 		.word	rois
 2739 06a4 00701700 		.word	1536000
 2740 06a8 00882600 		.word	lcd_bg_buffer
ARM GAS  /tmp/ccttrCR3.s 			page 108


 2741 06ac 00000000 		.word	hgfxmmu
 2742 06b0 35010000 		.word	.LC15
 2743 06b4 00000000 		.word	__func__.6
 2744 06b8 E12E6542 		.word	1113927393
 2745 06bc 00006043 		.word	1130364928
 2746 06c0 0000E042 		.word	1121976320
 2747 06c4 00000000 		.word	cl
 2748 06c8 10010000 		.word	.LC13
 2749 06cc 00000000 		.word	.LANCHOR0
 2750              	.L92:
 985:Src/app.c     **** }
 2751              		.loc 1 985 3 is_stmt 1 view .LVU870
 2752              	.LVL227:
 985:Src/app.c     **** }
 2753              		.loc 1 985 3 is_stmt 0 view .LVU871
 2754              	.LBE485:
 2755              	.LBE486:
 996:Src/app.c     ****   if (is_clamped)
 2756              		.loc 1 996 3 is_stmt 1 view .LVU872
 996:Src/app.c     ****   if (is_clamped)
 2757              		.loc 1 996 3 view .LVU873
 996:Src/app.c     ****   if (is_clamped)
 2758              		.loc 1 996 3 discriminator 1 view .LVU874
 2759              	.LBB487:
 2760              	.LBI487:
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean by address
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache for the given address
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned.
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void *addr, int32_t dsize)
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
ARM GAS  /tmp/ccttrCR3.s 			page 109


 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean and Invalidate by address
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and invalidates D_Cache for the given address
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte gr
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned and inval
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 2761              		.loc 3 418 27 view .LVU875
 2762              	.LBB488:
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 2763              		.loc 3 421 5 view .LVU876
 2764              		.loc 3 421 8 is_stmt 0 view .LVU877
 2765 06d0 049B     		ldr	r3, [sp, #16]
 2766 06d2 002B     		cmp	r3, #0
 2767 06d4 1CDD     		ble	.L93
 2768              	.LBB489:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2769              		.loc 3 422 8 is_stmt 1 view .LVU878
 2770              		.loc 3 422 52 is_stmt 0 view .LVU879
 2771 06d6 06F01F02 		and	r2, r6, #31
 2772              		.loc 3 422 32 view .LVU880
 2773 06da 1A44     		add	r2, r2, r3
 2774              	.LVL228:
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2775              		.loc 3 423 7 is_stmt 1 view .LVU881
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2776              		.loc 3 425 7 view .LVU882
 2777              	.LBB490:
 2778              	.LBI490:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2779              		.loc 4 269 27 view .LVU883
 2780              	.LBB491:
 2781              		.loc 4 271 3 view .LVU884
 2782              		.syntax unified
 2783              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2784 06dc BFF34F8F 		dsb 0xF
 2785              	@ 0 "" 2
 2786              		.thumb
 2787              		.syntax unified
 2788              	.LBE491:
 2789              	.LBE490:
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2790              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU885
 2791 06e0 F343     		mvns	r3, r6
ARM GAS  /tmp/ccttrCR3.s 			page 110


 2792 06e2 B418     		adds	r4, r6, r2
 2793 06e4 2344     		add	r3, r3, r4
 2794 06e6 203A     		subs	r2, r2, #32
 2795              	.LVL229:
 2796              		.loc 3 431 25 discriminator 1 view .LVU886
 2797 06e8 5B09     		lsrs	r3, r3, #5
 2798 06ea 2032     		adds	r2, r2, #32
 2799              	.LVL230:
 2800              		.loc 3 431 25 discriminator 1 view .LVU887
 2801 06ec 03F1010E 		add	lr, r3, #1
 2802 06f0 D8BF     		it	le
 2803 06f2 4FF0010E 		movle	lr, #1
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2804              		.loc 3 423 16 view .LVU888
 2805 06f6 3146     		mov	r1, r6
 2806 06f8 4EF001E0 		dls	lr, lr
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2807              		.loc 3 428 23 view .LVU889
 2808 06fc C448     		ldr	r0, .L152+24
 2809              	.LVL231:
 2810              	.L94:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 2811              		.loc 3 427 7 is_stmt 1 view .LVU890
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2812              		.loc 3 428 9 view .LVU891
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 2813              		.loc 3 428 23 is_stmt 0 view .LVU892
 2814 06fe C0F87012 		str	r1, [r0, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 2815              		.loc 3 429 9 is_stmt 1 view .LVU893
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 2816              		.loc 3 429 17 is_stmt 0 view .LVU894
 2817 0702 2031     		adds	r1, r1, #32
 2818              	.LVL232:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2819              		.loc 3 430 9 is_stmt 1 view .LVU895
 2820              		.loc 3 431 25 discriminator 1 view .LVU896
 2821 0704 0FF005C8 		le	lr, .L94
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 2822              		.loc 3 433 7 view .LVU897
 2823              	.LBB492:
 2824              	.LBI492:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2825              		.loc 4 269 27 view .LVU898
 2826              	.LBB493:
 2827              		.loc 4 271 3 view .LVU899
 2828              		.syntax unified
 2829              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2830 0708 BFF34F8F 		dsb 0xF
 2831              	@ 0 "" 2
 2832              		.thumb
 2833              		.syntax unified
 2834              	.LBE493:
 2835              	.LBE492:
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2836              		.loc 3 434 7 view .LVU900
ARM GAS  /tmp/ccttrCR3.s 			page 111


 2837              	.LBB494:
 2838              	.LBI494:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2839              		.loc 4 258 27 view .LVU901
 2840              	.LBB495:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2841              		.loc 4 260 3 view .LVU902
 2842              		.syntax unified
 2843              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2844 070c BFF36F8F 		isb 0xF
 2845              	@ 0 "" 2
 2846              	.LVL233:
 2847              		.thumb
 2848              		.syntax unified
 2849              	.L93:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2850              		.loc 4 260 3 is_stmt 0 view .LVU903
 2851              	.LBE495:
 2852              	.LBE494:
 2853              	.LBE489:
 2854              	.LBE488:
 2855              	.LBE487:
 996:Src/app.c     ****   if (is_clamped)
 2856              		.loc 1 996 3 is_stmt 1 discriminator 3 view .LVU904
 997:Src/app.c     ****     return 0;
 2857              		.loc 1 997 3 view .LVU905
1000:Src/app.c     **** 
 2858              		.loc 1 1000 3 view .LVU906
 2859 0710 C048     		ldr	r0, .L152+28
 2860 0712 FFF7FEFF 		bl	LL_ATON_RT_Main
 2861              	.LVL234:
1002:Src/app.c     **** 
 2862              		.loc 1 1002 3 view .LVU907
1002:Src/app.c     **** 
 2863              		.loc 1 1002 14 is_stmt 0 view .LVU908
 2864 0716 4146     		mov	r1, r8
 2865 0718 5846     		mov	r0, fp
 2866 071a BF4A     		ldr	r2, .L152+32
 2867 071c FFF7FEFF 		bl	ld_post_process
 2868              	.LVL235:
 2869              	.LBB496:
 2870              	.LBB497:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2871              		.loc 3 362 52 view .LVU909
 2872 0720 0BF01F03 		and	r3, fp, #31
 2873              	.LBE497:
 2874              	.LBE496:
1002:Src/app.c     **** 
 2875              		.loc 1 1002 14 view .LVU910
 2876 0724 0446     		mov	r4, r0
 2877              	.LVL236:
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2878              		.loc 1 1005 3 is_stmt 1 view .LVU911
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2879              		.loc 1 1005 3 view .LVU912
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2880              		.loc 1 1005 3 discriminator 1 view .LVU913
ARM GAS  /tmp/ccttrCR3.s 			page 112


 2881              	.LBB505:
 2882              	.LBI496:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2883              		.loc 3 358 27 view .LVU914
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2884              		.loc 3 361 5 view .LVU915
 2885              	.LBB504:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2886              		.loc 3 362 8 view .LVU916
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2887              		.loc 3 362 36 is_stmt 0 view .LVU917
 2888 0726 5846     		mov	r0, fp
 2889              	.LVL237:
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2890              		.loc 3 363 7 is_stmt 1 view .LVU918
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2891              		.loc 3 365 7 view .LVU919
 2892              	.LBB498:
 2893              	.LBI498:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2894              		.loc 4 269 27 view .LVU920
 2895              	.LBB499:
 2896              		.loc 4 271 3 view .LVU921
 2897              		.syntax unified
 2898              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2899 0728 BFF34F8F 		dsb 0xF
 2900              	@ 0 "" 2
 2901              		.thumb
 2902              		.syntax unified
 2903 072c D91C     		adds	r1, r3, #3
 2904 072e 1C3B     		subs	r3, r3, #28
 2905 0730 4909     		lsrs	r1, r1, #5
 2906 0732 2033     		adds	r3, r3, #32
 2907 0734 01F1010E 		add	lr, r1, #1
 2908 0738 D8BF     		it	le
 2909 073a 4FF0010E 		movle	lr, #1
 2910 073e 4EF001E0 		dls	lr, lr
 2911              	.LBE499:
 2912              	.LBE498:
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2913              		.loc 3 368 22 is_stmt 0 view .LVU922
 2914 0742 B34A     		ldr	r2, .L152+24
 2915              	.LVL238:
 2916              	.L95:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2917              		.loc 3 367 7 is_stmt 1 view .LVU923
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2918              		.loc 3 368 9 view .LVU924
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2919              		.loc 3 368 22 is_stmt 0 view .LVU925
 2920 0744 C2F85C02 		str	r0, [r2, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2921              		.loc 3 369 9 is_stmt 1 view .LVU926
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 2922              		.loc 3 369 17 is_stmt 0 view .LVU927
 2923 0748 2030     		adds	r0, r0, #32
 2924              	.LVL239:
ARM GAS  /tmp/ccttrCR3.s 			page 113


 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 2925              		.loc 3 370 9 is_stmt 1 view .LVU928
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2926              		.loc 3 371 25 discriminator 1 view .LVU929
 2927 074a 0FF005C8 		le	lr, .L95
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 2928              		.loc 3 373 7 view .LVU930
 2929              	.LBB500:
 2930              	.LBI500:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2931              		.loc 4 269 27 view .LVU931
 2932              	.LBB501:
 2933              		.loc 4 271 3 view .LVU932
 2934              		.syntax unified
 2935              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2936 074e BFF34F8F 		dsb 0xF
 2937              	@ 0 "" 2
 2938              		.thumb
 2939              		.syntax unified
 2940              	.LBE501:
 2941              	.LBE500:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 2942              		.loc 3 374 7 view .LVU933
 2943              	.LBB502:
 2944              	.LBI502:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2945              		.loc 4 258 27 view .LVU934
 2946              	.LBB503:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2947              		.loc 4 260 3 view .LVU935
 2948              		.syntax unified
 2949              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2950 0752 BFF36F8F 		isb 0xF
 2951              	@ 0 "" 2
 2952              	.LVL240:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2953              		.loc 4 260 3 is_stmt 0 view .LVU936
 2954              		.thumb
 2955              		.syntax unified
 2956              	.LBE503:
 2957              	.LBE502:
 2958              	.LBE504:
 2959              	.LBE505:
1005:Src/app.c     ****   CACHE_OP(SCB_InvalidateDCache_by_Addr(info->landmarks_out, info->landmarks_out_len));
 2960              		.loc 1 1005 3 is_stmt 1 discriminator 3 view .LVU937
1006:Src/app.c     **** 
 2961              		.loc 1 1006 3 view .LVU938
1006:Src/app.c     **** 
 2962              		.loc 1 1006 3 view .LVU939
1006:Src/app.c     **** 
 2963              		.loc 1 1006 3 discriminator 1 view .LVU940
 2964              	.LBB506:
 2965              	.LBI506:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 2966              		.loc 3 358 27 view .LVU941
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 2967              		.loc 3 361 5 view .LVU942
ARM GAS  /tmp/ccttrCR3.s 			page 114


 2968              	.LBB507:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2969              		.loc 3 362 8 view .LVU943
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2970              		.loc 3 362 36 is_stmt 0 view .LVU944
 2971 0756 4346     		mov	r3, r8
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 2972              		.loc 3 362 52 view .LVU945
 2973 0758 08F01F0E 		and	lr, r8, #31
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2974              		.loc 3 363 7 is_stmt 1 view .LVU946
 2975              	.LVL241:
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 2976              		.loc 3 365 7 view .LVU947
 2977              	.LBB508:
 2978              	.LBI508:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2979              		.loc 4 269 27 view .LVU948
 2980              	.LBB509:
 2981              		.loc 4 271 3 view .LVU949
 2982              		.syntax unified
 2983              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2984 075c BFF34F8F 		dsb 0xF
 2985              	@ 0 "" 2
 2986              		.thumb
 2987              		.syntax unified
 2988 0760 0EF1FB0E 		add	lr, lr, #251
 2989 0764 4FEA5E1E 		lsr	lr, lr, #5
 2990 0768 0EF1010E 		add	lr, lr, #1
 2991 076c 4EF001E0 		dls	lr, lr
 2992              	.LVL242:
 2993              	.L96:
 2994              		.loc 4 271 3 is_stmt 0 view .LVU950
 2995              	.LBE509:
 2996              	.LBE508:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 2997              		.loc 3 367 7 is_stmt 1 view .LVU951
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2998              		.loc 3 368 9 view .LVU952
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 2999              		.loc 3 368 22 is_stmt 0 view .LVU953
 3000 0770 C2F85C32 		str	r3, [r2, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3001              		.loc 3 369 9 is_stmt 1 view .LVU954
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3002              		.loc 3 369 17 is_stmt 0 view .LVU955
 3003 0774 2033     		adds	r3, r3, #32
 3004              	.LVL243:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 3005              		.loc 3 370 9 is_stmt 1 view .LVU956
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3006              		.loc 3 371 25 discriminator 1 view .LVU957
 3007 0776 0FF005C8 		le	lr, .L96
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 3008              		.loc 3 373 7 view .LVU958
 3009              	.LBB510:
 3010              	.LBI510:
ARM GAS  /tmp/ccttrCR3.s 			page 115


 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3011              		.loc 4 269 27 view .LVU959
 3012              	.LBB511:
 3013              		.loc 4 271 3 view .LVU960
 3014              		.syntax unified
 3015              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3016 077a BFF34F8F 		dsb 0xF
 3017              	@ 0 "" 2
 3018              		.thumb
 3019              		.syntax unified
 3020              	.LBE511:
 3021              	.LBE510:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 3022              		.loc 3 374 7 view .LVU961
 3023              	.LBB512:
 3024              	.LBI512:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3025              		.loc 4 258 27 view .LVU962
 3026              	.LBB513:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3027              		.loc 4 260 3 view .LVU963
 3028              		.syntax unified
 3029              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3030 077e BFF36F8F 		isb 0xF
 3031              	@ 0 "" 2
 3032              	.LVL244:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3033              		.loc 4 260 3 is_stmt 0 view .LVU964
 3034              		.thumb
 3035              		.syntax unified
 3036              	.LBE513:
 3037              	.LBE512:
 3038              	.LBE507:
 3039              	.LBE506:
 3040              	.LBE514:
 3041              	.LBE515:
1181:Src/app.c     ****       if (is_tracking)
 3042              		.loc 1 1181 7 is_stmt 1 view .LVU965
1181:Src/app.c     ****       if (is_tracking)
 3043              		.loc 1 1181 7 view .LVU966
1181:Src/app.c     ****       if (is_tracking)
 3044              		.loc 1 1181 7 discriminator 1 view .LVU967
 3045              	.LBB516:
 3046              	.LBI516:
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 3047              		.loc 3 358 27 view .LVU968
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 3048              		.loc 3 361 5 view .LVU969
 3049              	.LBB517:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 3050              		.loc 3 362 8 view .LVU970
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3051              		.loc 3 363 7 view .LVU971
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3052              		.loc 3 365 7 view .LVU972
 3053              	.LBB518:
 3054              	.LBI518:
ARM GAS  /tmp/ccttrCR3.s 			page 116


 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3055              		.loc 4 269 27 view .LVU973
 3056              	.LBB519:
 3057              		.loc 4 271 3 view .LVU974
 3058              		.syntax unified
 3059              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3060 0782 BFF34F8F 		dsb 0xF
 3061              	@ 0 "" 2
 3062              		.thumb
 3063              		.syntax unified
 3064              	.LBE519:
 3065              	.LBE518:
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3066              		.loc 3 368 22 is_stmt 0 view .LVU975
 3067 0786 4BF6803E 		movw	lr, #48000
 3068 078a 4EF001E0 		dls	lr, lr
 3069 078e A04B     		ldr	r3, .L152+24
 3070              	.LVL245:
 3071              	.L97:
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 3072              		.loc 3 367 7 is_stmt 1 view .LVU976
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3073              		.loc 3 368 9 view .LVU977
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 3074              		.loc 3 368 22 is_stmt 0 view .LVU978
 3075 0790 C3F85CA2 		str	r10, [r3, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3076              		.loc 3 369 9 is_stmt 1 view .LVU979
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 3077              		.loc 3 369 17 is_stmt 0 view .LVU980
 3078 0794 0AF1200A 		add	r10, r10, #32
 3079              	.LVL246:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 3080              		.loc 3 370 9 is_stmt 1 view .LVU981
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 3081              		.loc 3 371 25 discriminator 1 view .LVU982
 3082 0798 0FF007C0 		le	lr, .L97
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 3083              		.loc 3 373 7 view .LVU983
 3084              	.LBB520:
 3085              	.LBI520:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3086              		.loc 4 269 27 view .LVU984
 3087              	.LBB521:
 3088              		.loc 4 271 3 view .LVU985
 3089              		.syntax unified
 3090              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3091 079c BFF34F8F 		dsb 0xF
 3092              	@ 0 "" 2
 3093              		.thumb
 3094              		.syntax unified
 3095              	.LBE521:
 3096              	.LBE520:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 3097              		.loc 3 374 7 view .LVU986
 3098              	.LBB522:
 3099              	.LBI522:
ARM GAS  /tmp/ccttrCR3.s 			page 117


 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3100              		.loc 4 258 27 view .LVU987
 3101              	.LBB523:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3102              		.loc 4 260 3 view .LVU988
 3103              		.syntax unified
 3104              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3105 07a0 BFF36F8F 		isb 0xF
 3106              	@ 0 "" 2
 3107              	.LVL247:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3108              		.loc 4 260 3 is_stmt 0 view .LVU989
 3109              		.thumb
 3110              		.syntax unified
 3111              	.LBE523:
 3112              	.LBE522:
 3113              	.LBE517:
 3114              	.LBE516:
1181:Src/app.c     ****       if (is_tracking)
 3115              		.loc 1 1181 7 is_stmt 1 discriminator 3 view .LVU990
1182:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
 3116              		.loc 1 1182 7 view .LVU991
1182:Src/app.c     ****         compute_next_roi(&rois[0], ld_landmarks[0], &roi_next, &box_next);
 3117              		.loc 1 1182 10 is_stmt 0 view .LVU992
 3118 07a4 002C     		cmp	r4, #0
 3119 07a6 00F0C480 		beq	.L98
 3120              	.LBB524:
 3121              	.LBB525:
1102:Src/app.c     **** 
 3122              		.loc 1 1102 5 view .LVU993
 3123 07aa DFF86CA2 		ldr	r10, .L152+32
 3124 07ae DFF88C92 		ldr	r9, .L152+68
 3125              	.L99:
1102:Src/app.c     **** 
 3126              		.loc 1 1102 5 is_stmt 1 view .LVU994
 3127 07b2 5AAB     		add	r3, sp, #360
 3128 07b4 5A19     		adds	r2, r3, r5
 3129 07b6 0AEB0501 		add	r1, r10, r5
 3130 07ba 4846     		mov	r0, r9
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3131              		.loc 1 1101 17 is_stmt 0 discriminator 1 view .LVU995
 3132 07bc 0835     		adds	r5, r5, #8
1102:Src/app.c     **** 
 3133              		.loc 1 1102 5 view .LVU996
 3134 07be FFF7FEFF 		bl	decode_ld_landmark
 3135              	.LVL248:
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3136              		.loc 1 1101 36 is_stmt 1 discriminator 3 view .LVU997
1101:Src/app.c     ****     decode_ld_landmark(src, &lm_in[i], &lm[i]);
 3137              		.loc 1 1101 17 discriminator 1 view .LVU998
 3138 07c2 A82D     		cmp	r5, #168
 3139 07c4 F5D1     		bne	.L99
1104:Src/app.c     ****   roi_shift_and_scale(&roi, shift_x, shift_y, scale, scale);
 3140              		.loc 1 1104 3 view .LVU999
 3141              	.LVL249:
 3142              	.LBB526:
 3143              	.LBI526:
ARM GAS  /tmp/ccttrCR3.s 			page 118


1058:Src/app.c     **** {
 3144              		.loc 1 1058 13 view .LVU1000
 3145              	.LBB527:
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3146              		.loc 1 1060 3 view .LVU1001
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3147              		.loc 1 1060 13 is_stmt 0 view .LVU1002
 3148 07c6 954D     		ldr	r5, .L152+36
 3149 07c8 0DF19C0C 		add	ip, sp, #156
 3150 07cc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3151 07ce ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3152 07d2 95E80700 		ldm	r5, {r0, r1, r2}
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3153              		.loc 1 1061 13 view .LVU1003
 3154 07d6 0C35     		adds	r5, r5, #12
1060:Src/app.c     ****   const int indices[] = {0, 1, 2, 3, 5, 6, 9, 10, 13, 14, 17, 18};
 3155              		.loc 1 1060 13 view .LVU1004
 3156 07d8 8CE80700 		stm	ip, {r0, r1, r2}
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3157              		.loc 1 1061 3 is_stmt 1 view .LVU1005
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3158              		.loc 1 1061 13 is_stmt 0 view .LVU1006
 3159 07dc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3160 07de 0DF1B80C 		add	ip, sp, #184
 3161 07e2 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3162 07e6 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3163 07e8 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3164 07ec 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 3165              	.LBB528:
 3166              	.LBB529:
1053:Src/app.c     **** 
 3167              		.loc 1 1053 39 view .LVU1007
 3168 07f0 DDED5B7A 		vldr.32	s15, [sp, #364]
 3169 07f4 9DED6D0A 		vldr.32	s0, [sp, #436]
1053:Src/app.c     **** 
 3170              		.loc 1 1053 27 view .LVU1008
 3171 07f8 DDED6C0A 		vldr.32	s1, [sp, #432]
1053:Src/app.c     **** 
 3172              		.loc 1 1053 39 view .LVU1009
 3173 07fc 30EE670A 		vsub.f32	s0, s0, s15
1053:Src/app.c     **** 
 3174              		.loc 1 1053 27 view .LVU1010
 3175 0800 DDED5A7A 		vldr.32	s15, [sp, #360]
 3176              	.LBE529:
 3177              	.LBE528:
1061:Src/app.c     ****   float max_x, max_y, min_x, min_y;
 3178              		.loc 1 1061 13 view .LVU1011
 3179 0804 8CE80F00 		stm	ip, {r0, r1, r2, r3}
1062:Src/app.c     ****   int i;
 3180              		.loc 1 1062 3 is_stmt 1 view .LVU1012
1063:Src/app.c     **** 
 3181              		.loc 1 1063 3 view .LVU1013
1065:Src/app.c     ****   min_x = min_y =  10000;
 3182              		.loc 1 1065 3 view .LVU1014
 3183              	.LVL250:
1066:Src/app.c     **** 
 3184              		.loc 1 1066 3 view .LVU1015
ARM GAS  /tmp/ccttrCR3.s 			page 119


1068:Src/app.c     **** 
 3185              		.loc 1 1068 3 view .LVU1016
 3186              	.LBB541:
 3187              	.LBI528:
1043:Src/app.c     **** {
 3188              		.loc 1 1043 14 view .LVU1017
 3189              	.LBB538:
1045:Src/app.c     ****   float rotation;
 3190              		.loc 1 1045 3 view .LVU1018
1046:Src/app.c     **** 
 3191              		.loc 1 1046 3 view .LVU1019
1048:Src/app.c     ****   y0 = lm[0].y;
 3192              		.loc 1 1048 3 view .LVU1020
1049:Src/app.c     ****   x1 = lm[9].x;
 3193              		.loc 1 1049 3 view .LVU1021
1050:Src/app.c     ****   y1 = lm[9].y;
 3194              		.loc 1 1050 3 view .LVU1022
1051:Src/app.c     **** 
 3195              		.loc 1 1051 3 view .LVU1023
1053:Src/app.c     **** 
 3196              		.loc 1 1053 3 view .LVU1024
1053:Src/app.c     **** 
 3197              		.loc 1 1053 27 is_stmt 0 view .LVU1025
 3198 0808 70EEE70A 		vsub.f32	s1, s1, s15
 3199              	.LVL251:
1053:Src/app.c     **** 
 3200              		.loc 1 1053 27 view .LVU1026
 3201 080c B1EE400A 		vneg.f32	s0, s0
 3202 0810 FFF7FEFF 		bl	atan2f
 3203              	.LVL252:
1055:Src/app.c     **** }
 3204              		.loc 1 1055 3 is_stmt 1 view .LVU1027
 3205              	.LBB530:
 3206              	.LBI530:
 252:Src/app.c     **** {
 3207              		.loc 1 252 14 view .LVU1028
 3208              	.LBB531:
 254:Src/app.c     **** }
 3209              		.loc 1 254 3 view .LVU1029
 3210              	.LBE531:
 3211              	.LBE530:
1053:Src/app.c     **** 
 3212              		.loc 1 1053 25 is_stmt 0 discriminator 1 view .LVU1030
 3213 0814 9FED787B 		vldr.64	d7, .L152
1053:Src/app.c     **** 
 3214              		.loc 1 1053 27 discriminator 1 view .LVU1031
 3215 0818 B7EEC00A 		vcvt.f64.f32	d0, s0
 3216              	.LVL253:
1053:Src/app.c     **** 
 3217              		.loc 1 1053 25 discriminator 1 view .LVU1032
 3218 081c 37EE407B 		vsub.f64	d7, d7, d0
1053:Src/app.c     **** 
 3219              		.loc 1 1053 12 discriminator 1 view .LVU1033
 3220 0820 B7EEC77B 		vcvt.f32.f64	s14, d7
 3221              	.LVL254:
 3222              	.LBB535:
 3223              	.LBB532:
ARM GAS  /tmp/ccttrCR3.s 			page 120


 254:Src/app.c     **** }
 3224              		.loc 1 254 43 view .LVU1034
 3225 0824 9FED764B 		vldr.64	d4, .L152+8
 254:Src/app.c     **** }
 3226              		.loc 1 254 16 view .LVU1035
 3227 0828 B7EEC77A 		vcvt.f64.f32	d7, s14
 3228              	.LVL255:
 254:Src/app.c     **** }
 3229              		.loc 1 254 54 view .LVU1036
 3230 082c 9FED765B 		vldr.64	d5, .L152+16
 254:Src/app.c     **** }
 3231              		.loc 1 254 43 view .LVU1037
 3232 0830 37EE044B 		vadd.f64	d4, d7, d4
 254:Src/app.c     **** }
 3233              		.loc 1 254 54 view .LVU1038
 3234 0834 84EE056B 		vdiv.f64	d6, d4, d5
 254:Src/app.c     **** }
 3235              		.loc 1 254 29 view .LVU1039
 3236 0838 B7EEC66B 		vcvt.f32.f64	s12, d6
 3237 083c BBFE466A 		vrintm.f32	s12, s12
 254:Src/app.c     **** }
 3238              		.loc 1 254 29 discriminator 1 view .LVU1040
 3239 0840 B7EEC66A 		vcvt.f64.f32	d6, s12
 254:Src/app.c     **** }
 3240              		.loc 1 254 16 discriminator 1 view .LVU1041
 3241 0844 A6EE457B 		vfms.f64	d7, d6, d5
 3242              	.LVL256:
 254:Src/app.c     **** }
 3243              		.loc 1 254 16 discriminator 1 view .LVU1042
 3244              	.LBE532:
 3245              	.LBE535:
 3246              	.LBE538:
 3247              	.LBE541:
1066:Src/app.c     **** 
 3248              		.loc 1 1066 17 view .LVU1043
 3249 0848 DFED756A 		vldr.32	s13, .L152+40
 3250              	.LBB542:
 3251              	.LBB539:
 3252              	.LBB536:
 3253              	.LBB533:
 254:Src/app.c     **** }
 3254              		.loc 1 254 16 discriminator 1 view .LVU1044
 3255 084c B7EEC77B 		vcvt.f32.f64	s14, d7
 3256              	.LBE533:
 3257              	.LBE536:
 3258              	.LBE539:
 3259              	.LBE542:
1065:Src/app.c     ****   min_x = min_y =  10000;
 3260              		.loc 1 1065 17 view .LVU1045
 3261 0850 DFED747A 		vldr.32	s15, .L152+44
 3262              	.LBB543:
 3263              	.LBB540:
 3264              	.LBB537:
 3265              	.LBB534:
 254:Src/app.c     **** }
 3266              		.loc 1 254 16 discriminator 1 view .LVU1046
 3267 0854 8DED207A 		vstr.32	s14, [sp, #128]
ARM GAS  /tmp/ccttrCR3.s 			page 121


 3268              	.LBE534:
 3269              	.LBE537:
 3270              	.LBE540:
 3271              	.LBE543:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3272              		.loc 1 1070 3 is_stmt 1 view .LVU1047
 3273              	.LVL257:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3274              		.loc 1 1070 17 discriminator 1 view .LVU1048
1066:Src/app.c     **** 
 3275              		.loc 1 1066 9 is_stmt 0 view .LVU1049
 3276 0858 B0EE666A 		vmov.f32	s12, s13
1065:Src/app.c     ****   min_x = min_y =  10000;
 3277              		.loc 1 1065 9 view .LVU1050
 3278 085c B0EE677A 		vmov.f32	s14, s15
 3279 0860 0C21     		movs	r1, #12
 3280 0862 2EAB     		add	r3, sp, #184
 3281              	.LVL258:
 3282              	.L108:
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3283              		.loc 1 1071 5 is_stmt 1 view .LVU1051
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3284              		.loc 1 1071 13 is_stmt 0 view .LVU1052
 3285 0864 53F8042B 		ldr	r2, [r3], #4
 3286 0868 5AA8     		add	r0, sp, #360
 3287              	.LVL259:
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3288              		.loc 1 1071 13 view .LVU1053
 3289 086a 00EBC202 		add	r2, r0, r2, lsl #3
 3290 086e 92ED005A 		vldr.32	s10, [r2]
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3291              		.loc 1 1072 13 view .LVU1054
 3292 0872 D2ED015A 		vldr.32	s11, [r2, #4]
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3293              		.loc 1 1071 13 discriminator 2 view .LVU1055
 3294 0876 B4EEC57A 		vcmpe.f32	s14, s10
 3295 087a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3296              		.loc 1 1072 13 discriminator 2 view .LVU1056
 3297 087e F4EEE57A 		vcmpe.f32	s15, s11
1071:Src/app.c     ****     max_y = MAX(max_y, lm[indices[i]].y);
 3298              		.loc 1 1071 13 discriminator 2 view .LVU1057
 3299 0882 37FE057A 		vselgt.f32	s14, s14, s10
 3300              	.LVL260:
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3301              		.loc 1 1072 5 is_stmt 1 view .LVU1058
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3302              		.loc 1 1072 13 is_stmt 0 discriminator 2 view .LVU1059
 3303 0886 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3304              		.loc 1 1073 13 discriminator 2 view .LVU1060
 3305 088a B4EEC56A 		vcmpe.f32	s12, s10
1072:Src/app.c     ****     min_x = MIN(min_x, lm[indices[i]].x);
 3306              		.loc 1 1072 13 discriminator 2 view .LVU1061
 3307 088e 77FEA57A 		vselgt.f32	s15, s15, s11
 3308              	.LVL261:
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
ARM GAS  /tmp/ccttrCR3.s 			page 122


 3309              		.loc 1 1073 5 is_stmt 1 view .LVU1062
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3310              		.loc 1 1073 13 is_stmt 0 discriminator 2 view .LVU1063
 3311 0892 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
1074:Src/app.c     ****   }
 3312              		.loc 1 1074 13 discriminator 2 view .LVU1064
 3313 0896 F4EEE56A 		vcmpe.f32	s13, s11
1073:Src/app.c     ****     min_y = MIN(min_y, lm[indices[i]].y);
 3314              		.loc 1 1073 13 discriminator 2 view .LVU1065
 3315 089a 58BF     		it	pl
 3316 089c B0EE456A 		vmovpl.f32	s12, s10
 3317              	.LVL262:
1074:Src/app.c     ****   }
 3318              		.loc 1 1074 5 is_stmt 1 view .LVU1066
1074:Src/app.c     ****   }
 3319              		.loc 1 1074 13 is_stmt 0 discriminator 2 view .LVU1067
 3320 08a0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3321 08a4 58BF     		it	pl
 3322 08a6 F0EE656A 		vmovpl.f32	s13, s11
 3323              	.LVL263:
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3324              		.loc 1 1070 39 is_stmt 1 discriminator 2 view .LVU1068
1070:Src/app.c     ****     max_x = MAX(max_x, lm[indices[i]].x);
 3325              		.loc 1 1070 17 discriminator 1 view .LVU1069
 3326 08aa 0139     		subs	r1, r1, #1
 3327 08ac DAD1     		bne	.L108
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3328              		.loc 1 1077 3 view .LVU1070
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3329              		.loc 1 1077 20 is_stmt 0 view .LVU1071
 3330 08ae 37EE065A 		vadd.f32	s10, s14, s12
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3331              		.loc 1 1077 29 view .LVU1072
 3332 08b2 F6EE004A 		vmov.f32	s9, #5.0e-1
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3333              		.loc 1 1078 20 view .LVU1073
 3334 08b6 77EEA65A 		vadd.f32	s11, s15, s13
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3335              		.loc 1 1077 29 view .LVU1074
 3336 08ba 25EE245A 		vmul.f32	s10, s10, s9
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3337              		.loc 1 1078 29 view .LVU1075
 3338 08be 65EEA45A 		vmul.f32	s11, s11, s9
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3339              		.loc 1 1079 19 view .LVU1076
 3340 08c2 37EE467A 		vsub.f32	s14, s14, s12
 3341              	.LVL264:
1080:Src/app.c     **** 
 3342              		.loc 1 1080 19 view .LVU1077
 3343 08c6 77EEE67A 		vsub.f32	s15, s15, s13
 3344              	.LVL265:
1080:Src/app.c     **** 
 3345              		.loc 1 1080 19 view .LVU1078
 3346 08ca 4FF0070E 		mov	lr, #7
1077:Src/app.c     ****   roi->cy = (max_y + min_y) / 2;
 3347              		.loc 1 1077 11 view .LVU1079
 3348 08ce 8DED1C5A 		vstr.32	s10, [sp, #112]
ARM GAS  /tmp/ccttrCR3.s 			page 123


1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3349              		.loc 1 1078 3 is_stmt 1 view .LVU1080
1078:Src/app.c     ****   roi->w = (max_x - min_x);
 3350              		.loc 1 1078 11 is_stmt 0 view .LVU1081
 3351 08d2 CDED1D5A 		vstr.32	s11, [sp, #116]
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3352              		.loc 1 1079 3 is_stmt 1 view .LVU1082
1079:Src/app.c     ****   roi->h = (max_y - min_y);
 3353              		.loc 1 1079 10 is_stmt 0 view .LVU1083
 3354 08d6 8DED1E7A 		vstr.32	s14, [sp, #120]
1080:Src/app.c     **** 
 3355              		.loc 1 1080 3 is_stmt 1 view .LVU1084
1080:Src/app.c     **** 
 3356              		.loc 1 1080 10 is_stmt 0 view .LVU1085
 3357 08da CDED1F7A 		vstr.32	s15, [sp, #124]
1082:Src/app.c     ****   next_pd->y_center = roi->cy;
 3358              		.loc 1 1082 3 is_stmt 1 view .LVU1086
1082:Src/app.c     ****   next_pd->y_center = roi->cy;
 3359              		.loc 1 1082 21 is_stmt 0 view .LVU1087
 3360 08de 8DED225A 		vstr.32	s10, [sp, #136]
1083:Src/app.c     ****   next_pd->width = roi->w;
 3361              		.loc 1 1083 3 is_stmt 1 view .LVU1088
1083:Src/app.c     ****   next_pd->width = roi->w;
 3362              		.loc 1 1083 21 is_stmt 0 view .LVU1089
 3363 08e2 CDED235A 		vstr.32	s11, [sp, #140]
1084:Src/app.c     ****   next_pd->height = roi->h;
 3364              		.loc 1 1084 3 is_stmt 1 view .LVU1090
1084:Src/app.c     ****   next_pd->height = roi->h;
 3365              		.loc 1 1084 18 is_stmt 0 view .LVU1091
 3366 08e6 8DED247A 		vstr.32	s14, [sp, #144]
1085:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 3367              		.loc 1 1085 3 is_stmt 1 view .LVU1092
1085:Src/app.c     ****   for (i = 0; i < AI_PD_MODEL_PP_NB_KEYPOINTS; i++) {
 3368              		.loc 1 1085 19 is_stmt 0 view .LVU1093
 3369 08ea CDED257A 		vstr.32	s15, [sp, #148]
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3370              		.loc 1 1086 3 is_stmt 1 view .LVU1094
 3371              	.LVL266:
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3372              		.loc 1 1086 17 discriminator 1 view .LVU1095
 3373 08ee 4EF001E0 		dls	lr, lr
 3374 08f2 269A     		ldr	r2, [sp, #152]
 3375 08f4 27AB     		add	r3, sp, #156
 3376              	.LVL267:
 3377              	.L109:
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3378              		.loc 1 1087 5 view .LVU1096
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3379              		.loc 1 1087 41 is_stmt 0 view .LVU1097
 3380 08f6 53F8041B 		ldr	r1, [r3], #4
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3381              		.loc 1 1087 28 view .LVU1098
 3382 08fa 5AA8     		add	r0, sp, #360
 3383              	.LVL268:
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3384              		.loc 1 1087 28 view .LVU1099
 3385 08fc 00EBC101 		add	r1, r0, r1, lsl #3
ARM GAS  /tmp/ccttrCR3.s 			page 124


1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3386              		.loc 1 1087 24 view .LVU1100
 3387 0900 0868     		ldr	r0, [r1]	@ float
 3388              	.LVL269:
1088:Src/app.c     ****   }
 3389              		.loc 1 1088 24 view .LVU1101
 3390 0902 4968     		ldr	r1, [r1, #4]	@ float
1087:Src/app.c     ****     next_pd->pKps[i].y = lm[pd_to_ld_idx[i]].y;
 3391              		.loc 1 1087 24 view .LVU1102
 3392 0904 1060     		str	r0, [r2]	@ float
1088:Src/app.c     ****   }
 3393              		.loc 1 1088 5 is_stmt 1 view .LVU1103
1088:Src/app.c     ****   }
 3394              		.loc 1 1088 24 is_stmt 0 view .LVU1104
 3395 0906 5160     		str	r1, [r2, #4]	@ float
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3396              		.loc 1 1086 49 is_stmt 1 discriminator 3 view .LVU1105
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3397              		.loc 1 1086 17 discriminator 1 view .LVU1106
 3398 0908 0832     		adds	r2, r2, #8
 3399 090a 0FF00DC0 		le	lr, .L109
 3400              	.LVL270:
1086:Src/app.c     ****     next_pd->pKps[i].x = lm[pd_to_ld_idx[i]].x;
 3401              		.loc 1 1086 17 is_stmt 0 discriminator 1 view .LVU1107
 3402              	.LBE527:
 3403              	.LBE526:
1105:Src/app.c     **** 
 3404              		.loc 1 1105 3 is_stmt 1 view .LVU1108
 3405 090e B0EE001A 		vmov.f32	s2, #2.0e+0
 3406 0912 1CA8     		add	r0, sp, #112
 3407 0914 F0EE410A 		vmov.f32	s1, s2
 3408 0918 9FED430A 		vldr.32	s0, .L152+48
 3409 091c FFF7FEFF 		bl	roi_shift_and_scale.constprop.0
 3410              	.LVL271:
1112:Src/app.c     **** }
 3411              		.loc 1 1112 3 view .LVU1109
1112:Src/app.c     **** }
 3412              		.loc 1 1112 9 is_stmt 0 view .LVU1110
 3413 0920 1CAD     		add	r5, sp, #112
 3414 0922 0DF15C0C 		add	ip, sp, #92
 3415 0926 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3416 0928 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3417 092c 2B68     		ldr	r3, [r5]
 3418 092e CCF80030 		str	r3, [ip]
 3419              	.L98:
 3420              	.LBE525:
 3421              	.LBE524:
1184:Src/app.c     ****     } else {
 3422              		.loc 1 1184 7 is_stmt 1 view .LVU1111
1184:Src/app.c     ****     } else {
 3423              		.loc 1 1184 15 is_stmt 0 view .LVU1112
 3424 0932 FFF7FEFF 		bl	HAL_GetTick
 3425              	.LVL272:
1184:Src/app.c     ****     } else {
 3426              		.loc 1 1184 13 discriminator 1 view .LVU1113
 3427 0936 059B     		ldr	r3, [sp, #20]
 3428 0938 C01A     		subs	r0, r0, r3
ARM GAS  /tmp/ccttrCR3.s 			page 125


 3429              	.LVL273:
 3430              	.L88:
1188:Src/app.c     **** 
 3431              		.loc 1 1188 5 is_stmt 1 view .LVU1114
1188:Src/app.c     **** 
 3432              		.loc 1 1188 60 is_stmt 0 view .LVU1115
 3433 093a 07EE900A 		vmov	s15, r0	@ int
 3434 093e F8EE677A 		vcvt.f32.u32	s15, s15
 3435 0942 E9EE8B7A 		vfma.f32	s15, s19, s22
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3436              		.loc 1 1191 11 view .LVU1116
 3437 0946 394D     		ldr	r5, .L152+52
 3438 0948 4FF0FF31 		mov	r1, #-1
 3439 094c 686D     		ldr	r0, [r5, #84]
 3440              	.LVL274:
1188:Src/app.c     **** 
 3441              		.loc 1 1188 20 view .LVU1117
 3442 094e 67EEAA9A 		vmul.f32	s19, s15, s21
 3443              	.LVL275:
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3444              		.loc 1 1191 5 is_stmt 1 view .LVU1118
1191:Src/app.c     ****     assert(ret == pdTRUE);
 3445              		.loc 1 1191 11 is_stmt 0 view .LVU1119
 3446 0952 FFF7FEFF 		bl	xQueueSemaphoreTake
 3447              	.LVL276:
1192:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
 3448              		.loc 1 1192 5 is_stmt 1 view .LVU1120
 3449 0956 0128     		cmp	r0, #1
 3450 0958 05D0     		beq	.L110
1192:Src/app.c     ****     disp.info.pd_ms = is_tracking ? 0 : (int)pd_filtered_ms;
 3451              		.loc 1 1192 5 is_stmt 0 discriminator 1 view .LVU1121
 3452 095a 4FF49561 		mov	r1, #1192
 3453 095e 344B     		ldr	r3, .L152+56
 3454 0960 344A     		ldr	r2, .L152+60
 3455 0962 FFF76BBB 		b	.L147
 3456              	.L110:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3457              		.loc 1 1193 5 is_stmt 1 view .LVU1122
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3458              		.loc 1 1193 39 is_stmt 0 view .LVU1123
 3459 0966 002C     		cmp	r4, #0
 3460 0968 39D1     		bne	.L120
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3461              		.loc 1 1193 41 discriminator 1 view .LVU1124
 3462 096a FDEECA7A 		vcvt.s32.f32	s15, s20
 3463 096e 17EE903A 		vmov	r3, s15	@ int
 3464              	.L111:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3465              		.loc 1 1193 21 discriminator 4 view .LVU1125
 3466 0972 C5F8AC30 		str	r3, [r5, #172]
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3467              		.loc 1 1194 5 is_stmt 1 view .LVU1126
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3468              		.loc 1 1194 57 is_stmt 0 discriminator 2 view .LVU1127
 3469 0976 2346     		mov	r3, r4
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3470              		.loc 1 1194 57 view .LVU1128
ARM GAS  /tmp/ccttrCR3.s 			page 126


 3471 0978 1CB1     		cbz	r4, .L112
 3472              	.LVL277:
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3473              		.loc 1 1194 37 discriminator 1 view .LVU1129
 3474 097a FDEEE97A 		vcvt.s32.f32	s15, s19
 3475 097e 17EE903A 		vmov	r3, s15	@ int
 3476              	.LVL278:
 3477              	.L112:
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3478              		.loc 1 1197 43 view .LVU1130
 3479 0982 5899     		ldr	r1, [sp, #352]
1194:Src/app.c     ****     disp.info.nn_period_ms = nn_period_filtered_ms;
 3480              		.loc 1 1194 21 discriminator 4 view .LVU1131
 3481 0984 C5F8B030 		str	r3, [r5, #176]
1195:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
 3482              		.loc 1 1195 5 is_stmt 1 view .LVU1132
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3483              		.loc 1 1197 27 is_stmt 0 view .LVU1133
 3484 0988 0B68     		ldr	r3, [r1]	@ float
1199:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
 3485              		.loc 1 1199 5 view .LVU1134
 3486 098a 2B48     		ldr	r0, .L152+64
 3487              	.LVL279:
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3488              		.loc 1 1197 27 view .LVU1135
 3489 098c C5F8C830 		str	r3, [r5, #200]	@ float
1195:Src/app.c     ****     disp.info.pd_hand_nb = is_tracking;
 3490              		.loc 1 1195 28 view .LVU1136
 3491 0990 85ED2A9A 		vstr.32	s18, [r5, #168]
1196:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
 3492              		.loc 1 1196 5 is_stmt 1 view .LVU1137
1196:Src/app.c     ****     disp.info.pd_max_prob = pd_info.pd_out.pOutData[0].prob;
 3493              		.loc 1 1196 26 is_stmt 0 view .LVU1138
 3494 0994 C5F8C440 		str	r4, [r5, #196]
1197:Src/app.c     ****     disp.info.hands[0].is_valid = is_tracking;
 3495              		.loc 1 1197 5 is_stmt 1 view .LVU1139
1198:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
 3496              		.loc 1 1198 5 view .LVU1140
1198:Src/app.c     ****     copy_pd_box(&disp.info.hands[0].pd_hands, &pd_info.pd_out.pOutData[0]);
 3497              		.loc 1 1198 33 is_stmt 0 view .LVU1141
 3498 0998 C5F8CC40 		str	r4, [r5, #204]
1199:Src/app.c     ****     disp.info.hands[0].roi = rois[0];
 3499              		.loc 1 1199 5 is_stmt 1 view .LVU1142
 3500 099c FFF7FEFF 		bl	copy_pd_box
 3501              	.LVL280:
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3502              		.loc 1 1200 5 view .LVU1143
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3503              		.loc 1 1200 28 is_stmt 0 view .LVU1144
 3504 09a0 DFF89CC0 		ldr	ip, .L152+72
 3505 09a4 DFF894E0 		ldr	lr, .L152+68
 3506 09a8 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 3507 09ac ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3508 09b0 6046     		mov	r0, ip
 3509 09b2 DEF80030 		ldr	r3, [lr]
1202:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 3510              		.loc 1 1202 42 view .LVU1145
ARM GAS  /tmp/ccttrCR3.s 			page 127


 3511 09b6 A822     		movs	r2, #168
 3512 09b8 1749     		ldr	r1, .L152+32
1200:Src/app.c     ****     for (j = 0; j < LD_LANDMARK_NB; j++)
 3513              		.loc 1 1200 28 view .LVU1146
 3514 09ba 40F8043B 		str	r3, [r0], #4
1201:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
 3515              		.loc 1 1201 5 is_stmt 1 view .LVU1147
 3516              	.LVL281:
1201:Src/app.c     ****       disp.info.hands[0].ld_landmarks[j] = ld_landmarks[0][j];
 3517              		.loc 1 1201 19 discriminator 1 view .LVU1148
1202:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 3518              		.loc 1 1202 42 is_stmt 0 view .LVU1149
 3519 09be FFF7FEFF 		bl	memcpy
 3520              	.LVL282:
1203:Src/app.c     ****     assert(ret == pdTRUE);
 3521              		.loc 1 1203 5 is_stmt 1 view .LVU1150
1203:Src/app.c     ****     assert(ret == pdTRUE);
 3522              		.loc 1 1203 11 is_stmt 0 view .LVU1151
 3523 09c2 0023     		movs	r3, #0
 3524 09c4 686D     		ldr	r0, [r5, #84]
 3525 09c6 1A46     		mov	r2, r3
 3526 09c8 1946     		mov	r1, r3
 3527 09ca FFF7FEFF 		bl	xQueueGenericSend
 3528              	.LVL283:
1204:Src/app.c     **** 
 3529              		.loc 1 1204 5 is_stmt 1 view .LVU1152
 3530 09ce 0128     		cmp	r0, #1
 3531 09d0 07D0     		beq	.L113
1204:Src/app.c     **** 
 3532              		.loc 1 1204 5 is_stmt 0 discriminator 1 view .LVU1153
 3533 09d2 40F2B441 		movw	r1, #1204
 3534 09d6 164B     		ldr	r3, .L152+56
 3535 09d8 164A     		ldr	r2, .L152+60
 3536 09da FFF72FBB 		b	.L147
 3537              	.L120:
1193:Src/app.c     ****     disp.info.hl_ms = is_tracking ? (int)ld_filtered_ms : 0;
 3538              		.loc 1 1193 39 discriminator 2 view .LVU1154
 3539 09de 0023     		movs	r3, #0
 3540 09e0 C7E7     		b	.L111
 3541              	.L113:
1207:Src/app.c     ****   }
 3542              		.loc 1 1207 5 is_stmt 1 view .LVU1155
 3543 09e2 0023     		movs	r3, #0
 3544 09e4 2868     		ldr	r0, [r5]
 3545              	.LVL284:
1207:Src/app.c     ****   }
 3546              		.loc 1 1207 5 is_stmt 0 view .LVU1156
 3547 09e6 1A46     		mov	r2, r3
 3548 09e8 1946     		mov	r1, r3
 3549 09ea FFF7FEFF 		bl	xQueueGenericSend
 3550              	.LVL285:
 3551              	.LBE544:
1151:Src/app.c     ****   {
 3552              		.loc 1 1151 9 is_stmt 1 view .LVU1157
 3553              	.LBB545:
1157:Src/app.c     ****     nn_period_ms = nn_period[1] - nn_period[0];
 3554              		.loc 1 1157 18 is_stmt 0 discriminator 1 view .LVU1158
ARM GAS  /tmp/ccttrCR3.s 			page 128


 3555 09ee 029D     		ldr	r5, [sp, #8]
 3556              	.LBE545:
1152:Src/app.c     ****     uint8_t *capture_buffer;
 3557              		.loc 1 1152 3 view .LVU1159
 3558 09f0 FFF7F7BB 		b	.L114
 3559              	.L153:
 3560 09f4 AFF30080 		.align	3
 3561              	.L152:
 3562 09f8 182D4454 		.word	1413754136
 3563 09fc FB21F93F 		.word	1073291771
 3564 0a00 182D4454 		.word	1413754136
 3565 0a04 FB210940 		.word	1074340347
 3566 0a08 182D4454 		.word	1413754136
 3567 0a0c FB211940 		.word	1075388923
 3568 0a10 00ED00E0 		.word	-536810240
 3569 0a14 00000000 		.word	NN_Instance_hand_landmark
 3570 0a18 00000000 		.word	ld_landmarks
 3571 0a1c 30000000 		.word	.LANCHOR0+48
 3572 0a20 00401C46 		.word	1176256512
 3573 0a24 00401CC6 		.word	-971227136
 3574 0a28 CDCCCCBD 		.word	-1110651699
 3575 0a2c 00000000 		.word	disp
 3576 0a30 00000000 		.word	.LC4
 3577 0a34 00000000 		.word	__func__.13
 3578 0a38 D0000000 		.word	disp+208
 3579 0a3c 00000000 		.word	rois
 3580 0a40 E8000000 		.word	disp+232
 3581              		.cfi_endproc
 3582              	.LFE7401:
 3584              		.section	.text.display_hand,"ax",%progbits
 3585              		.align	1
 3586              		.global	display_hand
 3587              		.syntax unified
 3588              		.thumb
 3589              		.thumb_func
 3591              	display_hand:
 3592              	.LVL286:
 3593              	.LFB7389:
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3594              		.loc 1 738 1 is_stmt 1 view -0
 3595              		.cfi_startproc
 3596              		@ args = 0, pretend = 0, frame = 72
 3597              		@ frame_needed = 0, uses_anonymous_args = 0
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3598              		.loc 1 739 3 view .LVU1161
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3599              		.loc 1 738 1 is_stmt 0 view .LVU1162
 3600 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3601              		.cfi_def_cfa_offset 32
 3602              		.cfi_offset 4, -32
 3603              		.cfi_offset 5, -28
 3604              		.cfi_offset 6, -24
 3605              		.cfi_offset 7, -20
 3606              		.cfi_offset 8, -16
 3607              		.cfi_offset 9, -12
 3608              		.cfi_offset 10, -8
 3609              		.cfi_offset 14, -4
ARM GAS  /tmp/ccttrCR3.s 			page 129


 3610 0004 2DED048B 		vpush.64	{d8, d9}
 3611              		.cfi_def_cfa_offset 48
 3612              		.cfi_offset 80, -48
 3613              		.cfi_offset 81, -44
 3614              		.cfi_offset 82, -40
 3615              		.cfi_offset 83, -36
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3616              		.loc 1 739 6 view .LVU1163
 3617 0008 8369     		ldr	r3, [r0, #24]
 738:Src/app.c     ****   if (info->is_pd_displayed) {
 3618              		.loc 1 738 1 view .LVU1164
 3619 000a 0546     		mov	r5, r0
 3620 000c 0C46     		mov	r4, r1
 3621 000e 94B0     		sub	sp, sp, #80
 3622              		.cfi_def_cfa_offset 128
 739:Src/app.c     ****     display_pd_hand(&hand->pd_hands);
 3623              		.loc 1 739 6 view .LVU1165
 3624 0010 002B     		cmp	r3, #0
 3625 0012 00F0FD80 		beq	.L155
 740:Src/app.c     ****     display_roi(&hand->roi);
 3626              		.loc 1 740 5 is_stmt 1 view .LVU1166
 3627              	.LVL287:
 3628              	.LBB557:
 3629              	.LBI557:
 597:Src/app.c     **** {
 3630              		.loc 1 597 13 view .LVU1167
 3631              	.LBB558:
 599:Src/app.c     ****   int x0, y0;
 3632              		.loc 1 599 3 view .LVU1168
 600:Src/app.c     ****   int x1, y1;
 3633              		.loc 1 600 3 view .LVU1169
 601:Src/app.c     ****   int w, h;
 3634              		.loc 1 601 3 view .LVU1170
 602:Src/app.c     ****   int i;
 3635              		.loc 1 602 3 view .LVU1171
 603:Src/app.c     **** 
 3636              		.loc 1 603 3 view .LVU1172
 606:Src/app.c     ****   yc = (int)hand->y_center;
 3637              		.loc 1 606 3 view .LVU1173
 606:Src/app.c     ****   yc = (int)hand->y_center;
 3638              		.loc 1 606 6 is_stmt 0 view .LVU1174
 3639 0016 D1ED027A 		vldr.32	s15, [r1, #8]
 3640 001a FDEEE77A 		vcvt.s32.f32	s15, s15
 3641 001e 17EE900A 		vmov	r0, s15	@ int
 3642              	.LVL288:
 607:Src/app.c     ****   w = (int)hand->width;
 3643              		.loc 1 607 3 is_stmt 1 view .LVU1175
 607:Src/app.c     ****   w = (int)hand->width;
 3644              		.loc 1 607 6 is_stmt 0 view .LVU1176
 3645 0022 D1ED037A 		vldr.32	s15, [r1, #12]
 3646 0026 FDEEE77A 		vcvt.s32.f32	s15, s15
 3647 002a 17EE901A 		vmov	r1, s15	@ int
 3648              	.LVL289:
 608:Src/app.c     ****   h = (int)hand->height;
 3649              		.loc 1 608 3 is_stmt 1 view .LVU1177
 609:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 3650              		.loc 1 609 3 view .LVU1178
ARM GAS  /tmp/ccttrCR3.s 			page 130


 609:Src/app.c     ****   x0 = xc - (w + 1) / 2;
 3651              		.loc 1 609 5 is_stmt 0 view .LVU1179
 3652 002e D4ED057A 		vldr.32	s15, [r4, #20]
 3653 0032 FDEEE77A 		vcvt.s32.f32	s15, s15
 3654 0036 17EE903A 		vmov	r3, s15	@ int
 3655              	.LVL290:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3656              		.loc 1 610 3 is_stmt 1 view .LVU1180
 608:Src/app.c     ****   h = (int)hand->height;
 3657              		.loc 1 608 5 is_stmt 0 view .LVU1181
 3658 003a D4ED047A 		vldr.32	s15, [r4, #16]
 3659 003e FDEEE77A 		vcvt.s32.f32	s15, s15
 3660 0042 17EE902A 		vmov	r2, s15	@ int
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3661              		.loc 1 610 16 view .LVU1182
 3662 0046 0132     		adds	r2, r2, #1
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3663              		.loc 1 610 21 view .LVU1183
 3664 0048 02EBD272 		add	r2, r2, r2, lsr #31
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3665              		.loc 1 611 16 view .LVU1184
 3666 004c 0133     		adds	r3, r3, #1
 3667              	.LVL291:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3668              		.loc 1 610 21 view .LVU1185
 3669 004e 5210     		asrs	r2, r2, #1
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3670              		.loc 1 611 21 view .LVU1186
 3671 0050 03EBD373 		add	r3, r3, r3, lsr #31
 3672              	.LVL292:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3673              		.loc 1 610 21 view .LVU1187
 3674 0054 5242     		rsbs	r2, r2, #0
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3675              		.loc 1 611 21 view .LVU1188
 3676 0056 5B10     		asrs	r3, r3, #1
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3677              		.loc 1 610 11 view .LVU1189
 3678 0058 8618     		adds	r6, r0, r2
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3679              		.loc 1 611 21 view .LVU1190
 3680 005a 5B42     		rsbs	r3, r3, #0
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3681              		.loc 1 612 6 view .LVU1191
 3682 005c 801A     		subs	r0, r0, r2
 3683              	.LVL293:
 610:Src/app.c     ****   y0 = yc - (h + 1) / 2;
 3684              		.loc 1 610 6 view .LVU1192
 3685 005e 0296     		str	r6, [sp, #8]
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3686              		.loc 1 611 3 is_stmt 1 view .LVU1193
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3687              		.loc 1 611 11 is_stmt 0 view .LVU1194
 3688 0060 CE18     		adds	r6, r1, r3
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3689              		.loc 1 613 6 view .LVU1195
 3690 0062 C91A     		subs	r1, r1, r3
ARM GAS  /tmp/ccttrCR3.s 			page 131


 3691              	.LVL294:
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3692              		.loc 1 612 6 view .LVU1196
 3693 0064 0490     		str	r0, [sp, #16]
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3694              		.loc 1 613 6 view .LVU1197
 3695 0066 0C91     		str	r1, [sp, #48]
 614:Src/app.c     ****   clamp_point(&x1, &y1);
 3696              		.loc 1 614 3 view .LVU1198
 3697 0068 02A8     		add	r0, sp, #8
 3698 006a 03A9     		add	r1, sp, #12
 611:Src/app.c     ****   x1 = xc + (w + 1) / 2;
 3699              		.loc 1 611 6 view .LVU1199
 3700 006c 0396     		str	r6, [sp, #12]
 612:Src/app.c     ****   y1 = yc + (h + 1) / 2;
 3701              		.loc 1 612 3 is_stmt 1 view .LVU1200
 613:Src/app.c     ****   clamp_point(&x0, &y0);
 3702              		.loc 1 613 3 view .LVU1201
 614:Src/app.c     ****   clamp_point(&x1, &y1);
 3703              		.loc 1 614 3 view .LVU1202
 3704 006e FFF7FEFF 		bl	clamp_point
 3705              	.LVL295:
 615:Src/app.c     ****   UTIL_LCD_DrawRect(x0, y0, x1 - x0, y1 - y0, UTIL_LCD_COLOR_GREEN);
 3706              		.loc 1 615 3 view .LVU1203
 3707 0072 0CA9     		add	r1, sp, #48
 3708 0074 04A8     		add	r0, sp, #16
 3709 0076 FFF7FEFF 		bl	clamp_point
 3710              	.LVL296:
 616:Src/app.c     **** 
 3711              		.loc 1 616 3 view .LVU1204
 3712 007a DDE90201 		ldrd	r0, r1, [sp, #8]
 3713 007e 4FF0FF23 		mov	r3, #-16711936
 3714 0082 049A     		ldr	r2, [sp, #16]
 3715 0084 0093     		str	r3, [sp]
 3716 0086 0C9B     		ldr	r3, [sp, #48]
 3717 0088 121A     		subs	r2, r2, r0
 3718 008a 5B1A     		subs	r3, r3, r1
 3719 008c FFF7FEFF 		bl	UTIL_LCD_DrawRect
 3720              	.LVL297:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3721              		.loc 1 619 3 view .LVU1205
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3722              		.loc 1 619 17 discriminator 1 view .LVU1206
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3723              		.loc 1 619 10 is_stmt 0 view .LVU1207
 3724 0090 0026     		movs	r6, #0
 3725              	.LBB559:
 620:Src/app.c     **** 
 3726              		.loc 1 620 62 discriminator 3 view .LVU1208
 3727 0092 DFF8A081 		ldr	r8, .L175+4
 3728 0096 664F     		ldr	r7, .L175
 3729              	.LVL298:
 3730              	.L157:
 620:Src/app.c     **** 
 3731              		.loc 1 620 5 is_stmt 1 view .LVU1209
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3732              		.loc 1 622 25 is_stmt 0 view .LVU1210
ARM GAS  /tmp/ccttrCR3.s 			page 132


 3733 0098 A269     		ldr	r2, [r4, #24]
 620:Src/app.c     **** 
 3734              		.loc 1 620 62 discriminator 3 view .LVU1211
 3735 009a 36F00203 		bics	r3, r6, #2
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3736              		.loc 1 622 25 view .LVU1212
 3737 009e 02EBC602 		add	r2, r2, r6, lsl #3
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3738              		.loc 1 622 10 view .LVU1213
 3739 00a2 D2ED007A 		vldr.32	s15, [r2]
 3740 00a6 FDEEE77A 		vcvt.s32.f32	s15, s15
 3741 00aa CDED027A 		vstr.32	s15, [sp, #8]	@ int
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3742              		.loc 1 623 10 view .LVU1214
 3743 00ae D2ED017A 		vldr.32	s15, [r2, #4]
 620:Src/app.c     **** 
 3744              		.loc 1 620 62 discriminator 3 view .LVU1215
 3745 00b2 0CBF     		ite	eq
 3746 00b4 C146     		moveq	r9, r8
 3747 00b6 B946     		movne	r9, r7
 3748              	.LVL299:
 622:Src/app.c     ****     y0 = (int)hand->pKps[i].y;
 3749              		.loc 1 622 5 is_stmt 1 view .LVU1216
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3750              		.loc 1 623 5 view .LVU1217
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3751              		.loc 1 623 10 is_stmt 0 view .LVU1218
 3752 00b8 FDEEE77A 		vcvt.s32.f32	s15, s15
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3753              		.loc 1 624 5 view .LVU1219
 3754 00bc 03A9     		add	r1, sp, #12
 3755 00be 02A8     		add	r0, sp, #8
 623:Src/app.c     ****     clamp_point(&x0, &y0);
 3756              		.loc 1 623 10 view .LVU1220
 3757 00c0 CDED037A 		vstr.32	s15, [sp, #12]	@ int
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3758              		.loc 1 624 5 is_stmt 1 view .LVU1221
 3759              	.LBE559:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3760              		.loc 1 619 23 is_stmt 0 discriminator 2 view .LVU1222
 3761 00c4 0136     		adds	r6, r6, #1
 3762              	.LVL300:
 3763              	.LBB560:
 624:Src/app.c     ****     UTIL_LCD_FillCircle(x0, y0, 2, color);
 3764              		.loc 1 624 5 view .LVU1223
 3765 00c6 FFF7FEFF 		bl	clamp_point
 3766              	.LVL301:
 625:Src/app.c     ****   }
 3767              		.loc 1 625 5 is_stmt 1 view .LVU1224
 3768 00ca DDE90201 		ldrd	r0, r1, [sp, #8]
 3769 00ce 4B46     		mov	r3, r9
 3770 00d0 0222     		movs	r2, #2
 3771 00d2 FFF7FEFF 		bl	UTIL_LCD_FillCircle
 3772              	.LVL302:
 3773              	.LBE560:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3774              		.loc 1 619 23 discriminator 2 view .LVU1225
ARM GAS  /tmp/ccttrCR3.s 			page 133


 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3775              		.loc 1 619 17 discriminator 1 view .LVU1226
 3776 00d6 072E     		cmp	r6, #7
 3777 00d8 DED1     		bne	.L157
 3778              	.LVL303:
 619:Src/app.c     ****     uint32_t color = (i != 0 && i != 2) ? UTIL_LCD_COLOR_RED : UTIL_LCD_COLOR_BLUE;
 3779              		.loc 1 619 17 is_stmt 0 discriminator 1 view .LVU1227
 3780              	.LBE558:
 3781              	.LBE557:
 741:Src/app.c     ****   }
 3782              		.loc 1 741 5 is_stmt 1 view .LVU1228
 3783              	.LBB561:
 3784              	.LBI561:
 674:Src/app.c     **** {
 3785              		.loc 1 674 13 view .LVU1229
 3786              	.LBB562:
 676:Src/app.c     ****   int corners[4][2];
 3787              		.loc 1 676 3 view .LVU1230
 677:Src/app.c     ****   int is_clamp;
 3788              		.loc 1 677 3 view .LVU1231
 678:Src/app.c     ****   int i;
 3789              		.loc 1 678 3 view .LVU1232
 679:Src/app.c     **** 
 3790              		.loc 1 679 3 view .LVU1233
 682:Src/app.c     **** 
 3791              		.loc 1 682 3 view .LVU1234
 3792              	.LBB563:
 3793              	.LBI563:
 638:Src/app.c     **** {
 3794              		.loc 1 638 13 view .LVU1235
 3795              	.LBB564:
 640:Src/app.c     ****     {-roi->w / 2, -roi->h / 2},
 3796              		.loc 1 640 3 view .LVU1236
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3797              		.loc 1 641 14 is_stmt 0 view .LVU1237
 3798 00da F6EE006A 		vmov.f32	s13, #5.0e-1
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3799              		.loc 1 641 6 view .LVU1238
 3800 00de D4ED097A 		vldr.32	s15, [r4, #36]
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3801              		.loc 1 641 19 view .LVU1239
 3802 00e2 94ED0A7A 		vldr.32	s14, [r4, #40]
 3803              	.LBB565:
 3804              	.LBB566:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3805              		.loc 1 634 11 view .LVU1240
 3806 00e6 94ED0B9A 		vldr.32	s18, [r4, #44]
 3807              	.LBE566:
 3808              	.LBE565:
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3809              		.loc 1 641 14 view .LVU1241
 3810 00ea 67EEE67A 		vnmul.f32	s15, s15, s13
 3811              	.LVL304:
 641:Src/app.c     ****     { roi->w / 2, -roi->h / 2},
 3812              		.loc 1 641 27 view .LVU1242
 3813 00ee 27EE667A 		vnmul.f32	s14, s14, s13
 3814              	.LVL305:
ARM GAS  /tmp/ccttrCR3.s 			page 134


 3815              	.LBB572:
 3816              	.LBB567:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3817              		.loc 1 634 11 view .LVU1243
 3818 00f2 B7EEC99A 		vcvt.f64.f32	d9, s18
 3819 00f6 B1EE676A 		vneg.f32	s12, s15
 3820              	.LVL306:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3821              		.loc 1 634 11 view .LVU1244
 3822 00fa F1EE476A 		vneg.f32	s13, s14
 3823              	.LVL307:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3824              		.loc 1 634 11 view .LVU1245
 3825              	.LBE567:
 3826              	.LBE572:
 646:Src/app.c     **** 
 3827              		.loc 1 646 3 is_stmt 1 view .LVU1246
 648:Src/app.c     ****   /* rotate */
 3828              		.loc 1 648 3 view .LVU1247
 3829              	.LBB573:
 3830              	.LBB568:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3831              		.loc 1 634 11 is_stmt 0 view .LVU1248
 3832 00fe B0EE490B 		vmov.f64	d0, d9
 3833              	.LBE568:
 3834              	.LBE573:
 648:Src/app.c     ****   /* rotate */
 3835              		.loc 1 648 3 view .LVU1249
 3836 0102 CDED047A 		vstr.32	s15, [sp, #16]
 3837 0106 8DED057A 		vstr.32	s14, [sp, #20]
 3838 010a 8DED066A 		vstr.32	s12, [sp, #24]
 3839 010e 8DED077A 		vstr.32	s14, [sp, #28]
 3840 0112 8DED086A 		vstr.32	s12, [sp, #32]
 3841 0116 CDED096A 		vstr.32	s13, [sp, #36]
 3842 011a CDED0A7A 		vstr.32	s15, [sp, #40]
 3843 011e CDED0B6A 		vstr.32	s13, [sp, #44]
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3844              		.loc 1 650 3 is_stmt 1 view .LVU1250
 3845              	.LVL308:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3846              		.loc 1 650 17 discriminator 1 view .LVU1251
 3847              	.LBB574:
 3848              	.LBB569:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3849              		.loc 1 634 11 is_stmt 0 view .LVU1252
 3850 0122 FFF7FEFF 		bl	cos
 3851              	.LVL309:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3852              		.loc 1 634 11 view .LVU1253
 3853 0126 B0EE408B 		vmov.f64	d8, d0
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3854              		.loc 1 634 31 discriminator 1 view .LVU1254
 3855 012a B0EE490B 		vmov.f64	d0, d9
 3856 012e FFF7FEFF 		bl	sin
 3857              	.LVL310:
 3858              	.LBE569:
 3859              	.LBE574:
ARM GAS  /tmp/ccttrCR3.s 			page 135


 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3860              		.loc 1 650 10 view .LVU1255
 3861 0132 4FF0040E 		mov	lr, #4
 3862 0136 0DF11009 		add	r9, sp, #16
 3863              	.LVL311:
 3864              	.LBB575:
 3865              	.LBB570:
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3866              		.loc 1 634 31 discriminator 1 view .LVU1256
 3867 013a 4B46     		mov	r3, r9
 3868              	.LBE570:
 3869              	.LBE575:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3870              		.loc 1 650 10 view .LVU1257
 3871 013c 4EF001E0 		dls	lr, lr
 3872              	.LVL312:
 3873              	.L158:
 651:Src/app.c     **** 
 3874              		.loc 1 651 5 is_stmt 1 view .LVU1258
 3875              	.LBB576:
 3876              	.LBI565:
 629:Src/app.c     **** {
 3877              		.loc 1 629 13 view .LVU1259
 3878              	.LBB571:
 631:Src/app.c     ****   float y = pt[1];
 3879              		.loc 1 631 3 view .LVU1260
 632:Src/app.c     **** 
 3880              		.loc 1 632 3 view .LVU1261
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3881              		.loc 1 634 3 view .LVU1262
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3882              		.loc 1 634 45 is_stmt 0 discriminator 2 view .LVU1263
 3883 0140 93ED017A 		vldr.32	s14, [r3, #4]
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3884              		.loc 1 634 25 discriminator 1 view .LVU1264
 3885 0144 93ED005A 		vldr.32	s10, [r3]
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3886              		.loc 1 634 45 discriminator 2 view .LVU1265
 3887 0148 B7EEC77A 		vcvt.f64.f32	d7, s14
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3888              		.loc 1 634 25 discriminator 1 view .LVU1266
 3889 014c B7EEC55A 		vcvt.f64.f32	d5, s10
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3890              		.loc 1 634 29 discriminator 2 view .LVU1267
 3891 0150 27EE406B 		vnmul.f64	d6, d7, d0
 635:Src/app.c     **** }
 3892              		.loc 1 635 45 discriminator 2 view .LVU1268
 3893 0154 28EE077B 		vmul.f64	d7, d8, d7
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3894              		.loc 1 634 29 discriminator 2 view .LVU1269
 3895 0158 A8EE056B 		vfma.f64	d6, d8, d5
 635:Src/app.c     **** }
 3896              		.loc 1 635 29 discriminator 2 view .LVU1270
 3897 015c A5EE007B 		vfma.f64	d7, d5, d0
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3898              		.loc 1 634 29 discriminator 2 view .LVU1271
 3899 0160 B7EEC66B 		vcvt.f32.f64	s12, d6
ARM GAS  /tmp/ccttrCR3.s 			page 136


 635:Src/app.c     **** }
 3900              		.loc 1 635 29 discriminator 2 view .LVU1272
 3901 0164 B7EEC77B 		vcvt.f32.f64	s14, d7
 634:Src/app.c     ****   pt[1] = sin(rotation) * x + cos(rotation) * y;
 3902              		.loc 1 634 29 discriminator 2 view .LVU1273
 3903 0168 83ED006A 		vstr.32	s12, [r3]
 3904              	.LVL313:
 635:Src/app.c     **** }
 3905              		.loc 1 635 3 is_stmt 1 view .LVU1274
 635:Src/app.c     **** }
 3906              		.loc 1 635 29 is_stmt 0 discriminator 2 view .LVU1275
 3907 016c 83ED017A 		vstr.32	s14, [r3, #4]
 3908              	.LVL314:
 635:Src/app.c     **** }
 3909              		.loc 1 635 29 discriminator 2 view .LVU1276
 3910              	.LBE571:
 3911              	.LBE576:
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3912              		.loc 1 650 23 is_stmt 1 discriminator 3 view .LVU1277
 650:Src/app.c     ****     rotate_point(corners[i], roi->rotation);
 3913              		.loc 1 650 17 discriminator 1 view .LVU1278
 3914 0170 0833     		adds	r3, r3, #8
 3915 0172 0FF01BC8 		le	lr, .L158
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3916              		.loc 1 654 10 is_stmt 0 view .LVU1279
 3917 0176 4FF0040E 		mov	lr, #4
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3918              		.loc 1 655 25 view .LVU1280
 3919 017a D4ED076A 		vldr.32	s13, [r4, #28]
 656:Src/app.c     ****   }
 3920              		.loc 1 656 25 view .LVU1281
 3921 017e 94ED087A 		vldr.32	s14, [r4, #32]
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3922              		.loc 1 654 10 view .LVU1282
 3923 0182 4EF001E0 		dls	lr, lr
 656:Src/app.c     ****   }
 3924              		.loc 1 656 25 view .LVU1283
 3925 0186 04AB     		add	r3, sp, #16
 3926              	.L159:
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3927              		.loc 1 655 5 is_stmt 1 view .LVU1284
 655:Src/app.c     ****     corners[i][1] += roi->cy;
 3928              		.loc 1 655 19 is_stmt 0 view .LVU1285
 3929 0188 D3ED007A 		vldr.32	s15, [r3]
 3930 018c 77EEA67A 		vadd.f32	s15, s15, s13
 3931 0190 C3ED007A 		vstr.32	s15, [r3]
 656:Src/app.c     ****   }
 3932              		.loc 1 656 5 is_stmt 1 view .LVU1286
 656:Src/app.c     ****   }
 3933              		.loc 1 656 19 is_stmt 0 view .LVU1287
 3934 0194 D3ED017A 		vldr.32	s15, [r3, #4]
 3935 0198 77EE877A 		vadd.f32	s15, s15, s14
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3936              		.loc 1 654 17 discriminator 1 view .LVU1288
 3937 019c 0833     		adds	r3, r3, #8
 656:Src/app.c     ****   }
 3938              		.loc 1 656 19 view .LVU1289
ARM GAS  /tmp/ccttrCR3.s 			page 137


 3939 019e 43ED017A 		vstr.32	s15, [r3, #-4]
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3940              		.loc 1 654 23 is_stmt 1 discriminator 3 view .LVU1290
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3941              		.loc 1 654 17 discriminator 1 view .LVU1291
 3942 01a2 0FF00FC8 		le	lr, .L159
 3943              	.LBE564:
 3944              	.LBE563:
 3945              	.LBB578:
 3946              	.LBB579:
 662:Src/app.c     ****   int i;
 3947              		.loc 1 662 7 is_stmt 0 view .LVU1292
 3948 01a6 0026     		movs	r6, #0
 662:Src/app.c     ****   int i;
 3949              		.loc 1 662 7 view .LVU1293
 3950 01a8 0CAF     		add	r7, sp, #48
 3951              	.LBE579:
 3952              	.LBE578:
 3953              	.LBB581:
 3954              	.LBB577:
 654:Src/app.c     ****     corners[i][0] += roi->cx;
 3955              		.loc 1 654 17 discriminator 1 view .LVU1294
 3956 01aa B846     		mov	r8, r7
 3957              	.LBE577:
 3958              	.LBE581:
 3959              	.LBB582:
 3960              	.LBB580:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3961              		.loc 1 665 10 view .LVU1295
 3962 01ac B246     		mov	r10, r6
 3963              	.LVL315:
 3964              	.L160:
 666:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 3965              		.loc 1 666 5 is_stmt 1 view .LVU1296
 666:Src/app.c     ****     corners_out[i][1] = (int)corners_in[i][1];
 3966              		.loc 1 666 25 is_stmt 0 view .LVU1297
 3967 01ae D9ED007A 		vldr.32	s15, [r9]
 3968 01b2 FDEEE77A 		vcvt.s32.f32	s15, s15
 3969 01b6 C8ED007A 		vstr.32	s15, [r8]	@ int
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3970              		.loc 1 667 5 is_stmt 1 view .LVU1298
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3971              		.loc 1 667 25 is_stmt 0 view .LVU1299
 3972 01ba D9ED017A 		vldr.32	s15, [r9, #4]
 3973 01be FDEEE77A 		vcvt.s32.f32	s15, s15
 3974 01c2 4146     		mov	r1, r8
 3975 01c4 17EE903A 		vmov	r3, s15	@ int
 668:Src/app.c     ****   }
 3976              		.loc 1 668 17 view .LVU1300
 3977 01c8 4046     		mov	r0, r8
 667:Src/app.c     ****     is_clamp |= clamp_point(&corners_out[i][0], &corners_out[i][1]);
 3978              		.loc 1 667 25 view .LVU1301
 3979 01ca 41F8043F 		str	r3, [r1, #4]!
 668:Src/app.c     ****   }
 3980              		.loc 1 668 5 is_stmt 1 view .LVU1302
 668:Src/app.c     ****   }
 3981              		.loc 1 668 17 is_stmt 0 view .LVU1303
ARM GAS  /tmp/ccttrCR3.s 			page 138


 3982 01ce FFF7FEFF 		bl	clamp_point
 3983              	.LVL316:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3984              		.loc 1 665 23 discriminator 3 view .LVU1304
 3985 01d2 0AF1010A 		add	r10, r10, #1
 3986              	.LVL317:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3987              		.loc 1 665 17 discriminator 1 view .LVU1305
 3988 01d6 BAF1040F 		cmp	r10, #4
 668:Src/app.c     ****   }
 3989              		.loc 1 668 14 discriminator 1 view .LVU1306
 3990 01da 46EA0006 		orr	r6, r6, r0
 3991              	.LVL318:
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3992              		.loc 1 665 23 is_stmt 1 discriminator 3 view .LVU1307
 665:Src/app.c     ****     corners_out[i][0] = (int)corners_in[i][0];
 3993              		.loc 1 665 17 discriminator 1 view .LVU1308
 3994 01de 09F10809 		add	r9, r9, #8
 3995 01e2 08F10808 		add	r8, r8, #8
 3996 01e6 E2D1     		bne	.L160
 671:Src/app.c     **** }
 3997              		.loc 1 671 3 view .LVU1309
 3998              	.LVL319:
 671:Src/app.c     **** }
 3999              		.loc 1 671 3 is_stmt 0 view .LVU1310
 4000              	.LBE580:
 4001              	.LBE582:
 686:Src/app.c     ****     return ;
 4002              		.loc 1 686 3 is_stmt 1 view .LVU1311
 686:Src/app.c     ****     return ;
 4003              		.loc 1 686 6 is_stmt 0 view .LVU1312
 4004 01e8 96B9     		cbnz	r6, .L155
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4005              		.loc 1 691 5 view .LVU1313
 4006 01ea DFF84480 		ldr	r8, .L175
 4007              	.LVL320:
 4008              	.L161:
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4009              		.loc 1 691 5 is_stmt 1 view .LVU1314
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4010              		.loc 1 691 64 is_stmt 0 view .LVU1315
 4011 01ee 0136     		adds	r6, r6, #1
 4012              	.LVL321:
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4013              		.loc 1 691 98 view .LVU1316
 4014 01f0 14AB     		add	r3, sp, #80
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4015              		.loc 1 691 69 view .LVU1317
 4016 01f2 06F00302 		and	r2, r6, #3
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4017              		.loc 1 691 5 view .LVU1318
 4018 01f6 CDF80080 		str	r8, [sp]
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4019              		.loc 1 691 98 view .LVU1319
 4020 01fa 03EBC202 		add	r2, r3, r2, lsl #3
 691:Src/app.c     ****                       UTIL_LCD_COLOR_RED);
 4021              		.loc 1 691 5 view .LVU1320
ARM GAS  /tmp/ccttrCR3.s 			page 139


 4022 01fe 7968     		ldr	r1, [r7, #4]
 4023 0200 52E90823 		ldrd	r2, r3, [r2, #-32]
 4024 0204 57F8080B 		ldr	r0, [r7], #8
 4025 0208 FFF7FEFF 		bl	UTIL_LCD_DrawLine
 4026              	.LVL322:
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4027              		.loc 1 690 23 is_stmt 1 discriminator 3 view .LVU1321
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4028              		.loc 1 690 17 discriminator 1 view .LVU1322
 4029 020c 042E     		cmp	r6, #4
 4030 020e EED1     		bne	.L161
 4031              	.LVL323:
 4032              	.L155:
 690:Src/app.c     ****     UTIL_LCD_DrawLine(corners[i][0], corners[i][1], corners[(i + 1) % 4][0], corners[(i + 1) % 4][1
 4033              		.loc 1 690 17 is_stmt 0 discriminator 1 view .LVU1323
 4034              	.LBE562:
 4035              	.LBE561:
 743:Src/app.c     ****     display_ld_hand(hand);
 4036              		.loc 1 743 3 is_stmt 1 view .LVU1324
 743:Src/app.c     ****     display_ld_hand(hand);
 4037              		.loc 1 743 6 is_stmt 0 view .LVU1325
 4038 0210 6B69     		ldr	r3, [r5, #20]
 4039 0212 3BB1     		cbz	r3, .L154
 744:Src/app.c     **** }
 4040              		.loc 1 744 5 is_stmt 1 view .LVU1326
 4041 0214 2046     		mov	r0, r4
 745:Src/app.c     **** 
 4042              		.loc 1 745 1 is_stmt 0 view .LVU1327
 4043 0216 14B0     		add	sp, sp, #80
 4044              		.cfi_remember_state
 4045              		.cfi_def_cfa_offset 48
 4046              		@ sp needed
 4047 0218 BDEC048B 		vldm	sp!, {d8-d9}
 4048              		.cfi_restore 82
 4049              		.cfi_restore 83
 4050              		.cfi_restore 80
 4051              		.cfi_restore 81
 4052              		.cfi_def_cfa_offset 32
 4053 021c BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 4054              		.cfi_restore 14
 4055              		.cfi_restore 10
 4056              		.cfi_restore 9
 4057              		.cfi_restore 8
 4058              		.cfi_restore 7
 4059              		.cfi_restore 6
 4060              		.cfi_restore 5
 4061              		.cfi_restore 4
 4062              		.cfi_def_cfa_offset 0
 4063              	.LVL324:
 744:Src/app.c     **** }
 4064              		.loc 1 744 5 view .LVU1328
 4065 0220 FFF7FEBF 		b	display_ld_hand
 4066              	.LVL325:
 4067              	.L154:
 4068              		.cfi_restore_state
 745:Src/app.c     **** 
 4069              		.loc 1 745 1 view .LVU1329
ARM GAS  /tmp/ccttrCR3.s 			page 140


 4070 0224 14B0     		add	sp, sp, #80
 4071              		.cfi_def_cfa_offset 48
 4072              		@ sp needed
 4073 0226 BDEC048B 		vldm	sp!, {d8-d9}
 4074              		.cfi_restore 82
 4075              		.cfi_restore 83
 4076              		.cfi_restore 80
 4077              		.cfi_restore 81
 4078              		.cfi_def_cfa_offset 32
 4079 022a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4080              	.LVL326:
 4081              	.L176:
 745:Src/app.c     **** 
 4082              		.loc 1 745 1 view .LVU1330
 4083 022e 00BF     		.align	2
 4084              	.L175:
 4085 0230 0000FFFF 		.word	-65536
 4086 0234 FF0000FF 		.word	-16776961
 4087              		.cfi_endproc
 4088              	.LFE7389:
 4090              		.global	__aeabi_ul2d
 4091              		.section	.rodata.dp_thread_fct.str1.1,"aMS",%progbits,1
 4092              	.LC19:
 4093 0000 43707520 		.ascii	"Cpu load\000"
 4093      6C6F6164 
 4093      00
 4094              	.LC20:
 4095 0009 20202025 		.ascii	"   %.1f%%\000"
 4095      2E316625 
 4095      2500
 4096              	.LC21:
 4097 0013 496E6665 		.ascii	"Inferences\000"
 4097      72656E63 
 4097      657300
 4098              	.LC22:
 4099 001e 20706420 		.ascii	" pd %2ums\000"
 4099      2532756D 
 4099      7300
 4100              	.LC23:
 4101 0028 20686C20 		.ascii	" hl %2ums\000"
 4101      2532756D 
 4101      7300
 4102              	.LC24:
 4103 0032 2020252E 		.ascii	"  %.1f FPS\000"
 4103      31662046 
 4103      505300
 4104              		.section	.text.dp_thread_fct,"ax",%progbits
 4105              		.align	1
 4106              		.syntax unified
 4107              		.thumb
 4108              		.thumb_func
 4110              	dp_thread_fct:
 4111              	.LVL327:
 4112              	.LFB7406:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4113              		.loc 1 1257 1 is_stmt 1 view -0
 4114              		.cfi_startproc
ARM GAS  /tmp/ccttrCR3.s 			page 141


 4115              		@ args = 0, pretend = 0, frame = 288
 4116              		@ frame_needed = 0, uses_anonymous_args = 0
1258:Src/app.c     ****   button_t hd_toggle_button;
 4117              		.loc 1 1258 3 view .LVU1332
1259:Src/app.c     ****   uint32_t disp_ms = 0;
 4118              		.loc 1 1259 3 view .LVU1333
1260:Src/app.c     ****   display_info_t info;
 4119              		.loc 1 1260 3 view .LVU1334
1261:Src/app.c     ****   uint32_t ts;
 4120              		.loc 1 1261 3 view .LVU1335
1262:Src/app.c     ****   int ret;
 4121              		.loc 1 1262 3 view .LVU1336
1263:Src/app.c     **** 
 4122              		.loc 1 1263 3 view .LVU1337
1266:Src/app.c     ****   button_init(&hd_toggle_button, BUTTON_TAMP, on_pd_toggle_button_click, &disp);
 4123              		.loc 1 1266 3 view .LVU1338
1257:Src/app.c     ****   button_t ld_toggle_button;
 4124              		.loc 1 1257 1 is_stmt 0 view .LVU1339
 4125 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4126              		.cfi_def_cfa_offset 36
 4127              		.cfi_offset 4, -36
 4128              		.cfi_offset 5, -32
 4129              		.cfi_offset 6, -28
 4130              		.cfi_offset 7, -24
 4131              		.cfi_offset 8, -20
 4132              		.cfi_offset 9, -16
 4133              		.cfi_offset 10, -12
 4134              		.cfi_offset 11, -8
 4135              		.cfi_offset 14, -4
 4136              	.LBB613:
 4137              	.LBB614:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4138              		.loc 1 370 9 view .LVU1340
 4139 0004 0021     		movs	r1, #0
 4140              	.LBE614:
 4141              	.LBE613:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4142              		.loc 1 1257 1 view .LVU1341
 4143 0006 2DED048B 		vpush.64	{d8, d9}
 4144              		.cfi_def_cfa_offset 52
 4145              		.cfi_offset 80, -52
 4146              		.cfi_offset 81, -48
 4147              		.cfi_offset 82, -44
 4148              		.cfi_offset 83, -40
 4149              	.LBB618:
 4150              	.LBB615:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4151              		.loc 1 370 9 view .LVU1342
 4152 000a 0846     		mov	r0, r1
 4153              	.LVL328:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4154              		.loc 1 370 9 view .LVU1343
 4155              	.LBE615:
 4156              	.LBE618:
1257:Src/app.c     ****   button_t ld_toggle_button;
 4157              		.loc 1 1257 1 view .LVU1344
 4158 000c CBB0     		sub	sp, sp, #300
ARM GAS  /tmp/ccttrCR3.s 			page 142


 4159              		.cfi_def_cfa_offset 352
 4160              	.LVL329:
 4161              	.LBB619:
 4162              	.LBI613:
 366:Src/app.c     **** {
 4163              		.loc 1 366 13 is_stmt 1 view .LVU1345
 4164              	.LBB616:
 368:Src/app.c     **** 
 4165              		.loc 1 368 3 view .LVU1346
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4166              		.loc 1 370 3 view .LVU1347
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4167              		.loc 1 370 9 is_stmt 0 view .LVU1348
 4168 000e FFF7FEFF 		bl	BSP_PB_Init
 4169              	.LVL330:
 371:Src/app.c     **** 
 4170              		.loc 1 371 3 is_stmt 1 view .LVU1349
 4171 0012 0146     		mov	r1, r0
 4172 0014 08B1     		cbz	r0, .L178
 4173              	.LVL331:
 4174              	.L179:
 371:Src/app.c     **** 
 4175              		.loc 1 371 3 is_stmt 0 view .LVU1350
 4176 0016 FFF7FEFF 		bl	button_init.part.0
 4177              	.LVL332:
 4178              	.L178:
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4179              		.loc 1 373 3 is_stmt 1 view .LVU1351
 374:Src/app.c     ****   b->prev_state = 0;
 4180              		.loc 1 374 23 is_stmt 0 view .LVU1352
 4181 001a 974B     		ldr	r3, .L195+8
 376:Src/app.c     **** }
 4182              		.loc 1 376 14 view .LVU1353
 4183 001c 974F     		ldr	r7, .L195+12
 375:Src/app.c     ****   b->cb_args = cb_args;
 4184              		.loc 1 375 17 view .LVU1354
 4185 001e CDE90403 		strd	r0, r3, [sp, #16]
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4186              		.loc 1 373 16 view .LVU1355
 4187 0022 8DF80C00 		strb	r0, [sp, #12]
 374:Src/app.c     ****   b->prev_state = 0;
 4188              		.loc 1 374 3 is_stmt 1 view .LVU1356
 376:Src/app.c     **** }
 4189              		.loc 1 376 3 view .LVU1357
 4190              	.LBE616:
 4191              	.LBE619:
 4192              	.LBB620:
 4193              	.LBB621:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4194              		.loc 1 370 9 is_stmt 0 view .LVU1358
 4195 0026 0120     		movs	r0, #1
 4196              	.LVL333:
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4197              		.loc 1 370 9 view .LVU1359
 4198              	.LBE621:
 4199              	.LBE620:
 4200              	.LBB625:
ARM GAS  /tmp/ccttrCR3.s 			page 143


 4201              	.LBB617:
 376:Src/app.c     **** }
 4202              		.loc 1 376 14 view .LVU1360
 4203 0028 0697     		str	r7, [sp, #24]
 4204              	.LVL334:
 376:Src/app.c     **** }
 4205              		.loc 1 376 14 view .LVU1361
 4206              	.LBE617:
 4207              	.LBE625:
1267:Src/app.c     **** #else
 4208              		.loc 1 1267 3 is_stmt 1 view .LVU1362
 4209              	.LBB626:
 4210              	.LBI620:
 366:Src/app.c     **** {
 4211              		.loc 1 366 13 view .LVU1363
 4212              	.LBB622:
 368:Src/app.c     **** 
 4213              		.loc 1 368 3 view .LVU1364
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4214              		.loc 1 370 3 view .LVU1365
 370:Src/app.c     ****   assert(ret == BSP_ERROR_NONE);
 4215              		.loc 1 370 9 is_stmt 0 view .LVU1366
 4216 002a FFF7FEFF 		bl	BSP_PB_Init
 4217              	.LVL335:
 371:Src/app.c     **** 
 4218              		.loc 1 371 3 is_stmt 1 view .LVU1367
 4219 002e 0028     		cmp	r0, #0
 4220 0030 F1D1     		bne	.L179
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4221              		.loc 1 373 3 view .LVU1368
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4222              		.loc 1 373 16 is_stmt 0 view .LVU1369
 4223 0032 0123     		movs	r3, #1
 4224              	.LBE622:
 4225              	.LBE626:
1260:Src/app.c     ****   display_info_t info;
 4226              		.loc 1 1260 12 view .LVU1370
 4227 0034 0446     		mov	r4, r0
 4228              	.LBB627:
 4229              	.LBB628:
 4230              	.LBB629:
 4231              	.LBB630:
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4232              		.loc 1 417 35 view .LVU1371
 4233 0036 9FED8E9B 		vldr.64	d9, .L195
 4234              	.LBE630:
 4235              	.LBE629:
 4236              	.LBE628:
 4237              	.LBE627:
 4238              	.LBB640:
 4239              	.LBB623:
 373:Src/app.c     ****   b->on_click_handler = on_click_handler;
 4240              		.loc 1 373 16 view .LVU1372
 4241 003a 8DF81C30 		strb	r3, [sp, #28]
 374:Src/app.c     ****   b->prev_state = 0;
 4242              		.loc 1 374 3 is_stmt 1 view .LVU1373
 374:Src/app.c     ****   b->prev_state = 0;
ARM GAS  /tmp/ccttrCR3.s 			page 144


 4243              		.loc 1 374 23 is_stmt 0 view .LVU1374
 4244 003e 904B     		ldr	r3, .L195+16
 4245              	.LBE623:
 4246              	.LBE640:
 4247              	.LBB641:
 4248              	.LBB642:
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4249              		.loc 1 1216 47 view .LVU1375
 4250 0040 DFF88492 		ldr	r9, .L195+88
 4251              	.LBE642:
 4252              	.LBE641:
 4253              	.LBB648:
 4254              	.LBB624:
 375:Src/app.c     ****   b->cb_args = cb_args;
 4255              		.loc 1 375 17 view .LVU1376
 4256 0044 CDE90803 		strd	r0, r3, [sp, #32]
 376:Src/app.c     **** }
 4257              		.loc 1 376 3 is_stmt 1 view .LVU1377
 376:Src/app.c     **** }
 4258              		.loc 1 376 14 is_stmt 0 view .LVU1378
 4259 0048 0A97     		str	r7, [sp, #40]
 4260              	.LVL336:
 4261              	.L189:
 376:Src/app.c     **** }
 4262              		.loc 1 376 14 view .LVU1379
 4263              	.LBE624:
 4264              	.LBE648:
1272:Src/app.c     ****   {
 4265              		.loc 1 1272 3 is_stmt 1 view .LVU1380
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4266              		.loc 1 1274 5 view .LVU1381
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4267              		.loc 1 1274 11 is_stmt 0 view .LVU1382
 4268 004a 4FF0FF31 		mov	r1, #-1
 4269 004e 3868     		ldr	r0, [r7]
 4270 0050 FFF7FEFF 		bl	xQueueSemaphoreTake
 4271              	.LVL337:
1275:Src/app.c     **** 
 4272              		.loc 1 1275 5 is_stmt 1 view .LVU1383
 4273 0054 0128     		cmp	r0, #1
 4274 0056 06D0     		beq	.L180
1275:Src/app.c     **** 
 4275              		.loc 1 1275 5 is_stmt 0 discriminator 1 view .LVU1384
 4276 0058 40F2FB41 		movw	r1, #1275
 4277 005c 894B     		ldr	r3, .L195+20
 4278 005e 8A4A     		ldr	r2, .L195+24
 4279              	.LVL338:
 4280              	.L194:
1281:Src/app.c     ****     info = disp.info;
 4281              		.loc 1 1281 5 discriminator 1 view .LVU1385
 4282 0060 8A48     		ldr	r0, .L195+28
 4283 0062 FFF7FEFF 		bl	__assert_func
 4284              	.LVL339:
 4285              	.L180:
1277:Src/app.c     ****     button_process(&hd_toggle_button);
 4286              		.loc 1 1277 5 is_stmt 1 view .LVU1386
 4287 0066 03A8     		add	r0, sp, #12
ARM GAS  /tmp/ccttrCR3.s 			page 145


 4288              	.LVL340:
1277:Src/app.c     ****     button_process(&hd_toggle_button);
 4289              		.loc 1 1277 5 is_stmt 0 view .LVU1387
 4290 0068 FFF7FEFF 		bl	button_process
 4291              	.LVL341:
1278:Src/app.c     **** 
 4292              		.loc 1 1278 5 is_stmt 1 view .LVU1388
 4293 006c 07A8     		add	r0, sp, #28
 4294 006e FFF7FEFF 		bl	button_process
 4295              	.LVL342:
1280:Src/app.c     ****     assert(ret == pdTRUE);
 4296              		.loc 1 1280 5 view .LVU1389
1280:Src/app.c     ****     assert(ret == pdTRUE);
 4297              		.loc 1 1280 11 is_stmt 0 view .LVU1390
 4298 0072 4FF0FF31 		mov	r1, #-1
 4299 0076 786D     		ldr	r0, [r7, #84]
 4300 0078 FFF7FEFF 		bl	xQueueSemaphoreTake
 4301              	.LVL343:
1281:Src/app.c     ****     info = disp.info;
 4302              		.loc 1 1281 5 is_stmt 1 view .LVU1391
 4303 007c 0128     		cmp	r0, #1
 4304 007e 04D0     		beq	.L181
1281:Src/app.c     ****     info = disp.info;
 4305              		.loc 1 1281 5 is_stmt 0 discriminator 1 view .LVU1392
 4306 0080 40F20151 		movw	r1, #1281
 4307 0084 7F4B     		ldr	r3, .L195+20
 4308 0086 804A     		ldr	r2, .L195+24
 4309 0088 EAE7     		b	.L194
 4310              	.L181:
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4311              		.loc 1 1282 5 is_stmt 1 view .LVU1393
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4312              		.loc 1 1282 10 is_stmt 0 view .LVU1394
 4313 008a FC22     		movs	r2, #252
 4314 008c 8049     		ldr	r1, .L195+32
 4315 008e 0BA8     		add	r0, sp, #44
 4316              	.LVL344:
1282:Src/app.c     ****     ret = xSemaphoreGive(disp.lock);
 4317              		.loc 1 1282 10 view .LVU1395
 4318 0090 FFF7FEFF 		bl	memcpy
 4319              	.LVL345:
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4320              		.loc 1 1283 5 is_stmt 1 view .LVU1396
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4321              		.loc 1 1283 11 is_stmt 0 view .LVU1397
 4322 0094 0023     		movs	r3, #0
 4323 0096 786D     		ldr	r0, [r7, #84]
 4324 0098 1A46     		mov	r2, r3
 4325 009a 1946     		mov	r1, r3
 4326 009c FFF7FEFF 		bl	xQueueGenericSend
 4327              	.LVL346:
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4328              		.loc 1 1284 5 view .LVU1398
 4329 00a0 0128     		cmp	r0, #1
1283:Src/app.c     ****     assert(ret == pdTRUE);
 4330              		.loc 1 1283 11 view .LVU1399
 4331 00a2 0546     		mov	r5, r0
ARM GAS  /tmp/ccttrCR3.s 			page 146


 4332              	.LVL347:
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4333              		.loc 1 1284 5 is_stmt 1 view .LVU1400
 4334 00a4 04D0     		beq	.L182
1284:Src/app.c     ****     info.disp_ms = disp_ms;
 4335              		.loc 1 1284 5 is_stmt 0 discriminator 1 view .LVU1401
 4336 00a6 40F20451 		movw	r1, #1284
 4337 00aa 764B     		ldr	r3, .L195+20
 4338 00ac 764A     		ldr	r2, .L195+24
 4339 00ae D7E7     		b	.L194
 4340              	.L182:
1285:Src/app.c     **** 
 4341              		.loc 1 1285 5 is_stmt 1 view .LVU1402
1285:Src/app.c     **** 
 4342              		.loc 1 1285 18 is_stmt 0 view .LVU1403
 4343 00b0 0F94     		str	r4, [sp, #60]
1287:Src/app.c     ****     dp_update_drawing_area();
 4344              		.loc 1 1287 5 is_stmt 1 view .LVU1404
1287:Src/app.c     ****     dp_update_drawing_area();
 4345              		.loc 1 1287 10 is_stmt 0 view .LVU1405
 4346 00b2 FFF7FEFF 		bl	HAL_GetTick
 4347              	.LVL348:
1287:Src/app.c     ****     dp_update_drawing_area();
 4348              		.loc 1 1287 10 view .LVU1406
 4349 00b6 8246     		mov	r10, r0
 4350              	.LVL349:
1288:Src/app.c     ****     Display_NetworkOutput(&info);
 4351              		.loc 1 1288 5 is_stmt 1 view .LVU1407
 4352              	.LBB649:
 4353              	.LBI641:
1211:Src/app.c     **** {
 4354              		.loc 1 1211 13 view .LVU1408
 4355              	.LBB647:
1213:Src/app.c     **** 
 4356              		.loc 1 1213 3 view .LVU1409
1215:Src/app.c     ****   ret = SCRL_SetAddress_NoReload(lcd_fg_buffer[lcd_fg_buffer_rd_idx], SCRL_LAYER_1);
 4357              		.loc 1 1215 3 view .LVU1410
 4358              	.LBB643:
 4359              	.LBI643:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  /tmp/ccttrCR3.s 			page 147


 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccttrCR3.s 			page 148


 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
ARM GAS  /tmp/ccttrCR3.s 			page 149


 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccttrCR3.s 			page 150


 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccttrCR3.s 			page 151


 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
ARM GAS  /tmp/ccttrCR3.s 			page 152


 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccttrCR3.s 			page 153


 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /tmp/ccttrCR3.s 			page 154


 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccttrCR3.s 			page 155


 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
ARM GAS  /tmp/ccttrCR3.s 			page 156


 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccttrCR3.s 			page 157


 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccttrCR3.s 			page 158


 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 4360              		.loc 4 960 27 view .LVU1411
 4361              	.LBB644:
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 4362              		.loc 4 962 3 view .LVU1412
 4363              		.syntax unified
 4364              	@ 962 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4365 00b8 72B6     		cpsid i
 4366              	@ 0 "" 2
 4367              		.thumb
 4368              		.syntax unified
 4369              	.LBE644:
 4370              	.LBE643:
ARM GAS  /tmp/ccttrCR3.s 			page 159


1216:Src/app.c     ****   assert(ret == HAL_OK);
 4371              		.loc 1 1216 3 view .LVU1413
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4372              		.loc 1 1216 47 is_stmt 0 view .LVU1414
 4373 00ba DFF81082 		ldr	r8, .L195+92
 4374 00be D9F80030 		ldr	r3, [r9]
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4375              		.loc 1 1216 9 view .LVU1415
 4376 00c2 7448     		ldr	r0, .L195+36
 4377              	.LVL350:
1216:Src/app.c     ****   assert(ret == HAL_OK);
 4378              		.loc 1 1216 9 view .LVU1416
 4379 00c4 2946     		mov	r1, r5
 4380 00c6 00FB0380 		mla	r0, r0, r3, r8
 4381 00ca FFF7FEFF 		bl	SCRL_SetAddress_NoReload
 4382              	.LVL351:
1217:Src/app.c     ****   __enable_irq();
 4383              		.loc 1 1217 3 is_stmt 1 view .LVU1417
 4384 00ce 8346     		mov	fp, r0
 4385 00d0 20B1     		cbz	r0, .L183
1217:Src/app.c     ****   __enable_irq();
 4386              		.loc 1 1217 3 is_stmt 0 discriminator 1 view .LVU1418
 4387 00d2 40F2C141 		movw	r1, #1217
 4388 00d6 704B     		ldr	r3, .L195+40
 4389 00d8 704A     		ldr	r2, .L195+44
 4390 00da C1E7     		b	.L194
 4391              	.L183:
1218:Src/app.c     **** }
 4392              		.loc 1 1218 3 is_stmt 1 view .LVU1419
 4393              	.LBB645:
 4394              	.LBI645:
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4395              		.loc 4 949 27 view .LVU1420
 4396              	.LBB646:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4397              		.loc 4 951 3 view .LVU1421
 4398              		.syntax unified
 4399              	@ 951 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4400 00dc 62B6     		cpsie i
 4401              	@ 0 "" 2
 4402              	.LVL352:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4403              		.loc 4 951 3 is_stmt 0 view .LVU1422
 4404              		.thumb
 4405              		.syntax unified
 4406              	.LBE646:
 4407              	.LBE645:
 4408              	.LBE647:
 4409              	.LBE649:
1289:Src/app.c     ****     SCB_CleanDCache_by_Addr(lcd_fg_buffer[lcd_fg_buffer_rd_idx], LCD_FG_WIDTH * LCD_FG_HEIGHT* 2);
 4410              		.loc 1 1289 5 is_stmt 1 view .LVU1423
 4411              	.LBB650:
 4412              	.LBI627:
 747:Src/app.c     **** {
 4413              		.loc 1 747 13 view .LVU1424
 4414              	.LBB639:
 749:Src/app.c     ****   int line_nb = 0;
ARM GAS  /tmp/ccttrCR3.s 			page 160


 4415              		.loc 1 749 3 view .LVU1425
 750:Src/app.c     ****   float nn_fps;
 4416              		.loc 1 750 3 view .LVU1426
 751:Src/app.c     ****   int i;
 4417              		.loc 1 751 3 view .LVU1427
 752:Src/app.c     **** 
 4418              		.loc 1 752 3 view .LVU1428
 755:Src/app.c     **** 
 4419              		.loc 1 755 3 view .LVU1429
 4420              	.LBB632:
 4421              	.LBB633:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4422              		.loc 1 398 24 is_stmt 0 view .LVU1430
 4423 00de 704C     		ldr	r4, .L195+48
 4424              	.LVL353:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4425              		.loc 1 398 24 view .LVU1431
 4426              	.LBE633:
 4427              	.LBE632:
 755:Src/app.c     **** 
 4428              		.loc 1 755 3 view .LVU1432
 4429 00e0 4FF4F073 		mov	r3, #480
 4430 00e4 4FF44872 		mov	r2, #800
 4431 00e8 0146     		mov	r1, r0
 4432 00ea 0090     		str	r0, [sp]
 4433              	.LBB636:
 4434              	.LBB634:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4435              		.loc 1 398 24 view .LVU1433
 4436 00ec 04F13805 		add	r5, r4, #56
 4437              	.LVL354:
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4438              		.loc 1 398 24 view .LVU1434
 4439 00f0 04F12006 		add	r6, r4, #32
 4440              	.LBE634:
 4441              	.LBE636:
 755:Src/app.c     **** 
 4442              		.loc 1 755 3 view .LVU1435
 4443 00f4 FFF7FEFF 		bl	UTIL_LCD_FillRect
 4444              	.LVL355:
 758:Src/app.c     ****   cpuload_get_info(&cpu_load, NULL, &cpu_load_one_second, NULL);
 4445              		.loc 1 758 3 is_stmt 1 view .LVU1436
 4446              	.LBB637:
 4447              	.LBI632:
 394:Src/app.c     **** {
 4448              		.loc 1 394 13 view .LVU1437
 4449              	.LBB635:
 396:Src/app.c     **** 
 4450              		.loc 1 396 3 view .LVU1438
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4451              		.loc 1 398 3 view .LVU1439
 398:Src/app.c     ****   cpu_load->history[0].total = portGET_RUN_TIME_COUNTER_VALUE();
 4452              		.loc 1 398 24 is_stmt 0 view .LVU1440
 4453 00f8 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 4454 00fa 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 4455 00fc 96E80300 		ldm	r6, {r0, r1}
 4456 0100 85E80300 		stm	r5, {r0, r1}
ARM GAS  /tmp/ccttrCR3.s 			page 161


 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4457              		.loc 1 399 3 is_stmt 1 view .LVU1441
 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4458              		.loc 1 399 32 is_stmt 0 view .LVU1442
 4459 0104 FFF7FEFF 		bl	TIM4_Get_Value
 4460              	.LVL356:
 4461 0108 0546     		mov	r5, r0
 399:Src/app.c     ****   cpu_load->history[0].thread = cpu_load->history[0].total - ulTaskGetIdleRunTimeCounter();
 4462              		.loc 1 399 30 discriminator 1 view .LVU1443
 4463 010a C4E9080B 		strd	r0, fp, [r4, #32]
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4464              		.loc 1 400 3 is_stmt 1 view .LVU1444
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4465              		.loc 1 400 62 is_stmt 0 view .LVU1445
 4466 010e FFF7FEFF 		bl	ulTaskGetIdleRunTimeCounter
 4467              	.LVL357:
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4468              		.loc 1 400 60 discriminator 1 view .LVU1446
 4469 0112 2D1A     		subs	r5, r5, r0
 4470 0114 63EB0303 		sbc	r3, r3, r3
 400:Src/app.c     ****   cpu_load->history[0].tick = HAL_GetTick();
 4471              		.loc 1 400 31 discriminator 1 view .LVU1447
 4472 0118 C4E90A53 		strd	r5, r3, [r4, #40]
 401:Src/app.c     **** 
 4473              		.loc 1 401 3 is_stmt 1 view .LVU1448
 401:Src/app.c     **** 
 4474              		.loc 1 401 31 is_stmt 0 view .LVU1449
 4475 011c FFF7FEFF 		bl	HAL_GetTick
 4476              	.LVL358:
 403:Src/app.c     ****     return ;
 4477              		.loc 1 403 33 view .LVU1450
 4478 0120 A36C     		ldr	r3, [r4, #72]
 4479 0122 226E     		ldr	r2, [r4, #96]
 401:Src/app.c     **** 
 4480              		.loc 1 401 29 discriminator 1 view .LVU1451
 4481 0124 2063     		str	r0, [r4, #48]
 403:Src/app.c     ****     return ;
 4482              		.loc 1 403 3 is_stmt 1 view .LVU1452
 403:Src/app.c     ****     return ;
 4483              		.loc 1 403 33 is_stmt 0 view .LVU1453
 4484 0126 9B1A     		subs	r3, r3, r2
 403:Src/app.c     ****     return ;
 4485              		.loc 1 403 6 view .LVU1454
 4486 0128 B3F57A7F 		cmp	r3, #1000
 4487 012c 06D3     		bcc	.L184
 407:Src/app.c     **** }
 4488              		.loc 1 407 55 view .LVU1455
 4489 012e 9022     		movs	r2, #144
 4490 0130 04F13801 		add	r1, r4, #56
 4491 0134 04F15000 		add	r0, r4, #80
 4492 0138 FFF7FEFF 		bl	memmove
 4493              	.LVL359:
 4494              	.L184:
 407:Src/app.c     **** }
 4495              		.loc 1 407 55 view .LVU1456
 4496              	.LBE635:
 4497              	.LBE637:
ARM GAS  /tmp/ccttrCR3.s 			page 162


 759:Src/app.c     **** 
 4498              		.loc 1 759 3 is_stmt 1 view .LVU1457
 4499              	.LBB638:
 4500              	.LBI629:
 410:Src/app.c     ****                              float *cpu_load_last_five_seconds)
 4501              		.loc 1 410 13 view .LVU1458
 4502              	.LBB631:
 413:Src/app.c     ****     *cpu_load_last = 100.0 * (cpu_load->history[0].thread - cpu_load->history[1].thread) /
 4503              		.loc 1 413 3 view .LVU1459
 416:Src/app.c     ****     *cpu_load_last_second = 100.0 * (cpu_load->history[2].thread - cpu_load->history[3].thread) /
 4504              		.loc 1 416 3 view .LVU1460
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4505              		.loc 1 417 5 view .LVU1461
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4506              		.loc 1 417 66 is_stmt 0 view .LVU1462
 4507 013c D4E91C23 		ldrd	r2, r3, [r4, #112]
 4508 0140 D4E91601 		ldrd	r0, r1, [r4, #88]
 4509 0144 801A     		subs	r0, r0, r2
 4510 0146 61EB0301 		sbc	r1, r1, r3
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4511              		.loc 1 417 35 view .LVU1463
 4512 014a FFF7FEFF 		bl	__aeabi_ul2d
 4513              	.LVL360:
 418:Src/app.c     ****   if (cpu_load_last_five_seconds)
 4514              		.loc 1 418 50 view .LVU1464
 4515 014e D4E91A32 		ldrd	r3, r2, [r4, #104]
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4516              		.loc 1 417 35 view .LVU1465
 4517 0152 41EC180B 		vmov	d8, r0, r1
 418:Src/app.c     ****   if (cpu_load_last_five_seconds)
 4518              		.loc 1 418 50 view .LVU1466
 4519 0156 D4E91401 		ldrd	r0, r1, [r4, #80]
 4520 015a C01A     		subs	r0, r0, r3
 4521 015c 61EB0201 		sbc	r1, r1, r2
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4522              		.loc 1 417 97 view .LVU1467
 4523 0160 FFF7FEFF 		bl	__aeabi_ul2d
 4524              	.LVL361:
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4525              		.loc 1 417 35 view .LVU1468
 4526 0164 28EE098B 		vmul.f64	d8, d8, d9
 417:Src/app.c     ****                      (cpu_load->history[2].total - cpu_load->history[3].total);
 4527              		.loc 1 417 97 view .LVU1469
 4528 0168 41EC160B 		vmov	d6, r0, r1
 4529 016c 88EE067B 		vdiv.f64	d7, d8, d6
 4530 0170 B7EEC78B 		vcvt.f32.f64	s16, d7
 4531              	.LVL362:
 419:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 4532              		.loc 1 419 3 is_stmt 1 view .LVU1470
 419:Src/app.c     ****     *cpu_load_last_five_seconds = 100.0 * (cpu_load->history[2].thread - cpu_load->history[7].threa
 4533              		.loc 1 419 3 is_stmt 0 view .LVU1471
 4534              	.LBE631:
 4535              	.LBE638:
 762:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 4536              		.loc 1 762 3 is_stmt 1 view .LVU1472
 762:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "Cpu load");
 4537              		.loc 1 762 10 is_stmt 0 view .LVU1473
ARM GAS  /tmp/ccttrCR3.s 			page 163


 4538 0174 9FED4B7A 		vldr.32	s14, .L195+52
 4539 0178 DDED0B7A 		vldr.32	s15, [sp, #44]
 4540 017c C7EE278A 		vdiv.f32	s17, s14, s15
 4541              	.LVL363:
 763:Src/app.c     ****   line_nb += 1;
 4542              		.loc 1 763 3 is_stmt 1 view .LVU1474
 763:Src/app.c     ****   line_nb += 1;
 4543              		.loc 1 763 26 is_stmt 0 view .LVU1475
 4544 0180 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4545              	.LVL364:
 763:Src/app.c     ****   line_nb += 1;
 4546              		.loc 1 763 3 discriminator 1 view .LVU1476
 4547 0184 0021     		movs	r1, #0
 4548 0186 0222     		movs	r2, #2
 4549 0188 0846     		mov	r0, r1
 4550 018a 474B     		ldr	r3, .L195+56
 4551 018c FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4552              	.LVL365:
 764:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "   %.1f%%", cpu_load_one_second);
 4553              		.loc 1 764 3 is_stmt 1 view .LVU1477
 765:Src/app.c     ****   line_nb += 2;
 4554              		.loc 1 765 3 view .LVU1478
 765:Src/app.c     ****   line_nb += 2;
 4555              		.loc 1 765 26 is_stmt 0 view .LVU1479
 4556 0190 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4557              	.LVL366:
 765:Src/app.c     ****   line_nb += 2;
 4558              		.loc 1 765 3 discriminator 1 view .LVU1480
 4559 0194 B7EEC87A 		vcvt.f64.f32	d7, s16
 4560 0198 C188     		ldrh	r1, [r0, #6]
 4561 019a 0222     		movs	r2, #2
 4562 019c 8DED007B 		vstr.64	d7, [sp]
 4563 01a0 424B     		ldr	r3, .L195+60
 4564 01a2 0020     		movs	r0, #0
 4565 01a4 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4566              	.LVL367:
 766:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Inferences");
 4567              		.loc 1 766 3 is_stmt 1 view .LVU1481
 767:Src/app.c     ****   line_nb += 1;
 4568              		.loc 1 767 3 view .LVU1482
 767:Src/app.c     ****   line_nb += 1;
 4569              		.loc 1 767 26 is_stmt 0 view .LVU1483
 4570 01a8 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4571              	.LVL368:
 767:Src/app.c     ****   line_nb += 1;
 4572              		.loc 1 767 26 discriminator 1 view .LVU1484
 4573 01ac C188     		ldrh	r1, [r0, #6]
 767:Src/app.c     ****   line_nb += 1;
 4574              		.loc 1 767 3 discriminator 1 view .LVU1485
 4575 01ae 0222     		movs	r2, #2
 4576 01b0 3F4B     		ldr	r3, .L195+64
 4577 01b2 01EB4101 		add	r1, r1, r1, lsl #1
 4578 01b6 0020     		movs	r0, #0
 4579 01b8 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4580              	.LVL369:
 768:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " pd %2ums", info->pd_ms);
 4581              		.loc 1 768 3 is_stmt 1 view .LVU1486
ARM GAS  /tmp/ccttrCR3.s 			page 164


 769:Src/app.c     ****   line_nb += 1;
 4582              		.loc 1 769 3 view .LVU1487
 769:Src/app.c     ****   line_nb += 1;
 4583              		.loc 1 769 26 is_stmt 0 view .LVU1488
 4584 01bc FFF7FEFF 		bl	UTIL_LCD_GetFont
 4585              	.LVL370:
 769:Src/app.c     ****   line_nb += 1;
 4586              		.loc 1 769 3 discriminator 1 view .LVU1489
 4587 01c0 0222     		movs	r2, #2
 769:Src/app.c     ****   line_nb += 1;
 4588              		.loc 1 769 26 discriminator 1 view .LVU1490
 4589 01c2 C188     		ldrh	r1, [r0, #6]
 769:Src/app.c     ****   line_nb += 1;
 4590              		.loc 1 769 3 discriminator 1 view .LVU1491
 4591 01c4 0C9B     		ldr	r3, [sp, #48]
 4592 01c6 9140     		lsls	r1, r1, r2
 4593 01c8 0020     		movs	r0, #0
 4594 01ca 0093     		str	r3, [sp]
 4595 01cc 394B     		ldr	r3, .L195+68
 4596 01ce FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4597              	.LVL371:
 770:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, " hl %2ums", info->hl_ms);
 4598              		.loc 1 770 3 is_stmt 1 view .LVU1492
 771:Src/app.c     ****   line_nb += 2;
 4599              		.loc 1 771 3 view .LVU1493
 771:Src/app.c     ****   line_nb += 2;
 4600              		.loc 1 771 26 is_stmt 0 view .LVU1494
 4601 01d2 FFF7FEFF 		bl	UTIL_LCD_GetFont
 4602              	.LVL372:
 771:Src/app.c     ****   line_nb += 2;
 4603              		.loc 1 771 3 discriminator 1 view .LVU1495
 4604 01d6 0D9B     		ldr	r3, [sp, #52]
 771:Src/app.c     ****   line_nb += 2;
 4605              		.loc 1 771 26 discriminator 1 view .LVU1496
 4606 01d8 C188     		ldrh	r1, [r0, #6]
 771:Src/app.c     ****   line_nb += 2;
 4607              		.loc 1 771 3 discriminator 1 view .LVU1497
 4608 01da 0222     		movs	r2, #2
 4609 01dc 01EB8101 		add	r1, r1, r1, lsl #2
 4610 01e0 0020     		movs	r0, #0
 4611 01e2 0093     		str	r3, [sp]
 4612 01e4 344B     		ldr	r3, .L195+72
 4613 01e6 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4614              	.LVL373:
 772:Src/app.c     ****   UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "  %.1f FPS", nn_fps);
 4615              		.loc 1 772 3 is_stmt 1 view .LVU1498
 773:Src/app.c     ****   line_nb += 2;
 4616              		.loc 1 773 3 view .LVU1499
 773:Src/app.c     ****   line_nb += 2;
 4617              		.loc 1 773 26 is_stmt 0 view .LVU1500
 4618 01ea FFF7FEFF 		bl	UTIL_LCD_GetFont
 4619              	.LVL374:
 773:Src/app.c     ****   line_nb += 2;
 4620              		.loc 1 773 3 discriminator 1 view .LVU1501
 4621 01ee B7EEE87A 		vcvt.f64.f32	d7, s17
 773:Src/app.c     ****   line_nb += 2;
 4622              		.loc 1 773 26 discriminator 1 view .LVU1502
ARM GAS  /tmp/ccttrCR3.s 			page 165


 4623 01f2 C188     		ldrh	r1, [r0, #6]
 773:Src/app.c     ****   line_nb += 2;
 4624              		.loc 1 773 3 discriminator 1 view .LVU1503
 4625 01f4 314B     		ldr	r3, .L195+76
 4626 01f6 8DED007B 		vstr.64	d7, [sp]
 4627 01fa 0222     		movs	r2, #2
 4628 01fc 0020     		movs	r0, #0
 4629 01fe C1EBC101 		rsb	r1, r1, r1, lsl #3
 4630 0202 FFF7FEFF 		bl	UTIL_LCDEx_PrintfAt
 4631              	.LVL375:
 774:Src/app.c     ****   if (DBG_INFO) {
 4632              		.loc 1 774 3 is_stmt 1 view .LVU1504
 775:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb), RIGHT_MODE, "Display");
 4633              		.loc 1 775 3 view .LVU1505
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4634              		.loc 1 783 3 view .LVU1506
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4635              		.loc 1 783 17 discriminator 1 view .LVU1507
 4636 0206 129B     		ldr	r3, [sp, #72]
 4637 0208 002B     		cmp	r3, #0
 4638 020a 05DD     		ble	.L185
 784:Src/app.c     ****       display_hand(info, &info->hands[i]);
 4639              		.loc 1 784 5 view .LVU1508
 784:Src/app.c     ****       display_hand(info, &info->hands[i]);
 4640              		.loc 1 784 8 is_stmt 0 view .LVU1509
 4641 020c 149B     		ldr	r3, [sp, #80]
 4642 020e 1BB1     		cbz	r3, .L185
 785:Src/app.c     ****   }
 4643              		.loc 1 785 7 is_stmt 1 view .LVU1510
 4644 0210 14A9     		add	r1, sp, #80
 4645 0212 0BA8     		add	r0, sp, #44
 4646              	.LVL376:
 785:Src/app.c     ****   }
 4647              		.loc 1 785 7 is_stmt 0 view .LVU1511
 4648 0214 FFF7FEFF 		bl	display_hand
 4649              	.LVL377:
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4650              		.loc 1 783 38 is_stmt 1 discriminator 2 view .LVU1512
 783:Src/app.c     ****     if (info->hands[i].is_valid)
 4651              		.loc 1 783 17 discriminator 1 view .LVU1513
 4652              	.L185:
 788:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 4653              		.loc 1 788 3 view .LVU1514
 788:Src/app.c     ****     UTIL_LCDEx_PrintfAt(0, LINE(line_nb),  RIGHT_MODE, "pd : %5.1f %%", info->pd_max_prob * 100);
 4654              		.loc 1 788 3 is_stmt 0 view .LVU1515
 4655              	.LBE639:
 4656              	.LBE650:
1290:Src/app.c     ****     dp_commit_drawing_area();
 4657              		.loc 1 1290 5 is_stmt 1 view .LVU1516
 4658              	.LBB651:
 4659              	.LBI651:
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 4660              		.loc 3 388 27 view .LVU1517
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 4661              		.loc 3 391 5 view .LVU1518
 4662              	.LBB652:
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
ARM GAS  /tmp/ccttrCR3.s 			page 166


 4663              		.loc 3 392 8 view .LVU1519
 4664              	.LBE652:
 4665              	.LBE651:
1290:Src/app.c     ****     dp_commit_drawing_area();
 4666              		.loc 1 1290 42 is_stmt 0 view .LVU1520
 4667 0218 D9F80030 		ldr	r3, [r9]
 4668 021c 1D4A     		ldr	r2, .L195+36
 4669 021e 02FB0383 		mla	r3, r2, r3, r8
 4670              	.LVL378:
 4671              	.LBB660:
 4672              	.LBB659:
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4673              		.loc 3 393 7 is_stmt 1 view .LVU1521
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4674              		.loc 3 395 7 view .LVU1522
 4675              	.LBB653:
 4676              	.LBI653:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4677              		.loc 4 269 27 view .LVU1523
 4678              	.LBB654:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4679              		.loc 4 271 3 view .LVU1524
 4680              		.syntax unified
 4681              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4682 0222 BFF34F8F 		dsb 0xF
 4683              	@ 0 "" 2
 4684              		.thumb
 4685              		.syntax unified
 4686              	.LBE654:
 4687              	.LBE653:
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4688              		.loc 3 398 22 is_stmt 0 view .LVU1525
 4689 0226 45F6C05E 		movw	lr, #24000
 4690 022a 4EF001E0 		dls	lr, lr
 4691 022e 244A     		ldr	r2, .L195+80
 4692              	.LVL379:
 4693              	.L187:
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 4694              		.loc 3 397 7 is_stmt 1 view .LVU1526
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4695              		.loc 3 398 9 view .LVU1527
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 4696              		.loc 3 398 22 is_stmt 0 view .LVU1528
 4697 0230 C2F86832 		str	r3, [r2, #616]
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 4698              		.loc 3 399 9 is_stmt 1 view .LVU1529
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 4699              		.loc 3 399 17 is_stmt 0 view .LVU1530
 4700 0234 2033     		adds	r3, r3, #32
 4701              	.LVL380:
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 4702              		.loc 3 400 9 is_stmt 1 view .LVU1531
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4703              		.loc 3 401 25 discriminator 1 view .LVU1532
 4704 0236 0FF005C8 		le	lr, .L187
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 4705              		.loc 3 403 7 view .LVU1533
ARM GAS  /tmp/ccttrCR3.s 			page 167


 4706              	.LBB655:
 4707              	.LBI655:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4708              		.loc 4 269 27 view .LVU1534
 4709              	.LBB656:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4710              		.loc 4 271 3 view .LVU1535
 4711              		.syntax unified
 4712              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4713 023a BFF34F8F 		dsb 0xF
 4714              	@ 0 "" 2
 4715              		.thumb
 4716              		.syntax unified
 4717              	.LBE656:
 4718              	.LBE655:
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 4719              		.loc 3 404 7 view .LVU1536
 4720              	.LBB657:
 4721              	.LBI657:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4722              		.loc 4 258 27 view .LVU1537
 4723              	.LBB658:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4724              		.loc 4 260 3 view .LVU1538
 4725              		.syntax unified
 4726              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4727 023e BFF36F8F 		isb 0xF
 4728              	@ 0 "" 2
 4729              	.LVL381:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4730              		.loc 4 260 3 is_stmt 0 view .LVU1539
 4731              		.thumb
 4732              		.syntax unified
 4733              	.LBE658:
 4734              	.LBE657:
 4735              	.LBE659:
 4736              	.LBE660:
1291:Src/app.c     ****     disp_ms = HAL_GetTick() - ts;
 4737              		.loc 1 1291 5 is_stmt 1 view .LVU1540
 4738              	.LBB661:
 4739              	.LBI661:
1221:Src/app.c     **** {
 4740              		.loc 1 1221 13 view .LVU1541
 4741              	.LBB662:
1223:Src/app.c     **** 
 4742              		.loc 1 1223 3 view .LVU1542
1225:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_1);
 4743              		.loc 1 1225 3 view .LVU1543
 4744              	.LBB663:
 4745              	.LBI663:
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4746              		.loc 4 960 27 view .LVU1544
 4747              	.LBB664:
 4748              		.loc 4 962 3 view .LVU1545
 4749              		.syntax unified
 4750              	@ 962 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4751 0242 72B6     		cpsid i
ARM GAS  /tmp/ccttrCR3.s 			page 168


 4752              	@ 0 "" 2
 4753              		.thumb
 4754              		.syntax unified
 4755              	.LBE664:
 4756              	.LBE663:
1226:Src/app.c     ****   assert(ret == HAL_OK);
 4757              		.loc 1 1226 3 view .LVU1546
1226:Src/app.c     ****   assert(ret == HAL_OK);
 4758              		.loc 1 1226 9 is_stmt 0 view .LVU1547
 4759 0244 0120     		movs	r0, #1
 4760 0246 FFF7FEFF 		bl	SCRL_ReloadLayer
 4761              	.LVL382:
1227:Src/app.c     ****   __enable_irq();
 4762              		.loc 1 1227 3 is_stmt 1 view .LVU1548
 4763 024a 20B1     		cbz	r0, .L188
1227:Src/app.c     ****   __enable_irq();
 4764              		.loc 1 1227 3 is_stmt 0 discriminator 1 view .LVU1549
 4765 024c 40F2CB41 		movw	r1, #1227
 4766 0250 114B     		ldr	r3, .L195+40
 4767 0252 1C4A     		ldr	r2, .L195+84
 4768 0254 04E7     		b	.L194
 4769              	.L188:
1228:Src/app.c     ****   lcd_fg_buffer_rd_idx = 1 - lcd_fg_buffer_rd_idx;
 4770              		.loc 1 1228 3 is_stmt 1 view .LVU1550
 4771              	.LBB665:
 4772              	.LBI665:
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4773              		.loc 4 949 27 view .LVU1551
 4774              	.LBB666:
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4775              		.loc 4 951 3 view .LVU1552
 4776              		.syntax unified
 4777              	@ 951 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4778 0256 62B6     		cpsie i
 4779              	@ 0 "" 2
 4780              		.thumb
 4781              		.syntax unified
 4782              	.LBE666:
 4783              	.LBE665:
1229:Src/app.c     **** }
 4784              		.loc 1 1229 3 view .LVU1553
1229:Src/app.c     **** }
 4785              		.loc 1 1229 28 is_stmt 0 view .LVU1554
 4786 0258 D9F80030 		ldr	r3, [r9]
 4787 025c C3F10103 		rsb	r3, r3, #1
1229:Src/app.c     **** }
 4788              		.loc 1 1229 24 view .LVU1555
 4789 0260 C9F80030 		str	r3, [r9]
 4790              	.LVL383:
1229:Src/app.c     **** }
 4791              		.loc 1 1229 24 view .LVU1556
 4792              	.LBE662:
 4793              	.LBE661:
1292:Src/app.c     ****   }
 4794              		.loc 1 1292 5 is_stmt 1 view .LVU1557
1292:Src/app.c     ****   }
 4795              		.loc 1 1292 15 is_stmt 0 view .LVU1558
ARM GAS  /tmp/ccttrCR3.s 			page 169


 4796 0264 FFF7FEFF 		bl	HAL_GetTick
 4797              	.LVL384:
1292:Src/app.c     ****   }
 4798              		.loc 1 1292 13 discriminator 1 view .LVU1559
 4799 0268 A0EB0A04 		sub	r4, r0, r10
 4800              	.LVL385:
1272:Src/app.c     ****   {
 4801              		.loc 1 1272 9 is_stmt 1 view .LVU1560
1274:Src/app.c     ****     assert(ret == pdTRUE);
 4802              		.loc 1 1274 9 is_stmt 0 view .LVU1561
 4803 026c EDE6     		b	.L189
 4804              	.L196:
 4805 026e 00BF     		.align	3
 4806              	.L195:
 4807 0270 00000000 		.word	0
 4808 0274 00005940 		.word	1079574528
 4809 0278 00000000 		.word	on_ld_toggle_button_click
 4810 027c 00000000 		.word	disp
 4811 0280 00000000 		.word	on_pd_toggle_button_click
 4812 0284 00000000 		.word	.LC4
 4813 0288 00000000 		.word	__func__.19
 4814 028c 0E000000 		.word	.LC5
 4815 0290 A8000000 		.word	disp+168
 4816 0294 00B80B00 		.word	768000
 4817 0298 35010000 		.word	.LC15
 4818 029c 00000000 		.word	__func__.15
 4819 02a0 00000000 		.word	cpu_load
 4820 02a4 00007A44 		.word	1148846080
 4821 02a8 00000000 		.word	.LC19
 4822 02ac 09000000 		.word	.LC20
 4823 02b0 13000000 		.word	.LC21
 4824 02b4 1E000000 		.word	.LC22
 4825 02b8 28000000 		.word	.LC23
 4826 02bc 32000000 		.word	.LC24
 4827 02c0 00ED00E0 		.word	-536810240
 4828 02c4 00000000 		.word	__func__.14
 4829 02c8 00000000 		.word	lcd_fg_buffer_rd_idx
 4830 02cc 00180F00 		.word	lcd_fg_buffer
 4831              		.cfi_endproc
 4832              	.LFE7406:
 4834              		.section	.rodata.app_run.str1.1,"aMS",%progbits,1
 4835              	.LC25:
 4836 0000 496E6974 		.ascii	"Init application\000"
 4836      20617070 
 4836      6C696361 
 4836      74696F6E 
 4836      00
 4837              	.LC26:
 4838 0011 72657420 		.ascii	"ret == 0\000"
 4838      3D3D2030 
 4838      00
 4839              	.LC27:
 4840 001a 6973705F 		.ascii	"isp_sem\000"
 4840      73656D00 
 4841              	.LC28:
 4842 0022 64697370 		.ascii	"disp.update\000"
 4842      2E757064 
ARM GAS  /tmp/ccttrCR3.s 			page 170


 4842      61746500 
 4843              	.LC29:
 4844 002e 64697370 		.ascii	"disp.lock\000"
 4844      2E6C6F63 
 4844      6B00
 4845              	.LC30:
 4846 0038 6E6E00   		.ascii	"nn\000"
 4847              	.LC31:
 4848 003b 68646C20 		.ascii	"hdl != NULL\000"
 4848      213D204E 
 4848      554C4C00 
 4849              	.LC32:
 4850 0047 647000   		.ascii	"dp\000"
 4851              	.LC33:
 4852 004a 69737000 		.ascii	"isp\000"
 4853              		.section	.text.app_run,"ax",%progbits
 4854              		.align	1
 4855              		.global	app_run
 4856              		.syntax unified
 4857              		.thumb
 4858              		.thumb_func
 4860              	app_run:
 4861              	.LFB7409:
1305:Src/app.c     ****   }
1306:Src/app.c     **** }
1307:Src/app.c     **** 
1308:Src/app.c     **** static void Display_init()
1309:Src/app.c     **** {
1310:Src/app.c     ****   SCRL_LayerConfig layers_config[2] = {
1311:Src/app.c     ****     {
1312:Src/app.c     ****       .origin = {lcd_bg_area.X0, lcd_bg_area.Y0},
1313:Src/app.c     ****       .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
1314:Src/app.c     **** #if HAS_ROTATION_SUPPORT == 0
1315:Src/app.c     ****       .format = SCRL_RGB888,
1316:Src/app.c     **** #else
1317:Src/app.c     ****       .format = SCRL_ARGB8888,
1318:Src/app.c     **** #endif
1319:Src/app.c     ****       .address = lcd_bg_buffer[lcd_bg_buffer_disp_idx],
1320:Src/app.c     ****     },
1321:Src/app.c     ****     {
1322:Src/app.c     ****       .origin = {lcd_fg_area.X0, lcd_fg_area.Y0},
1323:Src/app.c     ****       .size = {lcd_fg_area.XSize, lcd_fg_area.YSize},
1324:Src/app.c     ****       .format = SCRL_ARGB4444,
1325:Src/app.c     ****       .address = lcd_fg_buffer[1],
1326:Src/app.c     ****     },
1327:Src/app.c     ****   };
1328:Src/app.c     ****   SCRL_ScreenConfig screen_config = {
1329:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
1330:Src/app.c     **** #ifdef SCR_LIB_USE_SPI
1331:Src/app.c     ****     .format = SCRL_RGB565,
1332:Src/app.c     **** #else
1333:Src/app.c     ****      .format = SCRL_YUV422, /* Use SCRL_RGB565 if host support this format to reduce cpu load */
1334:Src/app.c     **** #endif
1335:Src/app.c     ****     .address = screen_buffer,
1336:Src/app.c     ****     .fps = CAMERA_FPS,
1337:Src/app.c     ****   };
1338:Src/app.c     ****   int ret;
ARM GAS  /tmp/ccttrCR3.s 			page 171


1339:Src/app.c     **** 
1340:Src/app.c     ****   ret = SCRL_Init((SCRL_LayerConfig *[2]){&layers_config[0], &layers_config[1]}, &screen_config);
1341:Src/app.c     ****   assert(ret == 0);
1342:Src/app.c     **** 
1343:Src/app.c     ****   UTIL_LCD_SetLayer(SCRL_LAYER_1);
1344:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
1345:Src/app.c     ****   UTIL_LCD_SetFont(&LCD_FONT);
1346:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
1347:Src/app.c     **** }
1348:Src/app.c     **** 
1349:Src/app.c     **** void app_run()
1350:Src/app.c     **** {
 4862              		.loc 1 1350 1 is_stmt 1 view -0
 4863              		.cfi_startproc
 4864              		@ args = 0, pretend = 0, frame = 56
 4865              		@ frame_needed = 0, uses_anonymous_args = 0
1351:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4866              		.loc 1 1351 3 view .LVU1563
 4867              	.LVL386:
1352:Src/app.c     ****   UBaseType_t dp_priority = FREERTOS_PRIORITY(-2);
 4868              		.loc 1 1352 3 view .LVU1564
1353:Src/app.c     ****   UBaseType_t nn_priority = FREERTOS_PRIORITY(1);
 4869              		.loc 1 1353 3 view .LVU1565
1354:Src/app.c     ****   TaskHandle_t hdl;
 4870              		.loc 1 1354 3 view .LVU1566
1355:Src/app.c     ****   int ret;
 4871              		.loc 1 1355 3 view .LVU1567
1356:Src/app.c     **** 
1357:Src/app.c     ****   printf("Init application\n");
 4872              		.loc 1 1357 3 view .LVU1568
1350:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4873              		.loc 1 1350 1 is_stmt 0 view .LVU1569
 4874 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 4875              		.cfi_def_cfa_offset 28
 4876              		.cfi_offset 4, -28
 4877              		.cfi_offset 5, -24
 4878              		.cfi_offset 6, -20
 4879              		.cfi_offset 7, -16
 4880              		.cfi_offset 8, -12
 4881              		.cfi_offset 9, -8
 4882              		.cfi_offset 14, -4
1358:Src/app.c     ****   /* Enable DWT so DWT_CYCCNT works when debugger not attached */
1359:Src/app.c     ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 4883              		.loc 1 1359 12 view .LVU1570
 4884 0004 854D     		ldr	r5, .L217
1350:Src/app.c     ****   UBaseType_t isp_priority = FREERTOS_PRIORITY(2);
 4885              		.loc 1 1350 1 view .LVU1571
 4886 0006 93B0     		sub	sp, sp, #76
 4887              		.cfi_def_cfa_offset 104
1357:Src/app.c     ****   /* Enable DWT so DWT_CYCCNT works when debugger not attached */
 4888              		.loc 1 1357 3 view .LVU1572
 4889 0008 8548     		ldr	r0, .L217+4
 4890 000a FFF7FEFF 		bl	puts
 4891              	.LVL387:
 4892              		.loc 1 1359 3 is_stmt 1 view .LVU1573
 4893              		.loc 1 1359 12 is_stmt 0 view .LVU1574
 4894 000e D5F8FC30 		ldr	r3, [r5, #252]
ARM GAS  /tmp/ccttrCR3.s 			page 172


1360:Src/app.c     **** 
1361:Src/app.c     ****   /* screen init */
1362:Src/app.c     ****   memset(lcd_bg_buffer, 0, sizeof(lcd_bg_buffer));
 4895              		.loc 1 1362 3 view .LVU1575
 4896 0012 844C     		ldr	r4, .L217+8
1359:Src/app.c     **** 
 4897              		.loc 1 1359 20 view .LVU1576
 4898 0014 43F08073 		orr	r3, r3, #16777216
 4899              		.loc 1 1362 3 view .LVU1577
 4900 0018 0021     		movs	r1, #0
 4901 001a 2046     		mov	r0, r4
 4902 001c 824A     		ldr	r2, .L217+12
1359:Src/app.c     **** 
 4903              		.loc 1 1359 20 view .LVU1578
 4904 001e C5F8FC30 		str	r3, [r5, #252]
 4905              		.loc 1 1362 3 is_stmt 1 view .LVU1579
 4906 0022 FFF7FEFF 		bl	memset
 4907              	.LVL388:
1363:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(lcd_bg_buffer, sizeof(lcd_bg_buffer)));
 4908              		.loc 1 1363 3 view .LVU1580
 4909              		.loc 1 1363 3 view .LVU1581
 4910              		.loc 1 1363 3 discriminator 1 view .LVU1582
 4911              	.LBB689:
 4912              	.LBI689:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 4913              		.loc 3 418 27 view .LVU1583
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 4914              		.loc 3 421 5 view .LVU1584
 4915              	.LBB690:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 4916              		.loc 3 422 8 view .LVU1585
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4917              		.loc 3 423 7 view .LVU1586
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4918              		.loc 3 425 7 view .LVU1587
 4919              	.LBB691:
 4920              	.LBI691:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4921              		.loc 4 269 27 view .LVU1588
 4922              	.LBB692:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4923              		.loc 4 271 3 view .LVU1589
 4924              		.syntax unified
 4925              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4926 0026 BFF34F8F 		dsb 0xF
 4927              	@ 0 "" 2
 4928              		.thumb
 4929              		.syntax unified
 4930              	.LBE692:
 4931              	.LBE691:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4932              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1590
 4933 002a DFF880E2 		ldr	lr, .L217+144
 4934              	.LBB694:
 4935              	.LBB693:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4936              		.loc 4 272 1 view .LVU1591
ARM GAS  /tmp/ccttrCR3.s 			page 173


 4937 002e 0023     		movs	r3, #0
 4938              	.LBE693:
 4939              	.LBE694:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4940              		.loc 3 431 25 discriminator 1 view .LVU1592
 4941 0030 4EF001E0 		dls	lr, lr
 4942              	.LVL389:
 4943              	.L198:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4944              		.loc 3 431 25 discriminator 1 view .LVU1593
 4945 0034 E218     		adds	r2, r4, r3
 4946              	.LVL390:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 4947              		.loc 3 427 7 is_stmt 1 view .LVU1594
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 4948              		.loc 3 428 9 view .LVU1595
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 4949              		.loc 3 428 23 is_stmt 0 view .LVU1596
 4950 0036 C5F87022 		str	r2, [r5, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 4951              		.loc 3 429 9 is_stmt 1 view .LVU1597
 4952              	.LVL391:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 4953              		.loc 3 430 9 view .LVU1598
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4954              		.loc 3 431 25 discriminator 1 view .LVU1599
 4955 003a 2033     		adds	r3, r3, #32
 4956              	.LVL392:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 4957              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1600
 4958 003c 0FF007C0 		le	lr, .L198
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 4959              		.loc 3 433 7 is_stmt 1 view .LVU1601
 4960              	.LBB695:
 4961              	.LBI695:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4962              		.loc 4 269 27 view .LVU1602
 4963              	.LBB696:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4964              		.loc 4 271 3 view .LVU1603
 4965              		.syntax unified
 4966              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4967 0040 BFF34F8F 		dsb 0xF
 4968              	@ 0 "" 2
 4969              		.thumb
 4970              		.syntax unified
 4971              	.LBE696:
 4972              	.LBE695:
 4973              		.loc 3 434 7 view .LVU1604
 4974              	.LBB697:
 4975              	.LBI697:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4976              		.loc 4 258 27 view .LVU1605
 4977              	.LBB698:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4978              		.loc 4 260 3 view .LVU1606
 4979              		.syntax unified
ARM GAS  /tmp/ccttrCR3.s 			page 174


 4980              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4981 0044 BFF36F8F 		isb 0xF
 4982              	@ 0 "" 2
 4983              	.LVL393:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4984              		.loc 4 260 3 is_stmt 0 view .LVU1607
 4985              		.thumb
 4986              		.syntax unified
 4987              	.LBE698:
 4988              	.LBE697:
 4989              	.LBE690:
 4990              	.LBE689:
 4991              		.loc 1 1363 3 is_stmt 1 discriminator 3 view .LVU1608
1364:Src/app.c     ****   memset(lcd_fg_buffer, 0, sizeof(lcd_fg_buffer));
 4992              		.loc 1 1364 3 view .LVU1609
 4993 0048 784D     		ldr	r5, .L217+16
 4994 004a 0021     		movs	r1, #0
 4995 004c 2846     		mov	r0, r5
 4996 004e 784A     		ldr	r2, .L217+20
 4997 0050 FFF7FEFF 		bl	memset
 4998              	.LVL394:
1365:Src/app.c     ****   CACHE_OP(SCB_CleanInvalidateDCache_by_Addr(lcd_fg_buffer, sizeof(lcd_fg_buffer)));
 4999              		.loc 1 1365 3 view .LVU1610
 5000              		.loc 1 1365 3 view .LVU1611
 5001              		.loc 1 1365 3 discriminator 1 view .LVU1612
 5002              	.LBB699:
 5003              	.LBI699:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 5004              		.loc 3 418 27 view .LVU1613
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 5005              		.loc 3 421 5 view .LVU1614
 5006              	.LBB700:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 5007              		.loc 3 422 8 view .LVU1615
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5008              		.loc 3 423 7 view .LVU1616
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5009              		.loc 3 425 7 view .LVU1617
 5010              	.LBB701:
 5011              	.LBI701:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5012              		.loc 4 269 27 view .LVU1618
 5013              	.LBB702:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5014              		.loc 4 271 3 view .LVU1619
 5015              		.syntax unified
 5016              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5017 0054 BFF34F8F 		dsb 0xF
 5018              	@ 0 "" 2
 5019              		.thumb
 5020              		.syntax unified
 5021              	.LBE702:
 5022              	.LBE701:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5023              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1620
 5024 0058 4BF6803E 		movw	lr, #48000
 5025              	.LBB704:
ARM GAS  /tmp/ccttrCR3.s 			page 175


 5026              	.LBB703:
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5027              		.loc 4 272 1 view .LVU1621
 5028 005c 0023     		movs	r3, #0
 5029              	.LBE703:
 5030              	.LBE704:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5031              		.loc 3 431 25 discriminator 1 view .LVU1622
 5032 005e 4EF001E0 		dls	lr, lr
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5033              		.loc 3 428 23 view .LVU1623
 5034 0062 6E4A     		ldr	r2, .L217
 5035              	.LVL395:
 5036              	.L199:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5037              		.loc 3 428 23 view .LVU1624
 5038 0064 E918     		adds	r1, r5, r3
 5039              	.LVL396:
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 5040              		.loc 3 427 7 is_stmt 1 view .LVU1625
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5041              		.loc 3 428 9 view .LVU1626
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 5042              		.loc 3 428 23 is_stmt 0 view .LVU1627
 5043 0066 C2F87012 		str	r1, [r2, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 5044              		.loc 3 429 9 is_stmt 1 view .LVU1628
 5045              	.LVL397:
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 5046              		.loc 3 430 9 view .LVU1629
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5047              		.loc 3 431 25 discriminator 1 view .LVU1630
 5048 006a 2033     		adds	r3, r3, #32
 5049              	.LVL398:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 5050              		.loc 3 431 25 is_stmt 0 discriminator 1 view .LVU1631
 5051 006c 0FF007C0 		le	lr, .L199
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 5052              		.loc 3 433 7 is_stmt 1 view .LVU1632
 5053              	.LBB705:
 5054              	.LBI705:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5055              		.loc 4 269 27 view .LVU1633
 5056              	.LBB706:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5057              		.loc 4 271 3 view .LVU1634
 5058              		.syntax unified
 5059              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5060 0070 BFF34F8F 		dsb 0xF
 5061              	@ 0 "" 2
 5062              		.thumb
 5063              		.syntax unified
 5064              	.LBE706:
 5065              	.LBE705:
 5066              		.loc 3 434 7 view .LVU1635
 5067              	.LBB707:
 5068              	.LBI707:
ARM GAS  /tmp/ccttrCR3.s 			page 176


 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5069              		.loc 4 258 27 view .LVU1636
 5070              	.LBB708:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5071              		.loc 4 260 3 view .LVU1637
 5072              		.syntax unified
 5073              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5074 0074 BFF36F8F 		isb 0xF
 5075              	@ 0 "" 2
 5076              	.LVL399:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5077              		.loc 4 260 3 is_stmt 0 view .LVU1638
 5078              		.thumb
 5079              		.syntax unified
 5080              	.LBE708:
 5081              	.LBE707:
 5082              	.LBE700:
 5083              	.LBE699:
 5084              		.loc 1 1365 3 is_stmt 1 discriminator 3 view .LVU1639
1366:Src/app.c     ****   Display_init();
 5085              		.loc 1 1366 3 view .LVU1640
 5086              	.LBB709:
 5087              	.LBI709:
1308:Src/app.c     **** {
 5088              		.loc 1 1308 13 view .LVU1641
 5089              	.LBB710:
1310:Src/app.c     ****     {
 5090              		.loc 1 1310 3 view .LVU1642
1310:Src/app.c     ****     {
 5091              		.loc 1 1310 20 is_stmt 0 view .LVU1643
 5092 0078 0320     		movs	r0, #3
 5093 007a 0021     		movs	r1, #0
 5094 007c 0126     		movs	r6, #1
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5095              		.loc 1 1328 21 view .LVU1644
 5096 007e 0227     		movs	r7, #2
 5097 0080 4FF01E09 		mov	r9, #30
1310:Src/app.c     ****     {
 5098              		.loc 1 1310 20 view .LVU1645
 5099 0084 8DF83000 		strb	r0, [sp, #48]
1319:Src/app.c     ****     },
 5100              		.loc 1 1319 31 view .LVU1646
 5101 0088 6A48     		ldr	r0, .L217+24
1310:Src/app.c     ****     {
 5102              		.loc 1 1310 20 view .LVU1647
 5103 008a 6B4A     		ldr	r2, .L217+28
1319:Src/app.c     ****     },
 5104              		.loc 1 1319 18 view .LVU1648
 5105 008c 0068     		ldr	r0, [r0]
1310:Src/app.c     ****     {
 5106              		.loc 1 1310 20 view .LVU1649
 5107 008e CDE90A12 		strd	r1, r2, [sp, #40]
1319:Src/app.c     ****     },
 5108              		.loc 1 1319 18 view .LVU1650
 5109 0092 03FB0044 		mla	r4, r3, r0, r4
1310:Src/app.c     ****     {
 5110              		.loc 1 1310 20 view .LVU1651
ARM GAS  /tmp/ccttrCR3.s 			page 177


 5111 0096 694B     		ldr	r3, .L217+32
 5112 0098 CDE90D41 		strd	r4, r1, [sp, #52]
 5113 009c 1193     		str	r3, [sp, #68]
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5114              		.loc 1 1328 3 is_stmt 1 view .LVU1652
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5115              		.loc 1 1328 21 is_stmt 0 view .LVU1653
 5116 009e 684B     		ldr	r3, .L217+36
1340:Src/app.c     ****   assert(ret == 0);
 5117              		.loc 1 1340 9 view .LVU1654
 5118 00a0 06A9     		add	r1, sp, #24
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5119              		.loc 1 1328 21 view .LVU1655
 5120 00a2 0893     		str	r3, [sp, #32]
1340:Src/app.c     ****   assert(ret == 0);
 5121              		.loc 1 1340 42 view .LVU1656
 5122 00a4 0AAB     		add	r3, sp, #40
 5123 00a6 0493     		str	r3, [sp, #16]
1340:Src/app.c     ****   assert(ret == 0);
 5124              		.loc 1 1340 9 view .LVU1657
 5125 00a8 04A8     		add	r0, sp, #16
1340:Src/app.c     ****   assert(ret == 0);
 5126              		.loc 1 1340 42 view .LVU1658
 5127 00aa 0EAB     		add	r3, sp, #56
1310:Src/app.c     ****     {
 5128              		.loc 1 1310 20 view .LVU1659
 5129 00ac 0F92     		str	r2, [sp, #60]
 5130 00ae 8DF84060 		strb	r6, [sp, #64]
1328:Src/app.c     ****     .size = {lcd_bg_area.XSize, lcd_bg_area.YSize},
 5131              		.loc 1 1328 21 view .LVU1660
 5132 00b2 0692     		str	r2, [sp, #24]
 5133 00b4 8DF81C70 		strb	r7, [sp, #28]
 5134 00b8 ADF82490 		strh	r9, [sp, #36]	@ movhi
1338:Src/app.c     **** 
 5135              		.loc 1 1338 3 is_stmt 1 view .LVU1661
1340:Src/app.c     ****   assert(ret == 0);
 5136              		.loc 1 1340 3 view .LVU1662
1340:Src/app.c     ****   assert(ret == 0);
 5137              		.loc 1 1340 42 is_stmt 0 view .LVU1663
 5138 00bc 0593     		str	r3, [sp, #20]
1340:Src/app.c     ****   assert(ret == 0);
 5139              		.loc 1 1340 9 view .LVU1664
 5140 00be FFF7FEFF 		bl	SCRL_Init
 5141              	.LVL400:
1341:Src/app.c     **** 
 5142              		.loc 1 1341 3 is_stmt 1 view .LVU1665
 5143 00c2 0446     		mov	r4, r0
 5144 00c4 30B1     		cbz	r0, .L200
1341:Src/app.c     **** 
 5145              		.loc 1 1341 3 is_stmt 0 discriminator 1 view .LVU1666
 5146 00c6 40F23D51 		movw	r1, #1341
 5147 00ca 5E4B     		ldr	r3, .L217+40
 5148 00cc 5E4A     		ldr	r2, .L217+44
 5149              	.LVL401:
 5150              	.L216:
1341:Src/app.c     **** 
 5151              		.loc 1 1341 3 discriminator 1 view .LVU1667
ARM GAS  /tmp/ccttrCR3.s 			page 178


 5152              	.LBE710:
 5153              	.LBE709:
1367:Src/app.c     **** 
1368:Src/app.c     ****   /* create buffer queues */
1369:Src/app.c     ****   ret = bqueue_init(&nn_input_queue, 2, (uint8_t *[2]){nn_input_buffers[0], nn_input_buffers[1]});
1370:Src/app.c     ****   assert(ret == 0);
 5154              		.loc 1 1370 3 discriminator 1 view .LVU1668
 5155 00ce 5F48     		ldr	r0, .L217+48
 5156 00d0 FFF7FEFF 		bl	__assert_func
 5157              	.LVL402:
 5158              	.L200:
 5159              	.LBB713:
 5160              	.LBB711:
1343:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
 5161              		.loc 1 1343 3 is_stmt 1 view .LVU1669
 5162 00d4 3046     		mov	r0, r6
 5163              	.LVL403:
1343:Src/app.c     ****   UTIL_LCD_Clear(UTIL_LCD_COLOR_TRANSPARENT);
 5164              		.loc 1 1343 3 is_stmt 0 view .LVU1670
 5165 00d6 FFF7FEFF 		bl	UTIL_LCD_SetLayer
 5166              	.LVL404:
1344:Src/app.c     ****   UTIL_LCD_SetFont(&LCD_FONT);
 5167              		.loc 1 1344 3 is_stmt 1 view .LVU1671
 5168 00da 2046     		mov	r0, r4
 5169 00dc FFF7FEFF 		bl	UTIL_LCD_Clear
 5170              	.LVL405:
1345:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 5171              		.loc 1 1345 3 view .LVU1672
 5172              	.LBE711:
 5173              	.LBE713:
 5174              	.LBB714:
 5175              	.LBB715:
 431:Src/app.c     ****   if (!bq->free)
 5176              		.loc 1 431 14 is_stmt 0 view .LVU1673
 5177 00e0 DFF8CC81 		ldr	r8, .L217+148
 5178              	.LBE715:
 5179              	.LBE714:
 5180              	.LBB720:
 5181              	.LBB712:
1345:Src/app.c     ****   UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 5182              		.loc 1 1345 3 view .LVU1674
 5183 00e4 5A48     		ldr	r0, .L217+52
 5184 00e6 FFF7FEFF 		bl	UTIL_LCD_SetFont
 5185              	.LVL406:
1346:Src/app.c     **** }
 5186              		.loc 1 1346 3 is_stmt 1 view .LVU1675
 5187 00ea 4FF0FF30 		mov	r0, #-1
 5188 00ee FFF7FEFF 		bl	UTIL_LCD_SetTextColor
 5189              	.LVL407:
1346:Src/app.c     **** }
 5190              		.loc 1 1346 3 is_stmt 0 view .LVU1676
 5191              	.LBE712:
 5192              	.LBE720:
1369:Src/app.c     ****   assert(ret == 0);
 5193              		.loc 1 1369 3 is_stmt 1 view .LVU1677
 5194              	.LBB721:
 5195              	.LBI714:
ARM GAS  /tmp/ccttrCR3.s 			page 179


 424:Src/app.c     **** {
 5196              		.loc 1 424 12 view .LVU1678
 5197              	.LBB716:
 426:Src/app.c     **** 
 5198              		.loc 1 426 3 view .LVU1679
 428:Src/app.c     ****     return -1;
 5199              		.loc 1 428 3 view .LVU1680
 431:Src/app.c     ****   if (!bq->free)
 5200              		.loc 1 431 3 view .LVU1681
 431:Src/app.c     ****   if (!bq->free)
 5201              		.loc 1 431 14 is_stmt 0 view .LVU1682
 5202 00f2 4246     		mov	r2, r8
 5203 00f4 3946     		mov	r1, r7
 5204 00f6 3846     		mov	r0, r7
 5205 00f8 FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5206              	.LVL408:
 431:Src/app.c     ****   if (!bq->free)
 5207              		.loc 1 431 12 discriminator 1 view .LVU1683
 5208 00fc A8F10405 		sub	r5, r8, #4
 5209 0100 48F8040C 		str	r0, [r8, #-4]
 432:Src/app.c     ****     goto free_sem_error;
 5210              		.loc 1 432 3 is_stmt 1 view .LVU1684
 432:Src/app.c     ****     goto free_sem_error;
 5211              		.loc 1 432 6 is_stmt 0 view .LVU1685
 5212 0104 58B1     		cbz	r0, .L201
 434:Src/app.c     ****   if (!bq->ready)
 5213              		.loc 1 434 3 is_stmt 1 view .LVU1686
 434:Src/app.c     ****   if (!bq->ready)
 5214              		.loc 1 434 15 is_stmt 0 view .LVU1687
 5215 0106 2146     		mov	r1, r4
 5216 0108 3846     		mov	r0, r7
 5217 010a 08F15402 		add	r2, r8, #84
 5218 010e FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5219              	.LVL409:
 434:Src/app.c     ****   if (!bq->ready)
 5220              		.loc 1 434 13 discriminator 1 view .LVU1688
 5221 0112 6865     		str	r0, [r5, #84]
 435:Src/app.c     ****     goto ready_sem_error;
 5222              		.loc 1 435 3 is_stmt 1 view .LVU1689
 435:Src/app.c     ****     goto ready_sem_error;
 5223              		.loc 1 435 6 is_stmt 0 view .LVU1690
 5224 0114 40B9     		cbnz	r0, .L202
 436:Src/app.c     **** 
 5225              		.loc 1 436 5 is_stmt 1 view .LVU1691
 5226              	.LDL1:
 449:Src/app.c     **** free_sem_error:
 5227              		.loc 1 449 3 view .LVU1692
 5228 0116 58F8040C 		ldr	r0, [r8, #-4]
 5229 011a FFF7FEFF 		bl	vQueueDelete
 5230              	.LVL410:
 449:Src/app.c     **** free_sem_error:
 5231              		.loc 1 449 3 is_stmt 0 view .LVU1693
 5232              	.LBE716:
 5233              	.LBE721:
 5234              		.loc 1 1370 3 is_stmt 1 view .LVU1694
 5235              	.L201:
 5236              		.loc 1 1370 3 is_stmt 0 discriminator 1 view .LVU1695
ARM GAS  /tmp/ccttrCR3.s 			page 180


 5237 011e 40F25A51 		movw	r1, #1370
 5238 0122 484B     		ldr	r3, .L217+40
 5239 0124 4B4A     		ldr	r2, .L217+56
 5240 0126 D2E7     		b	.L216
 5241              	.LVL411:
 5242              	.L202:
 5243              	.LBB722:
 5244              	.LBB717:
 438:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 5245              		.loc 1 438 3 is_stmt 1 view .LVU1696
 441:Src/app.c     ****   }
 5246              		.loc 1 441 20 is_stmt 0 view .LVU1697
 5247 0128 4B4B     		ldr	r3, .L217+60
 5248              	.LBE717:
 5249              	.LBE722:
 5250              	.LBB723:
 5251              	.LBB724:
 391:Src/app.c     **** }
 5252              		.loc 1 391 3 view .LVU1698
 5253 012a E022     		movs	r2, #224
 5254 012c 2146     		mov	r1, r4
 5255              	.LBE724:
 5256              	.LBE723:
 5257              	.LBB727:
 5258              	.LBB718:
 441:Src/app.c     ****   }
 5259              		.loc 1 441 20 view .LVU1699
 5260 012e C5F8AC30 		str	r3, [r5, #172]
 5261              	.LBE718:
 5262              	.LBE727:
 5263              	.LBB728:
 5264              	.LBB725:
 391:Src/app.c     **** }
 5265              		.loc 1 391 3 view .LVU1700
 5266 0132 4A48     		ldr	r0, .L217+64
 5267              	.LBE725:
 5268              	.LBE728:
 5269              	.LBB729:
 5270              	.LBB719:
 441:Src/app.c     ****   }
 5271              		.loc 1 441 20 view .LVU1701
 5272 0134 03F5D833 		add	r3, r3, #110592
 443:Src/app.c     ****   bq->ready_idx = 0;
 5273              		.loc 1 443 16 view .LVU1702
 5274 0138 C5E92C34 		strd	r3, r4, [r5, #176]
 438:Src/app.c     ****   for (i = 0; i < buffer_nb; i++) {
 5275              		.loc 1 438 17 view .LVU1703
 5276 013c C5F8A870 		str	r7, [r5, #168]
 439:Src/app.c     ****     assert(buffers[i]);
 5277              		.loc 1 439 3 is_stmt 1 view .LVU1704
 5278              	.LVL412:
 439:Src/app.c     ****     assert(buffers[i]);
 5279              		.loc 1 439 17 discriminator 1 view .LVU1705
 440:Src/app.c     ****     bq->buffers[i] = buffers[i];
 5280              		.loc 1 440 5 view .LVU1706
 441:Src/app.c     ****   }
 5281              		.loc 1 441 5 view .LVU1707
ARM GAS  /tmp/ccttrCR3.s 			page 181


 439:Src/app.c     ****     assert(buffers[i]);
 5282              		.loc 1 439 31 discriminator 2 view .LVU1708
 439:Src/app.c     ****     assert(buffers[i]);
 5283              		.loc 1 439 17 discriminator 1 view .LVU1709
 440:Src/app.c     ****     bq->buffers[i] = buffers[i];
 5284              		.loc 1 440 5 view .LVU1710
 441:Src/app.c     ****   }
 5285              		.loc 1 441 5 view .LVU1711
 444:Src/app.c     **** 
 5286              		.loc 1 444 3 view .LVU1712
 444:Src/app.c     **** 
 5287              		.loc 1 444 17 is_stmt 0 view .LVU1713
 5288 0140 C5F8B840 		str	r4, [r5, #184]
 446:Src/app.c     **** 
 5289              		.loc 1 446 3 is_stmt 1 view .LVU1714
 5290              	.LVL413:
 446:Src/app.c     **** 
 5291              		.loc 1 446 3 is_stmt 0 view .LVU1715
 5292              	.LBE719:
 5293              	.LBE729:
 5294              		.loc 1 1370 3 is_stmt 1 view .LVU1716
1371:Src/app.c     **** 
1372:Src/app.c     ****   cpuload_init(&cpu_load);
 5295              		.loc 1 1372 3 view .LVU1717
 5296              	.LBB730:
 5297              	.LBI723:
 389:Src/app.c     **** {
 5298              		.loc 1 389 13 view .LVU1718
 5299              	.LBB726:
 391:Src/app.c     **** }
 5300              		.loc 1 391 3 view .LVU1719
 5301 0144 FFF7FEFF 		bl	memset
 5302              	.LVL414:
 391:Src/app.c     **** }
 5303              		.loc 1 391 3 is_stmt 0 view .LVU1720
 5304              	.LBE726:
 5305              	.LBE730:
1373:Src/app.c     **** 
1374:Src/app.c     ****   /*** Camera Init ************************************************************/  
1375:Src/app.c     ****   CAM_Init();
 5306              		.loc 1 1375 3 is_stmt 1 view .LVU1721
 5307 0148 FFF7FEFF 		bl	CAM_Init
 5308              	.LVL415:
1376:Src/app.c     **** 
1377:Src/app.c     ****   /* sems + mutex init */
1378:Src/app.c     ****   isp_sem = xSemaphoreCreateCountingStatic(1, 0, &isp_sem_buffer);
 5309              		.loc 1 1378 3 view .LVU1722
 5310              		.loc 1 1378 13 is_stmt 0 view .LVU1723
 5311 014c 2146     		mov	r1, r4
 5312 014e 3046     		mov	r0, r6
 5313 0150 434A     		ldr	r2, .L217+68
 5314 0152 FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5315              	.LVL416:
 5316              		.loc 1 1378 11 discriminator 1 view .LVU1724
 5317 0156 434B     		ldr	r3, .L217+72
 5318 0158 1860     		str	r0, [r3]
1379:Src/app.c     ****   assert(isp_sem);
ARM GAS  /tmp/ccttrCR3.s 			page 182


 5319              		.loc 1 1379 3 is_stmt 1 view .LVU1725
 5320 015a 20B9     		cbnz	r0, .L215
 5321              		.loc 1 1379 3 is_stmt 0 discriminator 1 view .LVU1726
 5322 015c 40F26351 		movw	r1, #1379
 5323 0160 414B     		ldr	r3, .L217+76
 5324 0162 3C4A     		ldr	r2, .L217+56
 5325 0164 B3E7     		b	.L216
 5326              	.L215:
1380:Src/app.c     ****   disp.update = xSemaphoreCreateCountingStatic(1, 0, &disp.update_buffer);
 5327              		.loc 1 1380 3 is_stmt 1 view .LVU1727
 5328              		.loc 1 1380 17 is_stmt 0 view .LVU1728
 5329 0166 414D     		ldr	r5, .L217+80
 5330 0168 2146     		mov	r1, r4
 5331 016a 2A46     		mov	r2, r5
 5332 016c 3046     		mov	r0, r6
 5333 016e FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5334              	.LVL417:
 5335              		.loc 1 1380 15 discriminator 1 view .LVU1729
 5336 0172 2F1F     		subs	r7, r5, #4
 5337 0174 45F8040C 		str	r0, [r5, #-4]
1381:Src/app.c     ****   assert(disp.update);
 5338              		.loc 1 1381 3 is_stmt 1 view .LVU1730
 5339 0178 20B9     		cbnz	r0, .L205
 5340              		.loc 1 1381 3 is_stmt 0 discriminator 1 view .LVU1731
 5341 017a 40F26551 		movw	r1, #1381
 5342 017e 3C4B     		ldr	r3, .L217+84
 5343 0180 344A     		ldr	r2, .L217+56
 5344 0182 A4E7     		b	.L216
 5345              	.L205:
1382:Src/app.c     ****   disp.lock = xSemaphoreCreateMutexStatic(&disp.lock_buffer);
 5346              		.loc 1 1382 3 is_stmt 1 view .LVU1732
 5347              		.loc 1 1382 15 is_stmt 0 view .LVU1733
 5348 0184 3046     		mov	r0, r6
 5349 0186 05F15401 		add	r1, r5, #84
 5350 018a FFF7FEFF 		bl	xQueueCreateMutexStatic
 5351              	.LVL418:
 5352              		.loc 1 1382 13 discriminator 1 view .LVU1734
 5353 018e 7865     		str	r0, [r7, #84]
1383:Src/app.c     ****   assert(disp.lock);
 5354              		.loc 1 1383 3 is_stmt 1 view .LVU1735
 5355 0190 20B9     		cbnz	r0, .L206
 5356              		.loc 1 1383 3 is_stmt 0 discriminator 1 view .LVU1736
 5357 0192 40F26751 		movw	r1, #1383
 5358 0196 374B     		ldr	r3, .L217+88
 5359 0198 2E4A     		ldr	r2, .L217+56
 5360 019a 98E7     		b	.L216
 5361              	.L206:
1384:Src/app.c     **** 
1385:Src/app.c     ****   /* Start LCD Display camera pipe stream */
1386:Src/app.c     ****   CAM_DisplayPipe_Start(lcd_bg_buffer[0], CMW_MODE_CONTINUOUS);
 5362              		.loc 1 1386 3 is_stmt 1 view .LVU1737
 5363 019c 2146     		mov	r1, r4
 5364 019e 2148     		ldr	r0, .L217+8
 5365 01a0 FFF7FEFF 		bl	CAM_DisplayPipe_Start
 5366              	.LVL419:
1387:Src/app.c     **** 
1388:Src/app.c     ****   /* threads init */
ARM GAS  /tmp/ccttrCR3.s 			page 183


1389:Src/app.c     ****   hdl = xTaskCreateStatic(nn_thread_fct, "nn", configMINIMAL_STACK_SIZE * 2, NULL, nn_priority, nn_
 5367              		.loc 1 1389 3 view .LVU1738
 5368              		.loc 1 1389 9 is_stmt 0 view .LVU1739
 5369 01a4 344B     		ldr	r3, .L217+92
 5370 01a6 4FF40062 		mov	r2, #2048
 5371 01aa 0293     		str	r3, [sp, #8]
 5372 01ac 334B     		ldr	r3, .L217+96
 5373 01ae 3449     		ldr	r1, .L217+100
 5374 01b0 0193     		str	r3, [sp, #4]
 5375 01b2 1D23     		movs	r3, #29
 5376 01b4 3348     		ldr	r0, .L217+104
 5377 01b6 0093     		str	r3, [sp]
 5378 01b8 2346     		mov	r3, r4
 5379 01ba FFF7FEFF 		bl	xTaskCreateStatic
 5380              	.LVL420:
1390:Src/app.c     ****                           &nn_thread);
1391:Src/app.c     ****   assert(hdl != NULL);
 5381              		.loc 1 1391 3 is_stmt 1 view .LVU1740
 5382 01be 20B9     		cbnz	r0, .L207
 5383              		.loc 1 1391 3 is_stmt 0 discriminator 1 view .LVU1741
 5384 01c0 40F26F51 		movw	r1, #1391
 5385 01c4 304B     		ldr	r3, .L217+108
 5386 01c6 234A     		ldr	r2, .L217+56
 5387 01c8 81E7     		b	.L216
 5388              	.L207:
1392:Src/app.c     ****   hdl = xTaskCreateStatic(dp_thread_fct, "dp", configMINIMAL_STACK_SIZE * 2, NULL, dp_priority, dp_
 5389              		.loc 1 1392 3 is_stmt 1 view .LVU1742
 5390              		.loc 1 1392 9 is_stmt 0 view .LVU1743
 5391 01ca 304B     		ldr	r3, .L217+112
 5392 01cc 4FF40062 		mov	r2, #2048
 5393 01d0 0293     		str	r3, [sp, #8]
 5394 01d2 2F4B     		ldr	r3, .L217+116
 5395 01d4 2F49     		ldr	r1, .L217+120
 5396 01d6 0193     		str	r3, [sp, #4]
 5397 01d8 1A23     		movs	r3, #26
 5398 01da 2F48     		ldr	r0, .L217+124
 5399              	.LVL421:
 5400              		.loc 1 1392 9 view .LVU1744
 5401 01dc 0093     		str	r3, [sp]
 5402 01de 2346     		mov	r3, r4
 5403 01e0 FFF7FEFF 		bl	xTaskCreateStatic
 5404              	.LVL422:
1393:Src/app.c     ****                           &dp_thread);
1394:Src/app.c     ****   assert(hdl != NULL);
 5405              		.loc 1 1394 3 is_stmt 1 view .LVU1745
 5406 01e4 20B9     		cbnz	r0, .L208
 5407              		.loc 1 1394 3 is_stmt 0 discriminator 1 view .LVU1746
 5408 01e6 40F27251 		movw	r1, #1394
 5409 01ea 274B     		ldr	r3, .L217+108
 5410 01ec 194A     		ldr	r2, .L217+56
 5411 01ee 6EE7     		b	.L216
 5412              	.L208:
1395:Src/app.c     ****   hdl = xTaskCreateStatic(isp_thread_fct, "isp", configMINIMAL_STACK_SIZE * 2, NULL, isp_priority, 
 5413              		.loc 1 1395 3 is_stmt 1 view .LVU1747
 5414              		.loc 1 1395 9 is_stmt 0 view .LVU1748
 5415 01f0 2A4B     		ldr	r3, .L217+128
 5416 01f2 4FF40062 		mov	r2, #2048
ARM GAS  /tmp/ccttrCR3.s 			page 184


 5417 01f6 0293     		str	r3, [sp, #8]
 5418 01f8 294B     		ldr	r3, .L217+132
 5419 01fa 2A49     		ldr	r1, .L217+136
 5420 01fc CDE90093 		strd	r9, r3, [sp]
 5421 0200 2948     		ldr	r0, .L217+140
 5422              	.LVL423:
 5423              		.loc 1 1395 9 view .LVU1749
 5424 0202 2346     		mov	r3, r4
 5425 0204 FFF7FEFF 		bl	xTaskCreateStatic
 5426              	.LVL424:
1396:Src/app.c     ****                           &isp_thread);
1397:Src/app.c     ****   assert(hdl != NULL);
 5427              		.loc 1 1397 3 is_stmt 1 view .LVU1750
 5428 0208 20B9     		cbnz	r0, .L197
 5429              		.loc 1 1397 3 is_stmt 0 discriminator 1 view .LVU1751
 5430 020a 40F27551 		movw	r1, #1397
 5431 020e 1E4B     		ldr	r3, .L217+108
 5432 0210 104A     		ldr	r2, .L217+56
 5433 0212 5CE7     		b	.L216
 5434              	.L197:
1398:Src/app.c     **** }
 5435              		.loc 1 1398 1 view .LVU1752
 5436 0214 13B0     		add	sp, sp, #76
 5437              		.cfi_def_cfa_offset 28
 5438              		@ sp needed
 5439 0216 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 5440              	.L218:
 5441 021a 00BF     		.align	2
 5442              	.L217:
 5443 021c 00ED00E0 		.word	-536810240
 5444 0220 00000000 		.word	.LC25
 5445 0224 00882600 		.word	lcd_bg_buffer
 5446 0228 00C05D00 		.word	6144000
 5447 022c 00180F00 		.word	lcd_fg_buffer
 5448 0230 00701700 		.word	1536000
 5449 0234 00000000 		.word	lcd_bg_buffer_disp_idx
 5450 0238 2003E001 		.word	31458080
 5451 023c 00D01A00 		.word	lcd_fg_buffer+768000
 5452 0240 00600300 		.word	screen_buffer
 5453 0244 11000000 		.word	.LC26
 5454 0248 00000000 		.word	__func__.5
 5455 024c 0E000000 		.word	.LC5
 5456 0250 00000000 		.word	Font20
 5457 0254 00000000 		.word	__func__.21
 5458 0258 00000000 		.word	nn_input_buffers
 5459 025c 00000000 		.word	cpu_load
 5460 0260 00000000 		.word	isp_sem_buffer
 5461 0264 00000000 		.word	isp_sem
 5462 0268 1A000000 		.word	.LC27
 5463 026c 04000000 		.word	disp+4
 5464 0270 22000000 		.word	.LC28
 5465 0274 2E000000 		.word	.LC29
 5466 0278 00000000 		.word	nn_thread
 5467 027c 00000000 		.word	nn_thread_stack
 5468 0280 38000000 		.word	.LC30
 5469 0284 00000000 		.word	nn_thread_fct
 5470 0288 3B000000 		.word	.LC31
ARM GAS  /tmp/ccttrCR3.s 			page 185


 5471 028c 00000000 		.word	dp_thread
 5472 0290 00000000 		.word	dp_thread_stack
 5473 0294 47000000 		.word	.LC32
 5474 0298 00000000 		.word	dp_thread_fct
 5475 029c 00000000 		.word	isp_thread
 5476 02a0 00000000 		.word	isp_thread_stack
 5477 02a4 4A000000 		.word	.LC33
 5478 02a8 00000000 		.word	isp_thread_fct
 5479 02ac 00EE0200 		.word	192000
 5480 02b0 04000000 		.word	nn_input_queue+4
 5481              		.cfi_endproc
 5482              	.LFE7409:
 5484              		.section	.text.CMW_CAMERA_PIPE_FrameEventCallback,"ax",%progbits
 5485              		.align	1
 5486              		.global	CMW_CAMERA_PIPE_FrameEventCallback
 5487              		.syntax unified
 5488              		.thumb
 5489              		.thumb_func
 5491              	CMW_CAMERA_PIPE_FrameEventCallback:
 5492              	.LVL425:
 5493              	.LFB7410:
1399:Src/app.c     **** 
1400:Src/app.c     **** int CMW_CAMERA_PIPE_FrameEventCallback(uint32_t pipe)
1401:Src/app.c     **** {
 5494              		.loc 1 1401 1 is_stmt 1 view -0
 5495              		.cfi_startproc
 5496              		@ args = 0, pretend = 0, frame = 8
 5497              		@ frame_needed = 0, uses_anonymous_args = 0
1402:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5498              		.loc 1 1402 3 view .LVU1754
 5499              		.loc 1 1402 6 is_stmt 0 view .LVU1755
 5500 0000 0128     		cmp	r0, #1
1401:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5501              		.loc 1 1401 1 view .LVU1756
 5502 0002 2DE9F347 		push	{r0, r1, r4, r5, r6, r7, r8, r9, r10, lr}
 5503              		.cfi_def_cfa_offset 40
 5504              		.cfi_offset 4, -32
 5505              		.cfi_offset 5, -28
 5506              		.cfi_offset 6, -24
 5507              		.cfi_offset 7, -20
 5508              		.cfi_offset 8, -16
 5509              		.cfi_offset 9, -12
 5510              		.cfi_offset 10, -8
 5511              		.cfi_offset 14, -4
1401:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5512              		.loc 1 1401 1 view .LVU1757
 5513 0006 0646     		mov	r6, r0
 5514              		.loc 1 1402 6 view .LVU1758
 5515 0008 50D1     		bne	.L220
1403:Src/app.c     ****     app_main_pipe_frame_event();
 5516              		.loc 1 1403 5 is_stmt 1 view .LVU1759
 5517              	.LBB741:
 5518              	.LBI741:
 519:Src/app.c     **** {
 5519              		.loc 1 519 13 view .LVU1760
 5520              	.LBB742:
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
ARM GAS  /tmp/ccttrCR3.s 			page 186


 5521              		.loc 1 521 3 view .LVU1761
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5522              		.loc 1 521 47 is_stmt 0 view .LVU1762
 5523 000a 514F     		ldr	r7, .L246
 522:Src/app.c     ****   int ret;
 5524              		.loc 1 522 47 view .LVU1763
 5525 000c DFF87081 		ldr	r8, .L246+48
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5526              		.loc 1 521 47 view .LVU1764
 5527 0010 3D68     		ldr	r5, [r7]
 522:Src/app.c     ****   int ret;
 5528              		.loc 1 522 47 view .LVU1765
 5529 0012 D8F80040 		ldr	r4, [r8]
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5530              		.loc 1 521 47 view .LVU1766
 5531 0016 0135     		adds	r5, r5, #1
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5532              		.loc 1 521 7 view .LVU1767
 5533 0018 6B42     		rsbs	r3, r5, #0
 5534 001a 03F00303 		and	r3, r3, #3
 522:Src/app.c     ****   int ret;
 5535              		.loc 1 522 47 view .LVU1768
 5536 001e 04F10104 		add	r4, r4, #1
 521:Src/app.c     ****   int next_capt_idx = (lcd_bg_buffer_capt_idx + 1) % DISPLAY_BUFFER_NB;
 5537              		.loc 1 521 7 view .LVU1769
 5538 0022 05F00305 		and	r5, r5, #3
 5539 0026 55EA43B5 		csneg	r5, r5, r3, mi
 5540              	.LVL426:
 522:Src/app.c     ****   int ret;
 5541              		.loc 1 522 3 is_stmt 1 view .LVU1770
 522:Src/app.c     ****   int ret;
 5542              		.loc 1 522 7 is_stmt 0 view .LVU1771
 5543 002a 6342     		rsbs	r3, r4, #0
 5544 002c 03F00303 		and	r3, r3, #3
 526:Src/app.c     ****   assert(ret == HAL_OK);
 5545              		.loc 1 526 78 view .LVU1772
 5546 0030 DFF850A1 		ldr	r10, .L246+52
 5547 0034 DFF85091 		ldr	r9, .L246+56
 522:Src/app.c     ****   int ret;
 5548              		.loc 1 522 7 view .LVU1773
 5549 0038 04F00304 		and	r4, r4, #3
 5550 003c 54EA43B4 		csneg	r4, r4, r3, mi
 5551              	.LVL427:
 523:Src/app.c     **** 
 5552              		.loc 1 523 3 is_stmt 1 view .LVU1774
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5553              		.loc 1 525 3 view .LVU1775
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5554              		.loc 1 525 9 is_stmt 0 view .LVU1776
 5555 0040 FFF7FEFF 		bl	CMW_CAMERA_GetDCMIPPHandle
 5556              	.LVL428:
 525:Src/app.c     ****                                          DCMIPP_MEMORY_ADDRESS_0, (uint32_t) lcd_bg_buffer[next_cap
 5557              		.loc 1 525 9 view .LVU1777
 5558 0044 3146     		mov	r1, r6
 5559 0046 0022     		movs	r2, #0
 5560 0048 0AFB0493 		mla	r3, r10, r4, r9
 5561 004c FFF7FEFF 		bl	HAL_DCMIPP_PIPE_SetMemoryAddress
ARM GAS  /tmp/ccttrCR3.s 			page 187


 5562              	.LVL429:
 527:Src/app.c     **** 
 5563              		.loc 1 527 3 is_stmt 1 view .LVU1778
 5564 0050 0146     		mov	r1, r0
 5565 0052 30B1     		cbz	r0, .L221
 527:Src/app.c     **** 
 5566              		.loc 1 527 3 is_stmt 0 discriminator 1 view .LVU1779
 5567 0054 40F20F21 		movw	r1, #527
 5568 0058 3E4B     		ldr	r3, .L246+4
 5569 005a 3F4A     		ldr	r2, .L246+8
 5570              	.LVL430:
 5571              	.L245:
 5572              	.LBB743:
 5573              	.LBB744:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5574              		.loc 1 511 3 discriminator 1 view .LVU1780
 5575 005c 3F48     		ldr	r0, .L246+12
 5576 005e FFF7FEFF 		bl	__assert_func
 5577              	.LVL431:
 5578              	.L221:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5579              		.loc 1 511 3 discriminator 1 view .LVU1781
 5580              	.LBE744:
 5581              	.LBE743:
 529:Src/app.c     ****   lcd_bg_buffer_disp_idx = next_disp_idx;
 5582              		.loc 1 529 3 is_stmt 1 view .LVU1782
 5583              	.LBB746:
 5584              	.LBI743:
 506:Src/app.c     **** {
 5585              		.loc 1 506 13 view .LVU1783
 5586              	.LBB745:
 508:Src/app.c     **** 
 5587              		.loc 1 508 3 view .LVU1784
 510:Src/app.c     ****   assert(ret == 0);
 5588              		.loc 1 510 3 view .LVU1785
 510:Src/app.c     ****   assert(ret == 0);
 5589              		.loc 1 510 9 is_stmt 0 view .LVU1786
 5590 0062 0AFB0590 		mla	r0, r10, r5, r9
 5591              	.LVL432:
 510:Src/app.c     ****   assert(ret == 0);
 5592              		.loc 1 510 9 view .LVU1787
 5593 0066 FFF7FEFF 		bl	SCRL_SetAddress_NoReload
 5594              	.LVL433:
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5595              		.loc 1 511 3 is_stmt 1 view .LVU1788
 5596 006a 20B1     		cbz	r0, .L222
 511:Src/app.c     ****   ret = SCRL_ReloadLayer(SCRL_LAYER_0);
 5597              		.loc 1 511 3 is_stmt 0 discriminator 1 view .LVU1789
 5598 006c 40F2FF11 		movw	r1, #511
 5599 0070 3B4B     		ldr	r3, .L246+16
 5600 0072 3C4A     		ldr	r2, .L246+20
 5601 0074 F2E7     		b	.L245
 5602              	.L222:
 512:Src/app.c     ****   assert(ret == 0);
 5603              		.loc 1 512 3 is_stmt 1 view .LVU1790
 512:Src/app.c     ****   assert(ret == 0);
 5604              		.loc 1 512 9 is_stmt 0 view .LVU1791
ARM GAS  /tmp/ccttrCR3.s 			page 188


 5605 0076 FFF7FEFF 		bl	SCRL_ReloadLayer
 5606              	.LVL434:
 513:Src/app.c     **** 
 5607              		.loc 1 513 3 is_stmt 1 view .LVU1792
 5608 007a 20B1     		cbz	r0, .L223
 513:Src/app.c     **** 
 5609              		.loc 1 513 3 is_stmt 0 discriminator 1 view .LVU1793
 5610 007c 40F20121 		movw	r1, #513
 5611 0080 374B     		ldr	r3, .L246+16
 5612 0082 384A     		ldr	r2, .L246+20
 5613 0084 EAE7     		b	.L245
 5614              	.L223:
 515:Src/app.c     ****   assert(ret == 0);
 5615              		.loc 1 515 3 is_stmt 1 view .LVU1794
 515:Src/app.c     ****   assert(ret == 0);
 5616              		.loc 1 515 9 is_stmt 0 view .LVU1795
 5617 0086 FFF7FEFF 		bl	SRCL_Update
 5618              	.LVL435:
 516:Src/app.c     **** }
 5619              		.loc 1 516 3 is_stmt 1 view .LVU1796
 5620 008a 20B1     		cbz	r0, .L224
 516:Src/app.c     **** }
 5621              		.loc 1 516 3 is_stmt 0 discriminator 1 view .LVU1797
 5622 008c 4FF40171 		mov	r1, #516
 5623 0090 334B     		ldr	r3, .L246+16
 5624 0092 344A     		ldr	r2, .L246+20
 5625 0094 E2E7     		b	.L245
 5626              	.L224:
 5627              	.LVL436:
 516:Src/app.c     **** }
 5628              		.loc 1 516 3 discriminator 1 view .LVU1798
 5629              	.LBE745:
 5630              	.LBE746:
 530:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 5631              		.loc 1 530 3 is_stmt 1 view .LVU1799
 533:Src/app.c     **** }
 5632              		.loc 1 533 17 is_stmt 0 view .LVU1800
 5633 0096 344A     		ldr	r2, .L246+24
 530:Src/app.c     ****   lcd_bg_buffer_capt_idx = next_capt_idx;
 5634              		.loc 1 530 26 view .LVU1801
 5635 0098 3D60     		str	r5, [r7]
 531:Src/app.c     **** 
 5636              		.loc 1 531 3 is_stmt 1 view .LVU1802
 533:Src/app.c     **** }
 5637              		.loc 1 533 17 is_stmt 0 view .LVU1803
 5638 009a 1368     		ldr	r3, [r2]
 531:Src/app.c     **** 
 5639              		.loc 1 531 26 view .LVU1804
 5640 009c C8F80040 		str	r4, [r8]
 533:Src/app.c     **** }
 5641              		.loc 1 533 3 is_stmt 1 view .LVU1805
 533:Src/app.c     **** }
 5642              		.loc 1 533 17 is_stmt 0 view .LVU1806
 5643 00a0 0133     		adds	r3, r3, #1
 5644 00a2 1360     		str	r3, [r2]
 5645              	.LVL437:
 5646              	.L225:
ARM GAS  /tmp/ccttrCR3.s 			page 189


 533:Src/app.c     **** }
 5647              		.loc 1 533 17 view .LVU1807
 5648              	.LBE742:
 5649              	.LBE741:
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
1405:Src/app.c     ****     app_ancillary_pipe_frame_event();
1406:Src/app.c     **** 
1407:Src/app.c     ****   return HAL_OK;
 5650              		.loc 1 1407 3 is_stmt 1 view .LVU1808
1408:Src/app.c     **** }
 5651              		.loc 1 1408 1 is_stmt 0 view .LVU1809
 5652 00a4 0020     		movs	r0, #0
 5653 00a6 02B0     		add	sp, sp, #8
 5654              		.cfi_remember_state
 5655              		.cfi_def_cfa_offset 32
 5656              		@ sp needed
 5657 00a8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 5658              	.LVL438:
 5659              	.L220:
 5660              		.cfi_restore_state
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
 5661              		.loc 1 1404 8 is_stmt 1 view .LVU1810
1404:Src/app.c     ****   else if (pipe == DCMIPP_PIPE2)
 5662              		.loc 1 1404 11 is_stmt 0 view .LVU1811
 5663 00ac 0228     		cmp	r0, #2
 5664 00ae F9D1     		bne	.L225
1405:Src/app.c     **** 
 5665              		.loc 1 1405 5 is_stmt 1 view .LVU1812
 5666              	.LBB747:
 5667              	.LBI747:
 537:Src/app.c     **** {
 5668              		.loc 1 537 13 view .LVU1813
 5669              	.LBB748:
 539:Src/app.c     ****   int ret;
 5670              		.loc 1 539 3 view .LVU1814
 540:Src/app.c     **** 
 5671              		.loc 1 540 3 view .LVU1815
 542:Src/app.c     ****   if (next_buffer) {
 5672              		.loc 1 542 3 view .LVU1816
 5673              	.LBB749:
 5674              	.LBI749:
 454:Src/app.c     **** {
 5675              		.loc 1 454 17 view .LVU1817
 5676              	.LVL439:
 5677              	.LBB750:
 456:Src/app.c     ****   int ret;
 5678              		.loc 1 456 3 view .LVU1818
 457:Src/app.c     **** 
 5679              		.loc 1 457 3 view .LVU1819
 459:Src/app.c     ****   if (ret == pdFALSE)
 5680              		.loc 1 459 3 view .LVU1820
 459:Src/app.c     ****   if (ret == pdFALSE)
 5681              		.loc 1 459 9 is_stmt 0 view .LVU1821
 5682 00b0 2E4C     		ldr	r4, .L246+28
 459:Src/app.c     ****   if (ret == pdFALSE)
 5683              		.loc 1 459 9 discriminator 4 view .LVU1822
 5684 00b2 0021     		movs	r1, #0
ARM GAS  /tmp/ccttrCR3.s 			page 190


 5685 00b4 2068     		ldr	r0, [r4]
 5686              	.LVL440:
 459:Src/app.c     ****   if (ret == pdFALSE)
 5687              		.loc 1 459 9 discriminator 4 view .LVU1823
 5688 00b6 FFF7FEFF 		bl	xQueueSemaphoreTake
 5689              	.LVL441:
 460:Src/app.c     ****     return NULL;
 5690              		.loc 1 460 3 is_stmt 1 view .LVU1824
 460:Src/app.c     ****     return NULL;
 5691              		.loc 1 460 6 is_stmt 0 view .LVU1825
 5692 00ba 0028     		cmp	r0, #0
 5693 00bc F2D0     		beq	.L225
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5694              		.loc 1 463 3 is_stmt 1 view .LVU1826
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5695              		.loc 1 463 23 is_stmt 0 view .LVU1827
 5696 00be D4F8B420 		ldr	r2, [r4, #180]
 463:Src/app.c     ****   bq->free_idx = (bq->free_idx + 1) % bq->buffer_nb;
 5697              		.loc 1 463 7 view .LVU1828
 5698 00c2 04EB8203 		add	r3, r4, r2, lsl #2
 5699 00c6 D3F8AC50 		ldr	r5, [r3, #172]
 5700              	.LVL442:
 464:Src/app.c     **** 
 5701              		.loc 1 464 3 is_stmt 1 view .LVU1829
 464:Src/app.c     **** 
 5702              		.loc 1 464 37 is_stmt 0 view .LVU1830
 5703 00ca D4F8A830 		ldr	r3, [r4, #168]
 464:Src/app.c     **** 
 5704              		.loc 1 464 32 view .LVU1831
 5705 00ce 0132     		adds	r2, r2, #1
 464:Src/app.c     **** 
 5706              		.loc 1 464 37 view .LVU1832
 5707 00d0 92FBF3F1 		sdiv	r1, r2, r3
 5708 00d4 03FB1122 		mls	r2, r3, r1, r2
 464:Src/app.c     **** 
 5709              		.loc 1 464 16 view .LVU1833
 5710 00d8 C4F8B420 		str	r2, [r4, #180]
 466:Src/app.c     **** }
 5711              		.loc 1 466 3 is_stmt 1 view .LVU1834
 5712              	.LVL443:
 466:Src/app.c     **** }
 5713              		.loc 1 466 3 is_stmt 0 view .LVU1835
 5714              	.LBE750:
 5715              	.LBE749:
 543:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 5716              		.loc 1 543 3 is_stmt 1 view .LVU1836
 543:Src/app.c     ****     ret = HAL_DCMIPP_PIPE_SetMemoryAddress(CMW_CAMERA_GetDCMIPPHandle(), DCMIPP_PIPE2,
 5717              		.loc 1 543 6 is_stmt 0 view .LVU1837
 5718 00dc 002D     		cmp	r5, #0
 5719 00de E1D0     		beq	.L225
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 5720              		.loc 1 544 5 is_stmt 1 view .LVU1838
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
 5721              		.loc 1 544 11 is_stmt 0 view .LVU1839
 5722 00e0 FFF7FEFF 		bl	CMW_CAMERA_GetDCMIPPHandle
 5723              	.LVL444:
 544:Src/app.c     ****                                            DCMIPP_MEMORY_ADDRESS_0, (uint32_t) next_buffer);
ARM GAS  /tmp/ccttrCR3.s 			page 191


 5724              		.loc 1 544 11 discriminator 1 view .LVU1840
 5725 00e4 2B46     		mov	r3, r5
 5726 00e6 0022     		movs	r2, #0
 5727 00e8 3146     		mov	r1, r6
 5728 00ea FFF7FEFF 		bl	HAL_DCMIPP_PIPE_SetMemoryAddress
 5729              	.LVL445:
 546:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 5730              		.loc 1 546 5 is_stmt 1 view .LVU1841
 5731 00ee 20B1     		cbz	r0, .L228
 546:Src/app.c     ****     /* minus 1 since app_main_pipe_frame_event occur before app_ancillary_pipe_frame_event() */
 5732              		.loc 1 546 5 is_stmt 0 discriminator 1 view .LVU1842
 5733 00f0 40F22221 		movw	r1, #546
 5734 00f4 174B     		ldr	r3, .L246+4
 5735 00f6 1E4A     		ldr	r2, .L246+32
 5736 00f8 B0E7     		b	.L245
 5737              	.L228:
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5738              		.loc 1 548 5 is_stmt 1 view .LVU1843
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5739              		.loc 1 548 48 is_stmt 0 view .LVU1844
 5740 00fa 1B4B     		ldr	r3, .L246+24
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5741              		.loc 1 548 31 view .LVU1845
 5742 00fc 1D4A     		ldr	r2, .L246+36
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5743              		.loc 1 548 48 view .LVU1846
 5744 00fe 1B68     		ldr	r3, [r3]
 5745              	.LBB751:
 5746              	.LBB752:
 493:Src/app.c     ****   int ret;
 5747              		.loc 1 493 14 view .LVU1847
 5748 0100 0190     		str	r0, [sp, #4]
 5749              	.LBE752:
 5750              	.LBE751:
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5751              		.loc 1 548 48 view .LVU1848
 5752 0102 013B     		subs	r3, r3, #1
 548:Src/app.c     ****     bqueue_put_ready(&nn_input_queue);
 5753              		.loc 1 548 31 view .LVU1849
 5754 0104 1360     		str	r3, [r2]
 549:Src/app.c     ****   }
 5755              		.loc 1 549 5 is_stmt 1 view .LVU1850
 5756              	.LBB754:
 5757              	.LBI751:
 491:Src/app.c     **** {
 5758              		.loc 1 491 13 view .LVU1851
 5759              	.LVL446:
 5760              	.LBB753:
 493:Src/app.c     ****   int ret;
 5761              		.loc 1 493 3 view .LVU1852
 494:Src/app.c     **** 
 5762              		.loc 1 494 3 view .LVU1853
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5763              		.loc 1 496 3 view .LVU1854
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5764              		.loc 1 496 7 is_stmt 0 view .LVU1855
 5765 0106 FFF7FEFF 		bl	xPortIsInsideInterrupt
ARM GAS  /tmp/ccttrCR3.s 			page 192


 5766              	.LVL447:
 496:Src/app.c     ****     ret = xSemaphoreGiveFromISR(bq->ready, &xHigherPriorityTaskWoken);
 5767              		.loc 1 496 6 discriminator 1 view .LVU1856
 5768 010a 0346     		mov	r3, r0
 5769 010c A0B1     		cbz	r0, .L229
 497:Src/app.c     ****     assert(ret == pdTRUE);
 5770              		.loc 1 497 5 is_stmt 1 view .LVU1857
 497:Src/app.c     ****     assert(ret == pdTRUE);
 5771              		.loc 1 497 11 is_stmt 0 view .LVU1858
 5772 010e 606D     		ldr	r0, [r4, #84]
 5773 0110 01A9     		add	r1, sp, #4
 5774 0112 FFF7FEFF 		bl	xQueueGiveFromISR
 5775              	.LVL448:
 498:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5776              		.loc 1 498 5 is_stmt 1 view .LVU1859
 5777 0116 0128     		cmp	r0, #1
 5778 0118 04D0     		beq	.L230
 498:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5779              		.loc 1 498 5 is_stmt 0 discriminator 1 view .LVU1860
 5780 011a 4FF4F971 		mov	r1, #498
 5781 011e 164B     		ldr	r3, .L246+40
 5782 0120 164A     		ldr	r2, .L246+44
 5783 0122 9BE7     		b	.L245
 5784              	.L230:
 499:Src/app.c     ****   } else {
 5785              		.loc 1 499 5 is_stmt 1 view .LVU1861
 499:Src/app.c     ****   } else {
 5786              		.loc 1 499 5 view .LVU1862
 5787 0124 019B     		ldr	r3, [sp, #4]
 5788 0126 002B     		cmp	r3, #0
 5789 0128 BCD0     		beq	.L225
 499:Src/app.c     ****   } else {
 5790              		.loc 1 499 5 discriminator 1 view .LVU1863
 5791 012a 4FF0E023 		mov	r3, #-536813568
 5792 012e 4FF08052 		mov	r2, #268435456
 5793 0132 C3F8042D 		str	r2, [r3, #3332]
 5794 0136 B5E7     		b	.L225
 5795              	.LVL449:
 5796              	.L229:
 501:Src/app.c     ****     assert(ret == pdTRUE);
 5797              		.loc 1 501 5 view .LVU1864
 501:Src/app.c     ****     assert(ret == pdTRUE);
 5798              		.loc 1 501 11 is_stmt 0 view .LVU1865
 5799 0138 0246     		mov	r2, r0
 5800 013a 0146     		mov	r1, r0
 5801 013c 606D     		ldr	r0, [r4, #84]
 5802 013e FFF7FEFF 		bl	xQueueGenericSend
 5803              	.LVL450:
 502:Src/app.c     ****   }
 5804              		.loc 1 502 5 is_stmt 1 view .LVU1866
 5805 0142 0128     		cmp	r0, #1
 5806 0144 AED0     		beq	.L225
 502:Src/app.c     ****   }
 5807              		.loc 1 502 5 is_stmt 0 discriminator 1 view .LVU1867
 5808 0146 4FF4FB71 		mov	r1, #502
 5809 014a 0B4B     		ldr	r3, .L246+40
 5810 014c 0B4A     		ldr	r2, .L246+44
ARM GAS  /tmp/ccttrCR3.s 			page 193


 5811 014e 85E7     		b	.L245
 5812              	.L247:
 5813              		.align	2
 5814              	.L246:
 5815 0150 00000000 		.word	lcd_bg_buffer_disp_idx
 5816 0154 35010000 		.word	.LC15
 5817 0158 00000000 		.word	__func__.3
 5818 015c 0E000000 		.word	.LC5
 5819 0160 11000000 		.word	.LC26
 5820 0164 00000000 		.word	__func__.2
 5821 0168 00000000 		.word	frame_event_nb
 5822 016c 00000000 		.word	nn_input_queue
 5823 0170 00000000 		.word	__func__.1
 5824 0174 00000000 		.word	frame_event_nb_for_resize
 5825 0178 00000000 		.word	.LC4
 5826 017c 00000000 		.word	__func__.0
 5827 0180 00000000 		.word	lcd_bg_buffer_capt_idx
 5828 0184 00701700 		.word	1536000
 5829 0188 00882600 		.word	lcd_bg_buffer
 5830              	.LBE753:
 5831              	.LBE754:
 5832              	.LBE748:
 5833              	.LBE747:
 5834              		.cfi_endproc
 5835              	.LFE7410:
 5837              		.section	.text.CMW_CAMERA_PIPE_VsyncEventCallback,"ax",%progbits
 5838              		.align	1
 5839              		.global	CMW_CAMERA_PIPE_VsyncEventCallback
 5840              		.syntax unified
 5841              		.thumb
 5842              		.thumb_func
 5844              	CMW_CAMERA_PIPE_VsyncEventCallback:
 5845              	.LVL451:
 5846              	.LFB7411:
1409:Src/app.c     **** 
1410:Src/app.c     **** int CMW_CAMERA_PIPE_VsyncEventCallback(uint32_t pipe)
1411:Src/app.c     **** {
 5847              		.loc 1 1411 1 is_stmt 1 view -0
 5848              		.cfi_startproc
 5849              		@ args = 0, pretend = 0, frame = 8
 5850              		@ frame_needed = 0, uses_anonymous_args = 0
1412:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5851              		.loc 1 1412 3 view .LVU1869
 5852              		.loc 1 1412 6 is_stmt 0 view .LVU1870
 5853 0000 0128     		cmp	r0, #1
1411:Src/app.c     ****   if (pipe == DCMIPP_PIPE1)
 5854              		.loc 1 1411 1 view .LVU1871
 5855 0002 07B5     		push	{r0, r1, r2, lr}
 5856              		.cfi_def_cfa_offset 16
 5857              		.cfi_offset 14, -4
 5858              		.loc 1 1412 6 view .LVU1872
 5859 0004 10D1     		bne	.L249
1413:Src/app.c     ****     app_main_pipe_vsync_event();
 5860              		.loc 1 1413 5 is_stmt 1 view .LVU1873
 5861              	.LBB757:
 5862              	.LBI757:
 553:Src/app.c     **** {
ARM GAS  /tmp/ccttrCR3.s 			page 194


 5863              		.loc 1 553 13 view .LVU1874
 5864              	.LBB758:
 555:Src/app.c     ****   int ret;
 5865              		.loc 1 555 3 view .LVU1875
 555:Src/app.c     ****   int ret;
 5866              		.loc 1 555 14 is_stmt 0 view .LVU1876
 5867 0006 0023     		movs	r3, #0
 5868 0008 0193     		str	r3, [sp, #4]
 556:Src/app.c     **** 
 5869              		.loc 1 556 3 is_stmt 1 view .LVU1877
 558:Src/app.c     ****   if (ret == pdTRUE)
 5870              		.loc 1 558 3 view .LVU1878
 558:Src/app.c     ****   if (ret == pdTRUE)
 5871              		.loc 1 558 9 is_stmt 0 view .LVU1879
 5872 000a 094B     		ldr	r3, .L254
 5873 000c 01A9     		add	r1, sp, #4
 5874 000e 1868     		ldr	r0, [r3]
 5875              	.LVL452:
 558:Src/app.c     ****   if (ret == pdTRUE)
 5876              		.loc 1 558 9 view .LVU1880
 5877 0010 FFF7FEFF 		bl	xQueueGiveFromISR
 5878              	.LVL453:
 559:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5879              		.loc 1 559 3 is_stmt 1 view .LVU1881
 559:Src/app.c     ****     portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 5880              		.loc 1 559 6 is_stmt 0 view .LVU1882
 5881 0014 0128     		cmp	r0, #1
 5882 0016 07D1     		bne	.L249
 560:Src/app.c     **** }
 5883              		.loc 1 560 5 is_stmt 1 view .LVU1883
 560:Src/app.c     **** }
 5884              		.loc 1 560 5 view .LVU1884
 5885 0018 019B     		ldr	r3, [sp, #4]
 5886 001a 2BB1     		cbz	r3, .L249
 560:Src/app.c     **** }
 5887              		.loc 1 560 5 discriminator 1 view .LVU1885
 5888 001c 4FF0E023 		mov	r3, #-536813568
 5889 0020 4FF08052 		mov	r2, #268435456
 5890 0024 C3F8042D 		str	r2, [r3, #3332]
 560:Src/app.c     **** }
 5891              		.loc 1 560 5 discriminator 3 view .LVU1886
 5892              	.LVL454:
 5893              	.L249:
 560:Src/app.c     **** }
 5894              		.loc 1 560 5 is_stmt 0 discriminator 3 view .LVU1887
 5895              	.LBE758:
 5896              	.LBE757:
1414:Src/app.c     **** 
1415:Src/app.c     ****   return HAL_OK;
 5897              		.loc 1 1415 3 is_stmt 1 view .LVU1888
1416:Src/app.c     **** }
 5898              		.loc 1 1416 1 is_stmt 0 view .LVU1889
 5899 0028 0020     		movs	r0, #0
 5900 002a 03B0     		add	sp, sp, #12
 5901              		.cfi_def_cfa_offset 4
 5902              		@ sp needed
 5903 002c 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccttrCR3.s 			page 195


 5904              	.L255:
 5905              		.align	2
 5906              	.L254:
 5907 0030 00000000 		.word	isp_sem
 5908              		.cfi_endproc
 5909              	.LFE7411:
 5911              		.section	.rodata.__func__.0,"a"
 5914              	__func__.0:
 5915 0000 62717565 		.ascii	"bqueue_put_ready\000"
 5915      75655F70 
 5915      75745F72 
 5915      65616479 
 5915      00
 5916              		.section	.rodata.__func__.1,"a"
 5919              	__func__.1:
 5920 0000 6170705F 		.ascii	"app_ancillary_pipe_frame_event\000"
 5920      616E6369 
 5920      6C6C6172 
 5920      795F7069 
 5920      70655F66 
 5921              		.section	.rodata.__func__.2,"a"
 5924              	__func__.2:
 5925 0000 72656C6F 		.ascii	"reload_bg_layer\000"
 5925      61645F62 
 5925      675F6C61 
 5925      79657200 
 5926              		.section	.rodata.__func__.3,"a"
 5929              	__func__.3:
 5930 0000 6170705F 		.ascii	"app_main_pipe_frame_event\000"
 5930      6D61696E 
 5930      5F706970 
 5930      655F6672 
 5930      616D655F 
 5931              		.section	.rodata.__func__.5,"a"
 5934              	__func__.5:
 5935 0000 44697370 		.ascii	"Display_init\000"
 5935      6C61795F 
 5935      696E6974 
 5935      00
 5936              		.section	.rodata.__func__.6,"a"
 5939              	__func__.6:
 5940 0000 68616E64 		.ascii	"hand_landmark_prepare_input\000"
 5940      5F6C616E 
 5940      646D6172 
 5940      6B5F7072 
 5940      65706172 
 5941              		.section	.rodata.__func__.7,"a"
 5944              	__func__.7:
 5945 0000 62717565 		.ascii	"bqueue_put_free\000"
 5945      75655F70 
 5945      75745F66 
 5945      72656500 
 5946              		.section	.rodata.__func__.8,"a"
 5949              	__func__.8:
 5950 0000 70616C6D 		.ascii	"palm_detector_run\000"
 5950      5F646574 
 5950      6563746F 
ARM GAS  /tmp/ccttrCR3.s 			page 196


 5950      725F7275 
 5950      6E00
 5951              		.section	.rodata.__func__.9,"a"
 5954              	__func__.9:
 5955 0000 62717565 		.ascii	"bqueue_get_ready\000"
 5955      75655F67 
 5955      65745F72 
 5955      65616479 
 5955      00
 5956              		.section	.rodata.__func__.10,"a"
 5959              	__func__.10:
 5960 0000 6170705F 		.ascii	"app_rot_init\000"
 5960      726F745F 
 5960      696E6974 
 5960      00
 5961              		.section	.rodata.__func__.11,"a"
 5964              	__func__.11:
 5965 0000 68616E64 		.ascii	"hand_landmark_init\000"
 5965      5F6C616E 
 5965      646D6172 
 5965      6B5F696E 
 5965      697400
 5966              		.section	.rodata.__func__.12,"a"
 5969              	__func__.12:
 5970 0000 70616C6D 		.ascii	"palm_detector_init\000"
 5970      5F646574 
 5970      6563746F 
 5970      725F696E 
 5970      697400
 5971              		.section	.rodata.__func__.13,"a"
 5974              	__func__.13:
 5975 0000 6E6E5F74 		.ascii	"nn_thread_fct\000"
 5975      68726561 
 5975      645F6663 
 5975      7400
 5976              		.section	.rodata.__func__.14,"a"
 5979              	__func__.14:
 5980 0000 64705F63 		.ascii	"dp_commit_drawing_area\000"
 5980      6F6D6D69 
 5980      745F6472 
 5980      6177696E 
 5980      675F6172 
 5981              		.section	.rodata.__func__.15,"a"
 5984              	__func__.15:
 5985 0000 64705F75 		.ascii	"dp_update_drawing_area\000"
 5985      70646174 
 5985      655F6472 
 5985      6177696E 
 5985      675F6172 
 5986              		.section	.rodata.__func__.16,"a"
 5989              	__func__.16:
 5990 0000 62757474 		.ascii	"button_init\000"
 5990      6F6E5F69 
 5990      6E697400 
 5991              		.section	.rodata.__func__.17,"a"
 5994              	__func__.17:
 5995 0000 6F6E5F6C 		.ascii	"on_ld_toggle_button_click\000"
ARM GAS  /tmp/ccttrCR3.s 			page 197


 5995      645F746F 
 5995      67676C65 
 5995      5F627574 
 5995      746F6E5F 
 5996              		.section	.rodata.__func__.18,"a"
 5999              	__func__.18:
 6000 0000 6F6E5F70 		.ascii	"on_pd_toggle_button_click\000"
 6000      645F746F 
 6000      67676C65 
 6000      5F627574 
 6000      746F6E5F 
 6001              		.section	.rodata.__func__.19,"a"
 6004              	__func__.19:
 6005 0000 64705F74 		.ascii	"dp_thread_fct\000"
 6005      68726561 
 6005      645F6663 
 6005      7400
 6006              		.section	.rodata.__func__.20,"a"
 6009              	__func__.20:
 6010 0000 6973705F 		.ascii	"isp_thread_fct\000"
 6010      74687265 
 6010      61645F66 
 6010      637400
 6011              		.section	.rodata.__func__.21,"a"
 6014              	__func__.21:
 6015 0000 6170705F 		.ascii	"app_run\000"
 6015      72756E00 
 6016              		.section	.bss.cl,"aw",%nobits
 6017              		.align	2
 6020              	cl:
 6021 0000 00000000 		.space	60
 6021      00000000 
 6021      00000000 
 6021      00000000 
 6021      00000000 
 6022              		.section	.bss.hgfxmmu,"aw",%nobits
 6023              		.align	2
 6026              	hgfxmmu:
 6027 0000 00000000 		.space	48
 6027      00000000 
 6027      00000000 
 6027      00000000 
 6027      00000000 
 6028              		.section	.bss.isp_sem_buffer,"aw",%nobits
 6029              		.align	2
 6032              	isp_sem_buffer:
 6033 0000 00000000 		.space	80
 6033      00000000 
 6033      00000000 
 6033      00000000 
 6033      00000000 
 6034              		.section	.bss.isp_sem,"aw",%nobits
 6035              		.align	2
 6038              	isp_sem:
 6039 0000 00000000 		.space	4
 6040              		.section	.bss.isp_thread_stack,"aw",%nobits
 6041              		.align	2
ARM GAS  /tmp/ccttrCR3.s 			page 198


 6044              	isp_thread_stack:
 6045 0000 00000000 		.space	8192
 6045      00000000 
 6045      00000000 
 6045      00000000 
 6045      00000000 
 6046              		.section	.bss.isp_thread,"aw",%nobits
 6047              		.align	2
 6050              	isp_thread:
 6051 0000 00000000 		.space	96
 6051      00000000 
 6051      00000000 
 6051      00000000 
 6051      00000000 
 6052              		.section	.bss.dp_thread_stack,"aw",%nobits
 6053              		.align	2
 6056              	dp_thread_stack:
 6057 0000 00000000 		.space	8192
 6057      00000000 
 6057      00000000 
 6057      00000000 
 6057      00000000 
 6058              		.section	.bss.dp_thread,"aw",%nobits
 6059              		.align	2
 6062              	dp_thread:
 6063 0000 00000000 		.space	96
 6063      00000000 
 6063      00000000 
 6063      00000000 
 6063      00000000 
 6064              		.section	.bss.nn_thread_stack,"aw",%nobits
 6065              		.align	2
 6068              	nn_thread_stack:
 6069 0000 00000000 		.space	8192
 6069      00000000 
 6069      00000000 
 6069      00000000 
 6069      00000000 
 6070              		.section	.bss.nn_thread,"aw",%nobits
 6071              		.align	2
 6074              	nn_thread:
 6075 0000 00000000 		.space	96
 6075      00000000 
 6075      00000000 
 6075      00000000 
 6075      00000000 
 6076              		.section	.bss.nn_input_queue,"aw",%nobits
 6077              		.align	2
 6080              	nn_input_queue:
 6081 0000 00000000 		.space	188
 6081      00000000 
 6081      00000000 
 6081      00000000 
 6081      00000000 
 6082              		.section	.psram_bss,"aw"
 6083              		.align	5
 6086              	nn_input_buffers:
ARM GAS  /tmp/ccttrCR3.s 			page 199


 6087 0000 00000000 		.space	221184
 6087      00000000 
 6087      00000000 
 6087      00000000 
 6087      00000000 
 6088              		.section	.bss.frame_event_nb_for_resize,"aw",%nobits
 6089              		.align	2
 6092              	frame_event_nb_for_resize:
 6093 0000 00000000 		.space	4
 6094              		.section	.bss.frame_event_nb,"aw",%nobits
 6095              		.align	2
 6098              	frame_event_nb:
 6099 0000 00000000 		.space	4
 6100              		.section	.bss.ld_landmarks,"aw",%nobits
 6101              		.align	2
 6104              	ld_landmarks:
 6105 0000 00000000 		.space	168
 6105      00000000 
 6105      00000000 
 6105      00000000 
 6105      00000000 
 6106              		.section	.data.NN_Instance_hand_landmark,"aw"
 6107              		.align	2
 6110              	NN_Instance_hand_landmark:
 6111 0000 00000000 		.word	NN_Interface_hand_landmark
 6112 0004 00000000 		.word	0
 6113 0008 00000000 		.space	40
 6113      00000000 
 6113      00000000 
 6113      00000000 
 6113      00000000 
 6114              		.section	.rodata.str1.1,"aMS",%progbits,1
 6115              	.LC34:
 6116 0000 68616E64 		.ascii	"hand_landmark\000"
 6116      5F6C616E 
 6116      646D6172 
 6116      6B00
 6117              		.section	.rodata.NN_Interface_hand_landmark,"a"
 6118              		.align	2
 6121              	NN_Interface_hand_landmark:
 6122 0000 00000000 		.word	.LC34
 6123 0004 00000000 		.word	LL_ATON_EC_Network_Init_hand_landmark
 6124 0008 00000000 		.word	LL_ATON_EC_Inference_Init_hand_landmark
 6125 000c 00000000 		.word	LL_ATON_Set_User_Input_Buffer_hand_landmark
 6126 0010 00000000 		.word	LL_ATON_Get_User_Input_Buffer_hand_landmark
 6127 0014 00000000 		.word	LL_ATON_Set_User_Output_Buffer_hand_landmark
 6128 0018 00000000 		.word	LL_ATON_Get_User_Output_Buffer_hand_landmark
 6129 001c 00000000 		.word	LL_ATON_EpochBlockItems_hand_landmark
 6130 0020 00000000 		.word	LL_ATON_Output_Buffers_Info_hand_landmark
 6131 0024 00000000 		.word	LL_ATON_Input_Buffers_Info_hand_landmark
 6132 0028 00000000 		.word	LL_ATON_Internal_Buffers_Info_hand_landmark
 6133              		.section	.bss.rois,"aw",%nobits
 6134              		.align	2
 6137              	rois:
 6138 0000 00000000 		.space	20
 6138      00000000 
 6138      00000000 
ARM GAS  /tmp/ccttrCR3.s 			page 200


 6138      00000000 
 6138      00000000 
 6139              		.section	.data.NN_Instance_palm_detector,"aw"
 6140              		.align	2
 6143              	NN_Instance_palm_detector:
 6144 0000 00000000 		.word	NN_Interface_palm_detector
 6145 0004 00000000 		.word	0
 6146 0008 00000000 		.space	40
 6146      00000000 
 6146      00000000 
 6146      00000000 
 6146      00000000 
 6147              		.section	.rodata.str1.1
 6148              	.LC35:
 6149 000e 70616C6D 		.ascii	"palm_detector\000"
 6149      5F646574 
 6149      6563746F 
 6149      7200
 6150              		.section	.rodata.NN_Interface_palm_detector,"a"
 6151              		.align	2
 6154              	NN_Interface_palm_detector:
 6155 0000 0E000000 		.word	.LC35
 6156 0004 00000000 		.word	LL_ATON_EC_Network_Init_palm_detector
 6157 0008 00000000 		.word	LL_ATON_EC_Inference_Init_palm_detector
 6158 000c 00000000 		.word	LL_ATON_Set_User_Input_Buffer_palm_detector
 6159 0010 00000000 		.word	LL_ATON_Get_User_Input_Buffer_palm_detector
 6160 0014 00000000 		.word	LL_ATON_Set_User_Output_Buffer_palm_detector
 6161 0018 00000000 		.word	LL_ATON_Get_User_Output_Buffer_palm_detector
 6162 001c 00000000 		.word	LL_ATON_EpochBlockItems_palm_detector
 6163 0020 00000000 		.word	LL_ATON_Output_Buffers_Info_palm_detector
 6164 0024 00000000 		.word	LL_ATON_Input_Buffers_Info_palm_detector
 6165 0028 00000000 		.word	LL_ATON_Internal_Buffers_Info_palm_detector
 6166              		.section	.psram_bss
 6167              		.align	5
 6170              	screen_buffer:
 6171 36000 00000000 		.space	768000
 6171      00000000 
 6171      00000000 
 6171      00000000 
 6171      00000000 
 6172              		.section	.bss.cpu_load,"aw",%nobits
 6173              		.align	3
 6176              	cpu_load:
 6177 0000 00000000 		.space	224
 6177      00000000 
 6177      00000000 
 6177      00000000 
 6177      00000000 
 6178              		.section	.data.disp,"aw"
 6179              		.align	2
 6182              	disp:
 6183 0000 00000000 		.space	168
 6183      00000000 
 6183      00000000 
 6183      00000000 
 6183      00000000 
 6184 00a8 00000000 		.space	20
ARM GAS  /tmp/ccttrCR3.s 			page 201


 6184      00000000 
 6184      00000000 
 6184      00000000 
 6184      00000000 
 6185 00bc 01000000 		.word	1
 6186 00c0 00000000 		.word	0
 6187 00c4 00000000 		.space	224
 6187      00000000 
 6187      00000000 
 6187      00000000 
 6187      00000000 
 6188              		.section	.bss.lcd_fg_buffer_rd_idx,"aw",%nobits
 6189              		.align	2
 6192              	lcd_fg_buffer_rd_idx:
 6193 0000 00000000 		.space	4
 6194              		.section	.psram_bss
 6195              		.align	5
 6198              	lcd_fg_buffer:
 6199 f1800 00000000 		.space	1536000
 6199      00000000 
 6199      00000000 
 6199      00000000 
 6199      00000000 
 6200              		.section	.bss.lcd_bg_buffer_capt_idx,"aw",%nobits
 6201              		.align	2
 6204              	lcd_bg_buffer_capt_idx:
 6205 0000 00000000 		.space	4
 6206              		.section	.data.lcd_bg_buffer_disp_idx,"aw"
 6207              		.align	2
 6210              	lcd_bg_buffer_disp_idx:
 6211 0000 01000000 		.word	1
 6212              		.section	.psram_bss
 6213              		.align	5
 6216              	lcd_bg_buffer:
 6217 268800 00000000 		.space	6144000
 6217      00000000 
 6217      00000000 
 6217      00000000 
 6217      00000000 
 6218              		.section	.rodata
 6219              		.align	2
 6220              		.set	.LANCHOR0,. + 0
 6221              	.LC1:
 6222 0000 00000000 		.word	0
 6223 0004 00000000 		.word	0
 6224 0008 0000803F 		.word	1065353216
 6225 000c 00004844 		.word	1145569280
 6226 0010 00000000 		.word	0
 6227 0014 0000803F 		.word	1065353216
 6228 0018 00004844 		.word	1145569280
 6229 001c 0000F043 		.word	1139802112
 6230 0020 0000803F 		.word	1065353216
 6231 0024 00000000 		.word	0
 6232 0028 0000F043 		.word	1139802112
 6233 002c 0000803F 		.word	1065353216
 6234              	.LC2:
 6235 0030 00000000 		.word	0
ARM GAS  /tmp/ccttrCR3.s 			page 202


 6236 0034 05000000 		.word	5
 6237 0038 09000000 		.word	9
 6238 003c 0D000000 		.word	13
 6239 0040 11000000 		.word	17
 6240 0044 01000000 		.word	1
 6241 0048 02000000 		.word	2
 6242              	.LC3:
 6243 004c 00000000 		.word	0
 6244 0050 01000000 		.word	1
 6245 0054 02000000 		.word	2
 6246 0058 03000000 		.word	3
 6247 005c 05000000 		.word	5
 6248 0060 06000000 		.word	6
 6249 0064 09000000 		.word	9
 6250 0068 0A000000 		.word	10
 6251 006c 0D000000 		.word	13
 6252 0070 0E000000 		.word	14
 6253 0074 11000000 		.word	17
 6254 0078 12000000 		.word	18
 6255              		.text
 6256              	.Letext0:
 6257              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6258              		.file 7 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6259              		.file 8 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6260              		.file 9 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 6261              		.file 10 "Lib/FreeRTOS/Source/include/projdefs.h"
 6262              		.file 11 "Lib/FreeRTOS/Source/portable/GCC/ARM_CM55_NTZ/non_secure/portmacrocommon.h"
 6263              		.file 12 "Lib/FreeRTOS/Source/include/FreeRTOS.h"
 6264              		.file 13 "Lib/FreeRTOS/Source/include/task.h"
 6265              		.file 14 "Lib/FreeRTOS/Source/include/queue.h"
 6266              		.file 15 "Lib/FreeRTOS/Source/include/semphr.h"
 6267              		.file 16 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
 6268              		.file 17 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 6269              		.file 18 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n6xx.h"
 6270              		.file 19 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 6271              		.file 20 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gpio.h"
 6272              		.file 21 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dcmipp.h"
 6273              		.file 22 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_gfxmmu.h"
 6274              		.file 23 "Lib/lib_vision_models_pp/lib_vision_models_pp/Inc/pd_pp_output_if.h"
 6275              		.file 24 "Lib/lib_vision_models_pp/lib_vision_models_pp/Inc/pd_model_pp_if.h"
 6276              		.file 25 "Inc/ld.h"
 6277              		.file 26 "Lib/screenl/Inc/scrl.h"
 6278              		.file 27 "STM32Cube_FW_N6/Drivers/BSP/STM32N6570-DK/stm32n6570_discovery.h"
 6279              		.file 28 "STM32Cube_FW_N6/Utilities/lcd/../Fonts/fonts.h"
 6280              		.file 29 "STM32Cube_FW_N6/Utilities/lcd/stm32_lcd.h"
 6281              		.file 30 "Lib/NemaGFX/include/nema_hal.h"
 6282              		.file 31 "Lib/NemaGFX/include/nema_cmdlist.h"
 6283              		.file 32 "Lib/NemaGFX/include/nema_matrix3x3.h"
 6284              		.file 33 "Lib/NemaGFX/include/nema_graphics.h"
 6285              		.file 34 "Lib/Camera_Middleware/cmw_camera.h"
 6286              		.file 35 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_icache.h"
 6287              		.file 36 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6288              		.file 37 "Lib/ai-postprocessing-wrapper/app_postprocess.h"
 6289              		.file 38 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
 6290              		.file 39 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6291              		.file 40 "Lib/NemaGFX/include/nema_error.h"
 6292              		.file 41 "Inc/app_cam.h"
ARM GAS  /tmp/ccttrCR3.s 			page 203


 6293              		.file 42 "Inc/FreeRTOSConfig.h"
 6294              		.file 43 "Inc/stm32_lcd_ex.h"
 6295              		.file 44 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal.h"
 6296              		.file 45 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6297              		.file 46 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 6298              		.file 47 "<built-in>"
ARM GAS  /tmp/ccttrCR3.s 			page 204


DEFINED SYMBOLS
                            *ABS*:00000000 app.c
     /tmp/ccttrCR3.s:26     .text.LL_Buffer_addr_start:00000000 $t
     /tmp/ccttrCR3.s:31     .text.LL_Buffer_addr_start:00000000 LL_Buffer_addr_start
     /tmp/ccttrCR3.s:76     .text.copy_pd_box:00000000 $t
     /tmp/ccttrCR3.s:81     .text.copy_pd_box:00000000 copy_pd_box
     /tmp/ccttrCR3.s:155    .text.clamp_point:00000000 $t
     /tmp/ccttrCR3.s:160    .text.clamp_point:00000000 clamp_point
     /tmp/ccttrCR3.s:241    .text.decode_ld_landmark:00000000 $t
     /tmp/ccttrCR3.s:246    .text.decode_ld_landmark:00000000 decode_ld_landmark
     /tmp/ccttrCR3.s:385    .text.isp_thread_fct:00000000 $t
     /tmp/ccttrCR3.s:390    .text.isp_thread_fct:00000000 isp_thread_fct
     /tmp/ccttrCR3.s:436    .text.isp_thread_fct:00000028 $d
     /tmp/ccttrCR3.s:6038   .bss.isp_sem:00000000 isp_sem
     /tmp/ccttrCR3.s:6009   .rodata.__func__.20:00000000 __func__.20
     /tmp/ccttrCR3.s:444    .text.on_pd_toggle_button_click:00000000 $t
     /tmp/ccttrCR3.s:449    .text.on_pd_toggle_button_click:00000000 on_pd_toggle_button_click
     /tmp/ccttrCR3.s:523    .text.on_pd_toggle_button_click:0000004c $d
     /tmp/ccttrCR3.s:5999   .rodata.__func__.18:00000000 __func__.18
     /tmp/ccttrCR3.s:530    .text.on_ld_toggle_button_click:00000000 $t
     /tmp/ccttrCR3.s:535    .text.on_ld_toggle_button_click:00000000 on_ld_toggle_button_click
     /tmp/ccttrCR3.s:609    .text.on_ld_toggle_button_click:0000004c $d
     /tmp/ccttrCR3.s:5994   .rodata.__func__.17:00000000 __func__.17
     /tmp/ccttrCR3.s:616    .text.button_process:00000000 $t
     /tmp/ccttrCR3.s:621    .text.button_process:00000000 button_process
     /tmp/ccttrCR3.s:679    .text.button_init.part.0:00000000 $t
     /tmp/ccttrCR3.s:684    .text.button_init.part.0:00000000 button_init.part.0
     /tmp/ccttrCR3.s:707    .text.button_init.part.0:00000010 $d
     /tmp/ccttrCR3.s:5989   .rodata.__func__.16:00000000 __func__.16
     /tmp/ccttrCR3.s:714    .text.display_ld_hand:00000000 $t
     /tmp/ccttrCR3.s:719    .text.display_ld_hand:00000000 display_ld_hand
     /tmp/ccttrCR3.s:919    .text.display_ld_hand:000000ec $d
     /tmp/ccttrCR3.s:924    .text.roi_shift_and_scale.constprop.0:00000000 $t
     /tmp/ccttrCR3.s:929    .text.roi_shift_and_scale.constprop.0:00000000 roi_shift_and_scale.constprop.0
     /tmp/ccttrCR3.s:1067   .text.roi_shift_and_scale.constprop.0:000000a0 $d
     /tmp/ccttrCR3.s:1099   .text.nn_thread_fct:00000000 $t
     /tmp/ccttrCR3.s:1104   .text.nn_thread_fct:00000000 nn_thread_fct
     /tmp/ccttrCR3.s:1853   .text.nn_thread_fct:00000298 $d
     /tmp/ccttrCR3.s:5969   .rodata.__func__.12:00000000 __func__.12
     /tmp/ccttrCR3.s:6143   .data.NN_Instance_palm_detector:00000000 NN_Instance_palm_detector
     /tmp/ccttrCR3.s:5964   .rodata.__func__.11:00000000 __func__.11
     /tmp/ccttrCR3.s:5959   .rodata.__func__.10:00000000 __func__.10
     /tmp/ccttrCR3.s:6026   .bss.hgfxmmu:00000000 hgfxmmu
     /tmp/ccttrCR3.s:6020   .bss.cl:00000000 cl
     /tmp/ccttrCR3.s:6080   .bss.nn_input_queue:00000000 nn_input_queue
     /tmp/ccttrCR3.s:5974   .rodata.__func__.13:00000000 __func__.13
     /tmp/ccttrCR3.s:5954   .rodata.__func__.9:00000000 __func__.9
     /tmp/ccttrCR3.s:6092   .bss.frame_event_nb_for_resize:00000000 frame_event_nb_for_resize
     /tmp/ccttrCR3.s:5949   .rodata.__func__.8:00000000 __func__.8
     /tmp/ccttrCR3.s:1888   .text.nn_thread_fct:00000318 $t
     /tmp/ccttrCR3.s:2730   .text.nn_thread_fct:00000680 $d
     /tmp/ccttrCR3.s:5944   .rodata.__func__.7:00000000 __func__.7
     /tmp/ccttrCR3.s:6137   .bss.rois:00000000 rois
     /tmp/ccttrCR3.s:6216   .psram_bss:00268800 lcd_bg_buffer
     /tmp/ccttrCR3.s:5939   .rodata.__func__.6:00000000 __func__.6
     /tmp/ccttrCR3.s:2765   .text.nn_thread_fct:000006d0 $t
     /tmp/ccttrCR3.s:3562   .text.nn_thread_fct:000009f8 $d
ARM GAS  /tmp/ccttrCR3.s 			page 205


     /tmp/ccttrCR3.s:6110   .data.NN_Instance_hand_landmark:00000000 NN_Instance_hand_landmark
     /tmp/ccttrCR3.s:6104   .bss.ld_landmarks:00000000 ld_landmarks
     /tmp/ccttrCR3.s:6182   .data.disp:00000000 disp
     /tmp/ccttrCR3.s:3585   .text.display_hand:00000000 $t
     /tmp/ccttrCR3.s:3591   .text.display_hand:00000000 display_hand
     /tmp/ccttrCR3.s:4085   .text.display_hand:00000230 $d
     /tmp/ccttrCR3.s:4105   .text.dp_thread_fct:00000000 $t
     /tmp/ccttrCR3.s:4110   .text.dp_thread_fct:00000000 dp_thread_fct
     /tmp/ccttrCR3.s:4807   .text.dp_thread_fct:00000270 $d
     /tmp/ccttrCR3.s:6004   .rodata.__func__.19:00000000 __func__.19
     /tmp/ccttrCR3.s:5984   .rodata.__func__.15:00000000 __func__.15
     /tmp/ccttrCR3.s:6176   .bss.cpu_load:00000000 cpu_load
     /tmp/ccttrCR3.s:5979   .rodata.__func__.14:00000000 __func__.14
     /tmp/ccttrCR3.s:6192   .bss.lcd_fg_buffer_rd_idx:00000000 lcd_fg_buffer_rd_idx
     /tmp/ccttrCR3.s:6198   .psram_bss:000f1800 lcd_fg_buffer
     /tmp/ccttrCR3.s:4854   .text.app_run:00000000 $t
     /tmp/ccttrCR3.s:4860   .text.app_run:00000000 app_run
     /tmp/ccttrCR3.s:5443   .text.app_run:0000021c $d
     /tmp/ccttrCR3.s:6210   .data.lcd_bg_buffer_disp_idx:00000000 lcd_bg_buffer_disp_idx
     /tmp/ccttrCR3.s:6170   .psram_bss:00036000 screen_buffer
     /tmp/ccttrCR3.s:5934   .rodata.__func__.5:00000000 __func__.5
     /tmp/ccttrCR3.s:6014   .rodata.__func__.21:00000000 __func__.21
     /tmp/ccttrCR3.s:6086   .psram_bss:00000000 nn_input_buffers
     /tmp/ccttrCR3.s:6032   .bss.isp_sem_buffer:00000000 isp_sem_buffer
     /tmp/ccttrCR3.s:6074   .bss.nn_thread:00000000 nn_thread
     /tmp/ccttrCR3.s:6068   .bss.nn_thread_stack:00000000 nn_thread_stack
     /tmp/ccttrCR3.s:6062   .bss.dp_thread:00000000 dp_thread
     /tmp/ccttrCR3.s:6056   .bss.dp_thread_stack:00000000 dp_thread_stack
     /tmp/ccttrCR3.s:6050   .bss.isp_thread:00000000 isp_thread
     /tmp/ccttrCR3.s:6044   .bss.isp_thread_stack:00000000 isp_thread_stack
     /tmp/ccttrCR3.s:5485   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000000 $t
     /tmp/ccttrCR3.s:5491   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000000 CMW_CAMERA_PIPE_FrameEventCallback
     /tmp/ccttrCR3.s:5815   .text.CMW_CAMERA_PIPE_FrameEventCallback:00000150 $d
     /tmp/ccttrCR3.s:5929   .rodata.__func__.3:00000000 __func__.3
     /tmp/ccttrCR3.s:5924   .rodata.__func__.2:00000000 __func__.2
     /tmp/ccttrCR3.s:6098   .bss.frame_event_nb:00000000 frame_event_nb
     /tmp/ccttrCR3.s:5919   .rodata.__func__.1:00000000 __func__.1
     /tmp/ccttrCR3.s:5914   .rodata.__func__.0:00000000 __func__.0
     /tmp/ccttrCR3.s:6204   .bss.lcd_bg_buffer_capt_idx:00000000 lcd_bg_buffer_capt_idx
     /tmp/ccttrCR3.s:5838   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000000 $t
     /tmp/ccttrCR3.s:5844   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000000 CMW_CAMERA_PIPE_VsyncEventCallback
     /tmp/ccttrCR3.s:5907   .text.CMW_CAMERA_PIPE_VsyncEventCallback:00000030 $d
     /tmp/ccttrCR3.s:6017   .bss.cl:00000000 $d
     /tmp/ccttrCR3.s:6023   .bss.hgfxmmu:00000000 $d
     /tmp/ccttrCR3.s:6029   .bss.isp_sem_buffer:00000000 $d
     /tmp/ccttrCR3.s:6035   .bss.isp_sem:00000000 $d
     /tmp/ccttrCR3.s:6041   .bss.isp_thread_stack:00000000 $d
     /tmp/ccttrCR3.s:6047   .bss.isp_thread:00000000 $d
     /tmp/ccttrCR3.s:6053   .bss.dp_thread_stack:00000000 $d
     /tmp/ccttrCR3.s:6059   .bss.dp_thread:00000000 $d
     /tmp/ccttrCR3.s:6065   .bss.nn_thread_stack:00000000 $d
     /tmp/ccttrCR3.s:6071   .bss.nn_thread:00000000 $d
     /tmp/ccttrCR3.s:6077   .bss.nn_input_queue:00000000 $d
     /tmp/ccttrCR3.s:6083   .psram_bss:00000000 $d
     /tmp/ccttrCR3.s:6089   .bss.frame_event_nb_for_resize:00000000 $d
     /tmp/ccttrCR3.s:6095   .bss.frame_event_nb:00000000 $d
     /tmp/ccttrCR3.s:6101   .bss.ld_landmarks:00000000 $d
ARM GAS  /tmp/ccttrCR3.s 			page 206


     /tmp/ccttrCR3.s:6107   .data.NN_Instance_hand_landmark:00000000 $d
     /tmp/ccttrCR3.s:6121   .rodata.NN_Interface_hand_landmark:00000000 NN_Interface_hand_landmark
     /tmp/ccttrCR3.s:6118   .rodata.NN_Interface_hand_landmark:00000000 $d
     /tmp/ccttrCR3.s:6134   .bss.rois:00000000 $d
     /tmp/ccttrCR3.s:6140   .data.NN_Instance_palm_detector:00000000 $d
     /tmp/ccttrCR3.s:6154   .rodata.NN_Interface_palm_detector:00000000 NN_Interface_palm_detector
     /tmp/ccttrCR3.s:6151   .rodata.NN_Interface_palm_detector:00000000 $d
     /tmp/ccttrCR3.s:6173   .bss.cpu_load:00000000 $d
     /tmp/ccttrCR3.s:6179   .data.disp:00000000 $d
     /tmp/ccttrCR3.s:6189   .bss.lcd_fg_buffer_rd_idx:00000000 $d
     /tmp/ccttrCR3.s:6201   .bss.lcd_bg_buffer_capt_idx:00000000 $d
     /tmp/ccttrCR3.s:6207   .data.lcd_bg_buffer_disp_idx:00000000 $d
     /tmp/ccttrCR3.s:6219   .rodata:00000000 $d
                           .group:00000000 wm4.0.c552ae9005b0f2cca11872fae5d4b7f2
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.float.h.29.0e9d9baf95ec39f9555dc80c6e28186b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.arm_math_types.h.94.a6c8422e2657ad4cd95bd8be69ba02aa
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.arm_mve.h.38.47b22bbd301ce82bc6dafd1a387f65a3
                           .group:00000000 wm4.arm_math_types.h.559.cab78f278b684a3ea2271947c7aea680
                           .group:00000000 wm4.arm_math_memory.h.28.fe8a81c6a9ac13061a5f748732089249
                           .group:00000000 wm4.none.h.185.db055cca83e83f96d8d0bb450fbdf4bb
                           .group:00000000 wm4.utils.h.27.57524573fe37b04009eecf3582a4c591
                           .group:00000000 wm4.fast_math_functions.h.28.8eb7477260c1d6b62047c49a01c4cbaa
                           .group:00000000 wm4.controller_functions.h.28.7bed7d7a726df2f65b8a3d89cff01247
                           .group:00000000 wm4.filtering_functions.h.46.6cf1424fb1f86d5f9958d208b83340a1
                           .group:00000000 wm4.postprocess_conf.h.22.8fb7890cba4665223adeb18e003381c8
                           .group:00000000 wm4.app.h.24.1e91b432981a608d23d4a667d6d768a5
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
ARM GAS  /tmp/ccttrCR3.s 			page 207


                           .group:00000000 wm4.app_cam.h.19.2495a46447d71a1025370e29864418f5
                           .group:00000000 wm4.app_config.h.19.88dee04c97f3e42d3acfeeca22b174e5
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.ll_aton_config.h.20.79eb8be0291ee9086e6be08969d61846
                           .group:00000000 wm4.ll_aton_attributes.h.20.26d469460cb32db5740effdc8cc403f3
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.ae5ea2b0ff9ea6e39e585807e35200d3
                           .group:00000000 wm4.ll_aton_util.h.34.9098eaa90d3d72b819973556e3e5fe44
                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
                           .group:00000000 wm4.FreeRTOSConfig.h.59.2629c72cff9e6dbe880a2dc225eae516
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31
                           .group:00000000 wm4.queue.h.68.219f47fba8b59640449b84d04c5bd6d8
                           .group:00000000 wm4.semphr.h.40.c1a9c6f5bf0feb4da0b6a45d234a79d0
                           .group:00000000 wm4.ll_aton_platform.h.20.06ded592ee586a6abb6019a90ebd54df
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.2cbbf1954826c09c874c4e06e42e8b71
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
ARM GAS  /tmp/ccttrCR3.s 			page 208


                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.ll_aton_platform.h.288.664a74b8c5792a861b3d52bd39f4a693
                           .group:00000000 wm4.ATON.h.19.cf7dff4c0f1bfe90e42066f604751dc7
                           .group:00000000 wm4.ll_aton_rcompat.h.22.b2bd0d777466a5ac720f3b2429c5fea7
                           .group:00000000 wm4.ll_aton_platform.h.383.f09ccd502bb682b863f991d963ee7462
                           .group:00000000 wm4.ll_aton_osal_freertos.h.62.85a065f77def7f6fef26149f92fe1378
                           .group:00000000 wm4.ll_aton_osal.h.116.bc018513feb9b28713cf2afc78ec679b
                           .group:00000000 wm4.ll_aton_rt_user_api.h.71.e6b7f8d03b2c998f838260ad3cb6cd40
                           .group:00000000 wm4.od_pp_output_if.h.11.62a3da738caf687aa42d96759c237b2c
                           .group:00000000 wm4.mpe_pp_output_if.h.11.db0dd5ceb87072354c56b51e8f9b2a0d
                           .group:00000000 wm4.pd_pp_output_if.h.19.b7de9bd1876930668a82409743b6dbf4
                           .group:00000000 wm4.spe_pp_output_if.h.11.cb67d0d15a71c95e0e8b7fee8a9755fe
                           .group:00000000 wm4.iseg_pp_output_if.h.11.df7e791a4e783022a9fba78cdb1c05d4
                           .group:00000000 wm4.sseg_pp_output_if.h.11.caf00fb1ae24f8dc9c80bee7827b96f2
                           .group:00000000 wm4.app_postprocess.h.49.6186ff44b2c06089fe0297042919e83a
                           .group:00000000 wm4.isp_conf.h.21.bfb1d020517608810095aa56acf25d1e
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.isp_core.h.109.be5387f515355b6edcb70af2607f9a68
                           .group:00000000 wm4.ld.h.19.4ce791deb5cad1787551e620ef002c56
                           .group:00000000 wm4.cmw_errno.h.21.91021ac9b2627a1ce6b8517d105715d1
                           .group:00000000 wm4.stm32n6570_discovery_conf.h.21.f52c8202689527a3dc0d9c6cba9c0416
                           .group:00000000 wm4.stm32n6570_discovery_errno.h.22.80e523b09444a11ebe4b6e24ae914f0e
                           .group:00000000 wm4.stm32n6570_discovery_bus.h.62.3b5b2c6837f7adeb489604fa214cd371
                           .group:00000000 wm4.cmw_camera.h.33.b34cbb506ffb5bbc0bae0cee9fc48966
                           .group:00000000 wm4.stm32n6570_discovery.h.25.5fc3699797f7c334a2e25a2a6a563b07
                           .group:00000000 wm4.lcd.h.21.98701c105e66fef2e089854e5bc0fe32
                           .group:00000000 wm4.stm32_lcd.h.55.1a04e503950bf34ef3721d2ebb9542fc
                           .group:00000000 wm4.stm32_lcd_ex.h.21.eaf9c9c1000e162e58259e027110f2f5
                           .group:00000000 wm4.utils.h.19.2f7e4a8a839d9215c56961f5a9914d6d
                           .group:00000000 wm4.nema_sys_defs.h.24.0b35b5138cb9b4a3130f5d424bc2bcc0
                           .group:00000000 wm4.nema_hal.h.193.74a3b292db2bcbda0132dae40ae0f4e5
                           .group:00000000 wm4.nema_cmdlist.h.30.a652eb980f08f0ed22ad00119d504926
                           .group:00000000 wm4.nema_graphics.h.61.b3907f86eccb4e55a4b69e8aebdd3657
                           .group:00000000 wm4.nema_blender.h.30.fb13cc9231bd108bca212984b3a891e0
                           .group:00000000 wm4.nema_math.h.30.ef7265c89982f7dae18e3ec2d7f3d003
ARM GAS  /tmp/ccttrCR3.s 			page 209


                           .group:00000000 wm4.nema_version.h.35.6aae27202c190348dff84b89d4c12df7
                           .group:00000000 wm4.nema_error.h.29.50848ed81d21ff4ae4b870fae3681118

UNDEFINED SYMBOLS
cos
sin
xQueueSemaphoreTake
__assert_func
CAM_IspUpdate
xQueueGenericSend
BSP_PB_GetState
UTIL_LCD_FillCircle
UTIL_LCD_DrawLine
ld_bindings_idx
LL_ATON_Output_Buffers_Info_palm_detector
LL_ATON_Input_Buffers_Info_palm_detector
app_postprocess_init
LL_ATON_Output_Buffers_Info_hand_landmark
LL_ATON_Input_Buffers_Info_hand_landmark
memset
puts
nema_init
nema_get_error
nema_ext_hold_enable
nema_ext_hold_irq_enable
nema_get_sw_device_name
printf
HAL_GFXMMU_Init
HAL_GFXMMU_ConfigPacking
nema_cl_create_sized
nema_cl_bind_circular
HAL_GetTick
CAM_NNPipe_Start
LL_ATON_Set_User_Input_Buffer_palm_detector
LL_ATON_RT_Main
app_postprocess_run
atan2f
HAL_GFXMMU_ModifyBuffers
nema_bind_dst_tex
nema_set_clip
nema_clear
nema_bind_src_tex
nema_enable_tiling
nema_set_blend
nema_mat3x3_load_identity
nema_mat3x3_translate
nema_mat3x3_rotate
nema_mat3x3_scale
nema_blit_quad_fit
nema_cl_submit
nema_cl_wait
HAL_ICACHE_Invalidate
ld_post_process
memcpy
UTIL_LCD_DrawRect
__aeabi_ul2d
BSP_PB_Init
ARM GAS  /tmp/ccttrCR3.s 			page 210


SCRL_SetAddress_NoReload
UTIL_LCD_FillRect
TIM4_Get_Value
ulTaskGetIdleRunTimeCounter
memmove
UTIL_LCD_GetFont
UTIL_LCDEx_PrintfAt
SCRL_ReloadLayer
SCRL_Init
UTIL_LCD_SetLayer
UTIL_LCD_Clear
UTIL_LCD_SetFont
UTIL_LCD_SetTextColor
xQueueCreateCountingSemaphoreStatic
vQueueDelete
CAM_Init
xQueueCreateMutexStatic
CAM_DisplayPipe_Start
xTaskCreateStatic
Font20
CMW_CAMERA_GetDCMIPPHandle
HAL_DCMIPP_PIPE_SetMemoryAddress
SRCL_Update
xPortIsInsideInterrupt
xQueueGiveFromISR
LL_ATON_EC_Network_Init_hand_landmark
LL_ATON_EC_Inference_Init_hand_landmark
LL_ATON_Set_User_Input_Buffer_hand_landmark
LL_ATON_Get_User_Input_Buffer_hand_landmark
LL_ATON_Set_User_Output_Buffer_hand_landmark
LL_ATON_Get_User_Output_Buffer_hand_landmark
LL_ATON_EpochBlockItems_hand_landmark
LL_ATON_Internal_Buffers_Info_hand_landmark
LL_ATON_EC_Network_Init_palm_detector
LL_ATON_EC_Inference_Init_palm_detector
LL_ATON_Get_User_Input_Buffer_palm_detector
LL_ATON_Set_User_Output_Buffer_palm_detector
LL_ATON_Get_User_Output_Buffer_palm_detector
LL_ATON_EpochBlockItems_palm_detector
LL_ATON_Internal_Buffers_Info_palm_detector
