{"Sang Lyul Min": [1, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Seongsoo Hong": [1, ["Guaranteeing End-to-End Timing Constraints by Calibrating Intermediate Processes", ["Richard Gerber", "Seongsoo Hong", "Manas Saksena"], "https://doi.org/10.1109/REAL.1994.342716", 12, "rtss", 1994]], "Gyu Tae Jang": [0.999775767326355, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Chang Yun Park": [0.6902813464403152, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Young Hyun Bae": [0.998327910900116, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Chong-Sang Kim": [0.709965318441391, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Sung-Soo Lim": [0.9996739774942398, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Byung-Do Rhee": [0.9999586939811707, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]], "Kunsoo Park": [1, ["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", 12, "rtss", 1994]]}