INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shuZiLuoJi/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Register_Files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC_Joint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Joint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_plus4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_Write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_Write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_LO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_LO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_HI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_HI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_CP0_exc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_CP0_exc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/HI_LO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HI_LO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_8_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_8_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_HW16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Divider_Ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_Ins
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/5_32_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_5_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/16_32_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/DMEM_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2458] undeclared symbol scope, assumed default net type wire [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.srcs/sim_1/new/cpu54_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu54_tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerOrganization/cpu54/cpu54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/shuZiLuoJi/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
