IR_EN
^^^^^

.. _table_irrx_ir_en:
.. table:: IR_EN, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_ir_rx_en         | R/W   | ir receiver enable     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_ir_rx_rst        | R/W   | ir receiver reset      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg_ir_init_done     | RO    | ir receiver ready      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_MODE
^^^^^^^

.. _table_irrx_ir_mode:
.. table:: IR_MODE, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 1:0  | reg_ir_mode          | R/W   | ir receiver mode       | 0x0  |
	|      |                      |       | 0x0: pulse distance    |      |
	|      |                      |       | coding                 |      |
	|      |                      |       | 0x2: bi-phase coding,  |      |
	|      |                      |       | RC5                    |      |
	|      |                      |       | 0x3: bi-phase coding,  |      |
	|      |                      |       | RC6                    |      |
	+------+----------------------+-------+------------------------+------+
	| 7:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_periodic_mode    | R/W   | periodic sample mode   | 0x0  |
	|      |                      |       | 0x1: periodic sample,  |      |
	|      |                      |       | reg_ic_mode is ignored |      |
	+------+----------------------+-------+------------------------+------+
	| 31:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_CFG
^^^^^^

.. _table_irrx_ir_cfg:
.. table:: IR_CFG, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 7:0  | reg_tick_prd         | R/W   | tick period            | 0x18 |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_sample_prd       | R/W   | sample period          | 0x9  |
	+------+----------------------+-------+------------------------+------+
	| 14:12| reg_debounce         | R/W   | input signal debounce  | 0x4  |
	|      |                      |       | control                |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg_import_inv       | R/W   | input signal polarity  | 0x1  |
	|      |                      |       | control                |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | reg_export_inv       | R/W   | output data polarity   | 0x0  |
	|      |                      |       | control                |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | reg_sony_format      | R/W   | tx transmit stop burst | 0x0  |
	|      |                      |       | at frame end           |      |
	|      |                      |       | 0x1: SONY formate      |      |
	|      |                      |       | 0x0: NEC formate       |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | reg_repeat_support   | R/W   | support simplfied      | 0x1  |
	|      |                      |       | repeat code            |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | reg_bit_edge_sel     | R/W   | data bit selection     | 0x0  |
	|      |                      |       | used in pulse distance |      |
	|      |                      |       | coding                 |      |
	|      |                      |       | 0x1: SONY formate      |      |
	|      |                      |       | 0x0: NEC formate       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:21| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_FRAME
^^^^^^^^

.. _table_irrx_ir_frame:
.. table:: IR_FRAME, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 7:0  | reg_length           | R/W   | ir receiver data       | 0x20 |
	|      |                      |       | length                 |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_slength          | R/W   | ir receiver repeate    | 0x0  |
	|      |                      |       | code length            |      |
	|      |                      |       | 0x1: TC9012            |      |
	|      |                      |       | 0x0: others            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 18:16| reg_lead_p_ratio     | R/W   | ratio of leading       | 0x4  |
	|      |                      |       | symbol period and      |      |
	|      |                      |       | strobe period, used in |      |
	|      |                      |       | periodic sample mode   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:19| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

int_en
^^^^^^

.. _table_irrx_int_en:
.. table:: int_en, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_rx_done_int_en   | R/W   | rx_done interrupt      | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_frame_err_int_en | R/W   | frame_err interrupt    | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_frame_ovf_int_en | R/W   | frame_ovf interrupt    | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_release_int_en   | R/W   | release interrupt      | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_repeat_int_en    | R/W   | repeat interrupt       | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

int_clr
^^^^^^^

.. _table_irrx_int_clr:
.. table:: int_clr, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_rx_done_int_clr  | W1T   | rx_done interrupt      |      |
	|      |                      |       | clear                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | r\                   | W1T   | frame_err interrupt    |      |
	|      | eg_frame_err_int_clr |       | clear                  |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | r\                   | W1T   | frame_ovf interrupt    |      |
	|      | eg_frame_ovf_int_clr |       | clear                  |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_release_int_clr  | W1T   | release interrupt      |      |
	|      |                      |       | clear                  |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_repeat_int_clr   | W1T   | repeat interrupt clear |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

int_clr
^^^^^^^

.. _table_irrx_int_msk:
.. table:: int_msk, Offset Address: 0x018
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_rx_done_int_msk  | R/W   | rx_done interrupt mask | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | r\                   | R/W   | frame_err interrupt    | 0x0  |
	|      | eg_frame_err_int_msk |       | mask                   |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | r\                   | R/W   | frame_ovf interrupt    | 0x0  |
	|      | eg_frame_ovf_int_msk |       | mask                   |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_release_int_msk  | R/W   | release interrupt mask | 0x0  |
	|      |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_repeat_int_msk   | R/W   | repeat interrupt mask  | 0x0  |
	|      |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+


int
^^^

.. _table_irrx_int:
.. table:: int, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_rx_done_int      | RO    | rx_done interrpt       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_frame_err_int    | RO    | frame_err interrpt     |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_frame_ovf_int    | RO    | frame_ovf interrpt     |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_release_int      | RO    | release interrpt       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_repeat_int       | RO    | repeat interrpt        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

int_raw
^^^^^^^

.. _table_irrx_int_raw:
.. table:: int_raw, Offset Address: 0x020
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_rx_done_int_raw  | RO    | rx_done interrupt raw  |      |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | r\                   | RO    | frame_err interrupt    |      |
	|      | eg_frame_err_int_raw |       | raw value              |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | r\                   | RO    | frame_ovf interrupt    |      |
	|      | eg_frame_ovf_int_raw |       | raw value              |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_release_int_raw  | RO    | release interrupt raw  |      |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_repeat_int_raw   | RO    | repeat interrupt raw   |      |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:5 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG0
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg0:
.. table:: IR_SYMBOL_CFG0, Offset Address: 0x030
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_lead_p     | R/W   | lead symbol postive    | 0x383|
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_ir_rx_lead_p_tol | R/W   | lead symbol postive    | 0x48 |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_lead_p +     |      |
	|      |                      |       | reg_ir_rx_lead_p_tol   |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_lead_p -     |      |
	|      |                      |       | reg_ir_rx_lead_p_tol   |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG1
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg1:
.. table:: IR_SYMBOL_CFG0, Offset Address: 0x034
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_lead_n     | R/W   | lead symbol negtive    | 0x1c1|
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_ir_rx_lead_n_tol | R/W   | lead symbol negtive    | 0x24 |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_lead_n +     |      |
	|      |                      |       | reg_ir_rx_lead_n_tol   |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_lead_n -     |      |
	|      |                      |       | reg_ir_rx_lead_n_tol   |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG2
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg2:
.. table:: IR_SYMBOL_CFG2, Offset Address: 0x038
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 7:0  | reg_ir_rx_stop       | R/W   | stop symbol postive    | 0x37 |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_ir_rx_stop_tol   | R/W   | stop symbol postive    | 0x3  |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_stop +       |      |
	|      |                      |       | reg_ir_rx_stop_tol <=  |      |
	|      |                      |       | 8'FF                   |      |
	|      |                      |       | reg_ir_rx_stop -       |      |
	|      |                      |       | reg_ir_rx_stop_tol >=  |      |
	|      |                      |       | 8'00                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_ir_rx_bit_p      | R/W   | data symbol postive    | 0x37 |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_ir_rx_bit_p_tol  | R/W   | data symbol postive    | 0x3  |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_bit_p +      |      |
	|      |                      |       | reg_ir_rx_bit_p_tol <= |      |
	|      |                      |       | 8'FF                   |      |
	|      |                      |       | reg_ir_rx_bit_p -      |      |
	|      |                      |       | reg_ir_rx_bit_p_tol >= |      |
	|      |                      |       | 8'00                   |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG3
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg3:
.. table:: IR_SYMBOL_CFG3, Offset Address: 0x03c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_bit_one    | R/W   | data one totol         | 0xe0 |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| r\                   | R/W   | data one total         | 0x18 |
	|      | eg_ir_rx_bit_one_tol |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_bit_one +    |      |
	|      |                      |       | reg_ir_rx_bit_one_tol  |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_bit_one -    |      |
	|      |                      |       | reg_ir_rx_bit_one_tol  |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG4
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg4:
.. table:: IR_SYMBOL_CFG4, Offset Address: 0x040
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_bit_zero   | R/W   | data zero totol        | 0x6f |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| re\                  | R/W   | data zero total        | 0x09 |
	|      | g_ir_rx_bit_zero_tol |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_bit_zero +   |      |
	|      |                      |       | reg_ir_rx_bit_zero_tol |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_bit_zero -   |      |
	|      |                      |       | reg_ir_rx_bit_zero_tol |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG5
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg5:
.. table:: IR_SYMBOL_CFG5, Offset Address: 0x044
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 15:0 | re\                  | R/W   | time for wait repeat   |0x27de|
	|      | g_ir_rx_release_time |       | code, >108ms.          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG6
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg6:
.. table:: IR_SYMBOL_CFG6, Offset Address: 0x048
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_slead_p    | R/W   | repeate code lead      | 0x383|
	|      |                      |       | symbol postive         |      |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| r\                   | R/W   | repeate code lead      | 0x48 |
	|      | eg_ir_rx_slead_p_tol |       | symbol postive         |      |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_slead_p +    |      |
	|      |                      |       | reg_ir_rx_slead_p_tol  |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_slead_p -    |      |
	|      |                      |       | reg_ir_rx_slead_p_tol  |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SYMBOL_CFG7
^^^^^^^^^^^^^^

.. _table_irrx_ir_symbol_cfg7:
.. table:: IR_SYMBOL_CFG7, Offset Address: 0x04c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_slead_n    | R/W   | repeate code lead      | 0x1c1|
	|      |                      |       | symbol negtive         |      |
	|      |                      |       | interval               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| r\                   | R/W   | repeate code lead      | 0x24 |
	|      | eg_ir_rx_slead_n_tol |       | symbol negtive         |      |
	|      |                      |       | interval tolerance     |      |
	|      |                      |       | reg_ir_rx_slead_n +    |      |
	|      |                      |       | reg_ir_rx_slead_n_tol  |      |
	|      |                      |       | <= 12'FFF              |      |
	|      |                      |       | reg_ir_rx_slead_n -    |      |
	|      |                      |       | reg_ir_rx_slead_n_tol  |      |
	|      |                      |       | >= 12'000              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_CLOCK_CTRL
^^^^^^^^^^^^^

.. _table_irrx_ir_clock_ctrl:
.. table:: IR_CLOCK_CTRL, Offset Address: 0x050
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_pclock_auto_ctrl | R/W   | pclk auto-gating       | 0x0  |
	|      |                      |       | control                |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | r\                   | R/W   | ip clock could be      | 0x0  |
	|      | eg_lpclock_switch_en |       | switch to 32KHz        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_skip_lead_p      | R/W   | skip lead pulse check  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_DATA0
^^^^^^^^

.. _table_irrx_ir_data0:
.. table:: IR_DATA0, Offset Address: 0x080
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_data0      | RO    | recevier data[31:0]    |      |
	+------+----------------------+-------+------------------------+------+

IR_DATA1
^^^^^^^^

.. _table_irrx_ir_data1:
.. table:: IR_DATA1, Offset Address: 0x084
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_data1      | RO    | recevier data[63:32]   |      |
	+------+----------------------+-------+------------------------+------+

IR_DATA2
^^^^^^^^

.. _table_irrx_ir_data2:
.. table:: IR_DATA2, Offset Address: 0x088
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_data2      | RO    | recevier data[95:64]   |      |
	+------+----------------------+-------+------------------------+------+

IR_DATA3
^^^^^^^^

.. _table_irrx_ir_data3:
.. table:: IR_DATA3, Offset Address: 0x08c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_data3      | RO    | recevier data[127:96]  |      |
	+------+----------------------+-------+------------------------+------+

IR_DATA4
^^^^^^^^

.. _table_irrx_ir_data4:
.. table:: IR_DATA4, Offset Address: 0x090
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_data4      | RO    | recevier data[159:128] |      |
	+------+----------------------+-------+------------------------+------+


IR_NEC_DATA0
^^^^^^^^^^^^

.. _table_irrx_ir_nec_data0:
.. table:: IR_NEC_DATA0, Offset Address: 0x0a8
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 31:0 | reg_ir_rx_nec_32bit  | RO    | receiver data, nec     |      |
	|      |                      |       | format                 |      |
	+------+----------------------+-------+------------------------+------+

IR_SONY_DATA0
^^^^^^^^^^^^^

.. _table_irrx_ir_sony_data0:
.. table:: IR_SONY_DATA0, Offset Address: 0x0ac
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_ir_rx_sony_12bit | RO    | receiver data, sony    |      |
	|      |                      |       | D7C5 format            |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 30:16| reg_ir_rx_sony_15bit | RO    | receiver data, sony    |      |
	|      |                      |       | D7C8 format            |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_SONY_DATA1
^^^^^^^^^^^^^

.. _table_irrx_ir_sony_data1:
.. table:: IR_SONY_DATA1, Offset Address: 0x0b0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 19:0 | reg_ir_rx_sony_20bit | RO    | receiver data, sony    |      |
	|      |                      |       | D7C13 format           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PHILIPS_DATA0
^^^^^^^^^^^^^^^^

.. _table_irrx_ir_philips_data0:
.. table:: IR_PHILIPS_DATA0, Offset Address: 0x0b4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | r\                   | RO    | receiver data, RC5     |      |
	|      | eg_ir_rx_philips_rc5 |       | format                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PHILIPS_DATA1
^^^^^^^^^^^^^^^^

.. _table_irrx_ir_philips_data1:
.. table:: IR_PHILIPS_DATA1, Offset Address: 0x0b8
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 19:0 | r\                   | RO    | receiver data, RC6     |      |
	|      | eg_ir_rx_philips_rc6 |       | format                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC0
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec0:
.. table:: IR_PRD_REC0, Offset Address: 0x0e0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_start_p0_min     | RO    | start phase0 minimul   |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_start_p0_max     | RO    | start phase0 maximul   |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC1
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec1:
.. table:: IR_PRD_REC1, Offset Address: 0x0e4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_start_p1_min     | RO    | start phase1 minimul   |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_start_p1_max     | RO    | start phase1 maximul   |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC2
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec2:
.. table:: IIR_PRD_REC2, Offset Address: 0x0e8
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_bit_p0_min       | RO    | bit phase0 minimul     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_bit_p0_max       | RO    | bit phase0 maximul     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC3
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec3:
.. table:: IR_PRD_REC3, Offset Address: 0x0ec
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_bit_p1_min       | RO    | bit phase1 minimul     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_bit_p1_max       | RO    | bit phase1 maximul     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC4
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec4:
.. table:: IR_PRD_REC4, Offset Address: 0x0f0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | reg_end_min          | RO    | end phase minimuml     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_end_max          | RO    | end phase maximuml     |      |
	|      |                      |       | width                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

IR_PRD_REC5
^^^^^^^^^^^

.. _table_irrx_ir_prd_rec5:
.. table:: IR_PRD_REC5, Offset Address: 0x0f4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 15:0 | reg_frame_min        | RO    | frame minimul width    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_frame_max        | RO    | frame maximul width    |      |
	+------+----------------------+-------+------------------------+------+
