{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562773067646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562773067646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 09:37:47 2019 " "Processing started: Wed Jul 10 09:37:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562773067646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773067646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab93 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab93 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773067646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562773068240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562773068240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082217 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082221 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082229 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082237 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562773082237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562773082297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562773082297 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX_OUT char_decoder.vhd(12) " "VHDL Process Statement warning at char_decoder.vhd(12): inferring latch(es) for signal or variable \"HEX_OUT\", which holds its previous value in one or more paths through the process" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1562773082297 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[0\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[0\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[1\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[1\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[2\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[2\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[3\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[3\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[4\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[4\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[5\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[5\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX_OUT\[6\] char_decoder.vhd(12) " "Inferred latch for \"HEX_OUT\[6\]\" at char_decoder.vhd(12)" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/char_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082301 "|top|char_decoder:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_2ton clock_div_2ton:FU " "Elaborating entity \"clock_div_2ton\" for hierarchy \"clock_div_2ton:FU\"" {  } { { "top.vhd" "FU" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT clock_div_2ton.vhd(76) " "VHDL Process Statement warning at clock_div_2ton.vhd(76): signal \"CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT clock_div_2ton.vhd(78) " "VHDL Process Statement warning at clock_div_2ton.vhd(78): signal \"CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT clock_div_2ton.vhd(80) " "VHDL Process Statement warning at clock_div_2ton.vhd(80): signal \"CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CNT clock_div_2ton.vhd(82) " "VHDL Process Statement warning at clock_div_2ton.vhd(82): signal \"CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clock_div clock_div_2ton.vhd(72) " "VHDL Process Statement warning at clock_div_2ton.vhd(72): inferring latch(es) for signal or variable \"Clock_div\", which holds its previous value in one or more paths through the process" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clock_div clock_div_2ton.vhd(72) " "Inferred latch for \"Clock_div\" at clock_div_2ton.vhd(72)" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773082305 "|top|clock_div_2ton:FU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div_2ton:FU\|dflipflop:DFF0 " "Elaborating entity \"dflipflop\" for hierarchy \"clock_div_2ton:FU\|dflipflop:DFF0\"" {  } { { "clock_div_2ton.vhd" "DFF0" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562773082309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_div_2ton:FU\|Clock_div " "LATCH primitive \"clock_div_2ton:FU\|Clock_div\" is permanently enabled" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562773082702 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:FU\|Clock_div~0 " "Found clock multiplexer clock_div_2ton:FU\|Clock_div~0" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1562773082702 "|top|clock_div_2ton:FU|Clock_div~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:FU\|Clock_div~1 " "Found clock multiplexer clock_div_2ton:FU\|Clock_div~1" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1562773082702 "|top|clock_div_2ton:FU|Clock_div~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:FU\|Clock_div~2 " "Found clock multiplexer clock_div_2ton:FU\|Clock_div~2" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/clock_div_2ton.vhd" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1562773082702 "|top|clock_div_2ton:FU|Clock_div~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1562773082702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562773083222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562773083598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562773083598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562773083676 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab9.3/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562773083676 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562773083676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562773083676 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562773083676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562773083676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562773083676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562773083723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 09:38:03 2019 " "Processing ended: Wed Jul 10 09:38:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562773083723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562773083723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562773083723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562773083723 ""}
