<!DOCTYPE html SYSTEM "about:legacy-compat">
<html lang="en-US" data-preset="contrast" data-primary-color="#307FFF"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta charset="UTF-8"><meta name="robots" content="noindex"><meta name="built-on" content="2024-03-15T02:21:08.4956452"><title>Chapter 6: Place, route, flash! | NotiteFacooltate</title><script type="application/json" id="virtual-toc-data">[]</script><script type="application/json" id="topic-shortcuts"></script><link href="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.css" rel="stylesheet"><link rel="manifest" href="site.webmanifest"><meta name="msapplication-TileColor" content="#000000"><link rel="apple-touch-icon" sizes="180x180" href="https://jetbrains.com/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="https://jetbrains.com/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="https://jetbrains.com/favicon-16x16.png"><meta name="msapplication-TileImage" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-144x144.png"><meta name="msapplication-square70x70logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-70x70.png"><meta name="msapplication-square150x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-150x150.png"><meta name="msapplication-wide310x150logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x150.png"><meta name="msapplication-square310x310logo" content="https://resources.jetbrains.com/storage/ui/favicons/mstile-310x310.png"><meta name="image" content=""><!-- Open Graph --><meta property="og:title" content="Chapter 6: Place, route, flash! | NotiteFacooltate"><meta property="og:description" content=""><meta property="og:image" content=""><meta property="og:site_name" content="NotiteFacooltate Help"><meta property="og:type" content="website"><meta property="og:locale" content="en_US"><meta property="og:url" content="writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-6-place-route-flash.html"><!-- End Open Graph --><!-- Twitter Card --><meta name="twitter:card" content="summary_large_image"><meta name="twitter:site" content=""><meta name="twitter:title" content="Chapter 6: Place, route, flash! | NotiteFacooltate"><meta name="twitter:description" content=""><meta name="twitter:creator" content=""><meta name="twitter:image:src" content=""><!-- End Twitter Card --><!-- Schema.org WebPage --><script type="application/ld+json">{
    "@context": "http://schema.org",
    "@type": "WebPage",
    "@id": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-6-place-route-flash.html#webpage",
    "url": "writerside-documentation/jtmaston.github.io/NotiteFacooltate/1.0/chapter-6-place-route-flash.html",
    "name": "Chapter 6: Place, route, flash! | NotiteFacooltate",
    "description": "",
    "image": "",
    "inLanguage":"en-US"
}</script><!-- End Schema.org --><!-- Schema.org WebSite --><script type="application/ld+json">{
    "@type": "WebSite",
    "@id": "writerside-documentationjtmaston.github.io/NotiteFacooltate/#website",
    "url": "writerside-documentationjtmaston.github.io/NotiteFacooltate/",
    "name": "NotiteFacooltate Help"
}</script><!-- End Schema.org --></head><body data-id="Chapter-6-Place-route-flash" data-main-title="Chapter 6: Place, route, flash!" data-article-props="{&quot;seeAlsoStyle&quot;:&quot;links&quot;}" data-template="article" data-breadcrumbs="Extra-FPGAs.md|Extra - FPGAs///Lattice-Diamond.md|Lattice Diamond"><div class="wrapper"><main class="panel _main"><header class="panel__header"><div class="container"><h3>NotiteFacooltate 1.0 Help</h3><div class="panel-trigger"></div></div></header><section class="panel__content"><div class="container"><article class="article" data-shortcut-switcher="inactive"><h1 data-toc="Chapter-6-Place-route-flash" id="Chapter-6-Place-route-flash.md">Chapter 6: Place, route, flash!</h1><p id="-quw4yh_1430">Now, let's place and route our design. This means locating all components onto the silicon of the FPGA. In the &quot;Process&quot; tab, select both &quot;Place &amp; route trace&quot; and &quot;I/O timing analysis&quot;, in order to also get the frequencies checked out. Double-click &quot;Place and route design&quot;, and... <figure id="-quw4yh_1431"><img alt="image_31.png" src="images/image_31.png" title="image_31.png" width="313" height="104"></figure></p><p id="-quw4yh_1432">Huh. Something failed. Let's check the console. <figure id="-quw4yh_1433"><img alt="image_32.png" src="images/image_32.png" title="image_32.png" width="2652" height="200"></figure></p><p id="-quw4yh_1434">Well, that's vague. What could that error mean? I'll admit, this took me much more than it should have to figure out, but... I just had to scroll up in the console output :). <figure id="-quw4yh_1435"><img alt="image_33.png" src="images/image_33.png" title="image_33.png" width="1597" height="122"></figure></p><p id="-quw4yh_1436">Okay, this tells us much more about the problem. Let's double-check the LPF file then the Spreadsheet view. <figure id="-quw4yh_1437"><img alt="image_34.png" src="images/image_34.png" title="image_34.png" width="859" height="37"></figure></p><p id="-quw4yh_1438">Huh. That's odd. The LPF is directing the FPGA to clamp the voltage on the pin, effectively constantly pulling it to that voltage. I removed the directive (I could have edited from the Spreadsheet view) and... <figure id="-quw4yh_1439"><img alt="image_36.png" src="images/image_36.png" title="image_36.png" width="313" height="449"></figure></p><p id="-quw4yh_1440">Voil&agrave;! All routed.</p><p id="-quw4yh_1441">We can now take a more in-depth look at the design we just created. Looking at the top bar, there's plenty of menus to explore. <figure id="-quw4yh_1442"><img alt="image_37.png" src="images/image_37.png" title="image_37.png" width="411" height="44"></figure></p><ol class="list _decimal" id="-quw4yh_1443" type="1"><li class="list__item" id="-quw4yh_1444"><p>Spreadsheet view, we're used to this</p></li><li class="list__item" id="-quw4yh_1445"><p>Package view, shows pin assignments on the FPGA chip itself </p><figure id="-quw4yh_1446"><img alt="image_38.png" src="images/image_38.png" title="image_38.png" width="1056" height="1154"></figure><p> Notice slightly more gray symbols for pins in use, as well as green interior for inputs. Hovering over any pins reveals their use and assignment.</p></li><li class="list__item" id="-quw4yh_1447"><p>Netlist analyzer, displays the netlist of the design, allowing for a visualization of the logical blocks of our device </p><figure id="-quw4yh_1448"><img alt="image_39.png" src="images/image_39.png" title="image_39.png" width="1361" height="630"></figure><p> I'm afraid my inexperience leaves me incapable of further explaining this topic :).</p></li><li class="list__item" id="-quw4yh_1449"><p>Netlist view, displays inputs and outputs, as well as their types (if clock inputs or not) </p><figure id="-quw4yh_1450"><img alt="image_40.png" src="images/image_40.png" title="image_40.png" width="226" height="720"></figure></li><li class="list__item" id="-quw4yh_1451"><p>NCD view: I'm not sure what this is, from what I've found, it refers to the &quot;Native Circuit Description&quot;, a tree that shows resources (logical blocks of an FPGA) used. </p><figure id="-quw4yh_1452"><img alt="image_41.png" src="images/image_41.png" title="image_41.png" width="273" height="388"></figure></li><li class="list__item" id="-quw4yh_1453"><p>We'll skip Clarity designer for now, as well as the Reveal modules</p></li><li class="list__item" id="-quw4yh_1454"><p>Floorplan view: Shows the location of each logical block </p><figure id="-quw4yh_1455"><img alt="image_42.png" src="images/image_42.png" title="image_42.png" width="2075" height="1409"></figure></li><li class="list__item" id="-quw4yh_1456"><p>Physical view: Shows the location of each block, the links between them, as well as the elements that comprise each block. You're further able to dive into each &quot;Slice and see its components&quot; </p><figure id="-quw4yh_1457"><img alt="image_43.png" src="images/image_43.png" title="image_43.png" width="2492" height="1712"></figure><figure id="-quw4yh_1458"><img alt="image_45.png" src="images/image_45.png" title="image_45.png" width="1355" height="1563"></figure></li></ol><div class="last-modified">Last modified: 15 March 2024</div><div data-feedback-placeholder="true"></div><div class="navigation-links _bottom"><a href="chapter-5-mapping-and-simulation.html" class="navigation-links__prev">Chapter 5: Mapping and Simulation</a><a href="chapter-1.html" class="navigation-links__next">Verilog</a></div></article><div id="disqus_thread"></div></div></section></main></div><script src="https://resources.jetbrains.com/writerside/apidoc/6.6.6-b224/app.js"></script></body></html>